
hello_led.elf:     file format elf32-littlenios2
hello_led.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x008001b4

Program Header:
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x000097e4 memsz 0x00009a90 flags rwx
    LOAD off    0x0000b000 vaddr 0x01400000 paddr 0x01400000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01400000  01400000  0000b000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00007980  008001b4  008001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000308  00807b34  00807b34  00008b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000019c8  00807e3c  00807e3c  00008e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002ac  00809804  00809804  0000a804  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  0000b000  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000730  00000000  00000000  0000b028  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000fed  00000000  00000000  0000b758  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00011266  00000000  00000000  0000c745  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000039a6  00000000  00000000  0001d9ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000a8e1  00000000  00000000  00021351  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000012a4  00000000  00000000  0002bc34  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000107e  00000000  00000000  0002ced8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001d81  00000000  00000000  0002df56  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  0002fcd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000070  00000000  00000000  0002fd28  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000327d4  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  000327d7  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000327dc  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000327dd  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  000327de  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  000327e2  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  000327e6  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  000327ea  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  000327f5  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00032800  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000008  00000000  00000000  0003280b  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000018  00000000  00000000  00032813  2**0
                  CONTENTS, READONLY
 29 .jdi          00004c3e  00000000  00000000  0003282b  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     000b3d5b  00000000  00000000  00037469  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01400000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
008001b4 l    d  .text	00000000 .text
00807b34 l    d  .rodata	00000000 .rodata
00807e3c l    d  .rwdata	00000000 .rwdata
00809804 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
008001f8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00807e3c l     O .rwdata	000000d8 cfi_flash_0
00807f14 l     O .rwdata	000000c8 epcs_controller
00807fdc l     O .rwdata	00001060 jtag_uart_0
0080903c l     O .rwdata	00000120 lcd_16207_0
0080915c l     O .rwdata	000000c4 uart_0
00800364 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00800438 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00801228 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
00802198 l     F .text	00000288 alt_epcs_flash_query
00802160 l     F .text	00000038 alt_flash_device_register
00802420 l     F .text	00000108 alt_epcs_flash_memcmp
008028a8 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00802cf8 l     F .text	00000228 altera_avalon_jtag_uart_irq
00802f20 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
008097c8 l     O .rwdata	00000004 colstart
0080359c l     F .text	000000b8 lcd_write_command
00803654 l     F .text	000000d4 lcd_write_data
00803728 l     F .text	000000c4 lcd_clear_screen
008037ec l     F .text	000001ec lcd_repaint_screen
008039d8 l     F .text	000000c8 lcd_scroll_up
00803aa0 l     F .text	000002d0 lcd_handle_escape
0080427c l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
008044dc l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0080479c l     F .text	0000009c altera_avalon_uart_irq
00804838 l     F .text	000000e0 altera_avalon_uart_rxirq
00804918 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00804d04 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00804f2c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 epcs_commands.c
008050e4 l     F .text	00000038 epcs_await_wip_released
0080511c l     F .text	00000038 epcs_test_wip
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
008058b0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev.c
00805988 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00805a68 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00805f2c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00806068 l     F .text	000000dc alt_file_locked
008062cc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00806924 l     F .text	000000bc alt_write_word_amd
00806800 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00806bd8 l     F .text	0000018c alt_unlock_block_intel
00806d64 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00807cb5 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
008093c8 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
008077d0 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 lib2-divmod.c
00807984 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 alt_exit.c
00807ad0 l     F .text	00000040 alt_sim_halt
008027a8 g     F .text	00000090 alt_epcs_flash_get_info
00800218 g     F .text	0000006c alt_main
00800ce8 g     F .text	00000048 alt_read_query_entry_32bit
00809820 g     O .bss	00000100 alt_irq
00800470 g     F .text	000002c0 alt_flash_cfi_write
00000000  w      *UND*	00000000 __errno
00804fec g     F .text	000000f8 epcs_sector_erase
00800e74 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
01400000 g     F .entry	00000000 __reset
0080098c g     F .text	000002d8 alt_flash_program_block
0080981c g     O .bss	00000004 errno
00809808 g     O .bss	00000004 alt_argv
008117c8 g       *ABS*	00000000 _gp
00806530 g     F .text	00000030 usleep
01a81800 g       *ABS*	00000000 __alt_mem_epcs_controller
00809248 g     O .rwdata	00000180 alt_fd_list
008052f0 g     F .text	00000064 epcs_write_status_register
008071c4 g     F .text	00000094 alt_find_dev
008074f0 g     F .text	000000a0 memcpy
00805ff0 g     F .text	00000078 alt_io_redirect
00807b34 g       *ABS*	00000000 __DTOR_END__
0080293c g     F .text	0000011c alt_epcs_flash_write_block
00803138 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00807ac0 g     F .text	00000008 __udivsi3
008069e0 g     F .text	00000084 alt_program_intel
00805910 g     F .text	00000078 alt_dcache_flush
008097dc g     O .rwdata	00000004 alt_max_fd
00800c64 g     F .text	00000040 alt_read_query_entry_8bit
00806a64 g     F .text	00000174 alt_erase_block_intel
00802838 g     F .text	00000070 alt_epcs_flash_erase_block
00809800 g     O .rwdata	00000004 _global_impure_ptr
00805608 g     F .text	00000058 epcs_exit_4_bytes_mode
00809ab0 g       *ABS*	00000000 __bss_end
00805e34 g     F .text	000000f8 alt_iic_isr_register
00806424 g     F .text	0000010c alt_tick
008046d4 g     F .text	000000c8 altera_avalon_uart_init
008097f8 g     O .rwdata	00000004 __ctype_ptr
00805dec g     F .text	00000048 alt_ic_irq_enabled
0080638c g     F .text	00000098 alt_alarm_stop
00809810 g     O .bss	00000004 alt_irq_active
008000ec g     F .exceptions	000000c8 alt_irq_handler
00809220 g     O .rwdata	00000028 alt_dev_null
0080117c g     F .text	000000ac alt_set_flash_algorithm_func
00800d30 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
008097d4 g     O .rwdata	00000008 alt_dev_list
00802030 g     F .text	000000dc alt_check_primary_table
00807ac8 g     F .text	00000008 __umodsi3
008007c0 g     F .text	00000068 alt_flash_cfi_read
00800f04 g     F .text	00000034 alt_write_native_8bit
008054c4 g     F .text	0000006c epcs_read_electronic_signature
00809ab0 g       *ABS*	00000000 end
00800d6c g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
00803d70 g     F .text	0000050c altera_avalon_lcd_16207_write
00804d64 g     F .text	000001c8 altera_avalon_uart_write
008012a4 g     F .text	000005e0 alt_read_cfi_table
00802c38 g     F .text	000000c0 altera_avalon_jtag_uart_init
00807b30 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
0080454c g     F .text	00000090 alt_avalon_timer_sc_init
00804634 g     F .text	00000058 altera_avalon_uart_write_fd
0080468c g     F .text	00000048 altera_avalon_uart_close_fd
0080335c g     F .text	00000240 altera_avalon_jtag_uart_write
0080039c g     F .text	0000009c alt_flash_cfi_init
01400000 g       *ABS*	00000000 __alt_mem_cfi_flash_0
008077d4 g     F .text	000001b0 __call_exitprocs
008001b4 g     F .text	00000048 _start
00809814 g     O .bss	00000004 _alt_tick_rate
00806e40 g     F .text	00000238 alt_avalon_spi_command
00809818 g     O .bss	00000004 _alt_nticks
008002b8 g     F .text	000000ac alt_sys_init
0080769c g     F .text	00000134 __register_exitproc
00800ca4 g     F .text	00000044 alt_read_query_entry_16bit
00802fd0 g     F .text	00000074 altera_avalon_jtag_uart_close
00800f9c g     F .text	000001e0 alt_set_flash_width_func
00804f8c g     F .text	00000060 epcs_read_status_register
00802af0 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00807378 g     F .text	000000b8 alt_get_fd
00807078 g     F .text	0000014c alt_busy_sleep
008065e8 g     F .text	00000218 alt_erase_block_amd
00805530 g     F .text	00000080 epcs_read_device_id
0080747c g     F .text	00000074 memcmp
00802ba0 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
00809ab0 g       *ABS*	00000000 __alt_stack_base
00802be8 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00801884 g     F .text	000007ac alt_read_cfi_width
00807258 g     F .text	00000120 alt_find_file
008059b4 g     F .text	000000b4 alt_dev_llist_insert
008097e4 g     O .rwdata	00000008 alt_flash_dev_list
00800e30 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
00809804 g       *ABS*	00000000 __bss_start
00807590 g     F .text	00000098 memset
008001fc g     F .text	0000001c main
0080980c g     O .bss	00000004 alt_envp
00802b48 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00804348 g     F .text	0000013c altera_avalon_lcd_16207_init
00809920 g     O .bss	00000190 _atexit0
008097e0 g     O .rwdata	00000004 alt_errno
00800ebc g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00800828 g     F .text	00000164 alt_write_value_to_flash
00800f38 g     F .text	00000034 alt_write_native_16bit
00807a00 g     F .text	00000060 __divsi3
00807b34 g       *ABS*	00000000 __CTOR_END__
00802528 g     F .text	00000280 alt_epcs_flash_write
00807b34 g       *ABS*	00000000 __DTOR_LIST__
01a00000 g       *ABS*	00000000 __alt_mem_sram_0
00800284 g     F .text	00000034 alt_irq_init
0080632c g     F .text	00000060 alt_release_fd
00807430 g     F .text	00000014 atexit
008097fc g     O .rwdata	00000004 _impure_ptr
00809804 g     O .bss	00000004 alt_argc
00805b2c g     F .text	00000064 _do_dtors
00800000 g       *ABS*	00000000 __alt_mem_sdram_0
00800020 g       .exceptions	00000000 alt_irq_entry
00804484 g     F .text	00000058 altera_avalon_lcd_16207_write_fd
008097cc g     O .rwdata	00000008 alt_fs_list
00800de8 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00805154 g     F .text	0000014c epcs_read_buffer
0080210c g     F .text	00000054 alt_epcs_flash_init
00805c60 g     F .text	00000050 alt_ic_isr_register
00809804 g       *ABS*	00000000 _edata
008045dc g     F .text	00000058 altera_avalon_uart_read_fd
00809ab0 g       *ABS*	00000000 _end
00805b90 g     F .text	0000007c alt_flash_open_dev
00803044 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00805d4c g     F .text	000000a0 alt_ic_irq_disable
008055b0 g     F .text	00000058 epcs_enter_4_bytes_mode
00806560 g     F .text	00000020 altera_nios2_qsys_irq_init
00807444 g     F .text	00000038 exit
00805c0c g     F .text	00000054 alt_flash_close_dev
00807a60 g     F .text	00000060 __modsi3
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00807bb4 g     O .rodata	00000101 _ctype_
00804a74 g     F .text	00000060 altera_avalon_uart_close
00807b10 g     F .text	00000020 _exit
00805660 g     F .text	00000154 alt_alarm_start
00800f6c g     F .text	00000030 alt_write_native_32bit
00807628 g     F .text	00000074 strlen
008052a0 g     F .text	00000050 epcs_write_enable
00806144 g     F .text	00000188 open
00800730 g     F .text	00000090 alt_flash_cfi_get_info
008097ec g     O .rwdata	00000004 alt_priority_mask
00805cb0 g     F .text	0000009c alt_ic_irq_enable
00804ad4 g     F .text	00000230 altera_avalon_uart_read
00802a58 g     F .text	00000098 alt_epcs_flash_read
008097f0 g     O .rwdata	00000008 alt_alarm_list
00805ac8 g     F .text	00000064 _do_ctors
008057b4 g     F .text	000000fc close
00806580 g     F .text	00000068 alt_program_amd
00000000  w      *UND*	00000000 free
00805354 g     F .text	00000170 epcs_write_buffer



Disassembly of section .exceptions:

00800020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  800044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000ec0 	call	8000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000306 	br	800098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  80008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  800094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  800098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  80009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  8000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  8000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000e8:	ef80083a 	eret

008000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000ec:	defff904 	addi	sp,sp,-28
  8000f0:	dfc00615 	stw	ra,24(sp)
  8000f4:	df000515 	stw	fp,20(sp)
  8000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  8000fc:	0005313a 	rdctl	r2,ipending
  800100:	e0bffc15 	stw	r2,-16(fp)

  return active;
  800104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  800108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
  80010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800110:	00800044 	movi	r2,1
  800114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  800118:	e0ffff17 	ldw	r3,-4(fp)
  80011c:	e0bffe17 	ldw	r2,-8(fp)
  800120:	1884703a 	and	r2,r3,r2
  800124:	1005003a 	cmpeq	r2,r2,zero
  800128:	1000161e 	bne	r2,zero,800184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  80012c:	e0bffd17 	ldw	r2,-12(fp)
  800130:	00c02074 	movhi	r3,129
  800134:	18e60804 	addi	r3,r3,-26592
  800138:	100490fa 	slli	r2,r2,3
  80013c:	10c5883a 	add	r2,r2,r3
  800140:	11400017 	ldw	r5,0(r2)
  800144:	e0bffd17 	ldw	r2,-12(fp)
  800148:	00c02074 	movhi	r3,129
  80014c:	18e60804 	addi	r3,r3,-26592
  800150:	100490fa 	slli	r2,r2,3
  800154:	10c5883a 	add	r2,r2,r3
  800158:	10800104 	addi	r2,r2,4
  80015c:	11000017 	ldw	r4,0(r2)
  800160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800164:	0005313a 	rdctl	r2,ipending
  800168:	e0bffb15 	stw	r2,-20(fp)

  return active;
  80016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
  800170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
  800174:	e0bfff17 	ldw	r2,-4(fp)
  800178:	1004c03a 	cmpne	r2,r2,zero
  80017c:	103fe31e 	bne	r2,zero,80010c <alt_irq_handler+0x20>
  800180:	00000706 	br	8001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
  800184:	e0bffe17 	ldw	r2,-8(fp)
  800188:	1085883a 	add	r2,r2,r2
  80018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
  800190:	e0bffd17 	ldw	r2,-12(fp)
  800194:	10800044 	addi	r2,r2,1
  800198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  80019c:	003fde06 	br	800118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
  8001a0:	e037883a 	mov	sp,fp
  8001a4:	dfc00117 	ldw	ra,4(sp)
  8001a8:	df000017 	ldw	fp,0(sp)
  8001ac:	dec00204 	addi	sp,sp,8
  8001b0:	f800283a 	ret

Disassembly of section .text:

008001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  8001b4:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  8001b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  8001bc:	10bfff04 	addi	r2,r2,-4
    bgt r2, zero, 0b
  8001c0:	00bffd16 	blt	zero,r2,8001b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  8001c4:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  8001c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
  8001cc:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  8001d0:	d685f214 	ori	gp,gp,6088
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  8001d4:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  8001d8:	10a60114 	ori	r2,r2,38916

    movhi r3, %hi(__bss_end)
  8001dc:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  8001e0:	18e6ac14 	ori	r3,r3,39600

    beq r2, r3, 1f
  8001e4:	10c00326 	beq	r2,r3,8001f4 <_start+0x40>

0:
    stw zero, (r2)
  8001e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  8001ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  8001f0:	10fffd36 	bltu	r2,r3,8001e8 <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  8001f4:	08002180 	call	800218 <alt_main>

008001f8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  8001f8:	003fff06 	br	8001f8 <alt_after_alt_main>

008001fc <main>:
#include <stdio.h>
#include "io.h"
#include "system.h"

int main()
{
  8001fc:	deffff04 	addi	sp,sp,-4
  800200:	df000015 	stw	fp,0(sp)
  800204:	d839883a 	mov	fp,sp
	while(1) IOWR(0x10, 0, 1);
  800208:	00c00404 	movi	r3,16
  80020c:	00800044 	movi	r2,1
  800210:	18800035 	stwio	r2,0(r3)
  800214:	003ffc06 	br	800208 <main+0xc>

00800218 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  800218:	defffd04 	addi	sp,sp,-12
  80021c:	dfc00215 	stw	ra,8(sp)
  800220:	df000115 	stw	fp,4(sp)
  800224:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  800228:	0009883a 	mov	r4,zero
  80022c:	08002840 	call	800284 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  800230:	08002b80 	call	8002b8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  800234:	01002034 	movhi	r4,128
  800238:	211ecd04 	addi	r4,r4,31540
  80023c:	01402034 	movhi	r5,128
  800240:	295ecd04 	addi	r5,r5,31540
  800244:	01802034 	movhi	r6,128
  800248:	319ecd04 	addi	r6,r6,31540
  80024c:	0805ff00 	call	805ff0 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  800250:	0805ac80 	call	805ac8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  800254:	01002034 	movhi	r4,128
  800258:	2116cb04 	addi	r4,r4,23340
  80025c:	08074300 	call	807430 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  800260:	d1200f17 	ldw	r4,-32708(gp)
  800264:	d1601017 	ldw	r5,-32704(gp)
  800268:	d1a01117 	ldw	r6,-32700(gp)
  80026c:	08001fc0 	call	8001fc <main>
  800270:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  800274:	01000044 	movi	r4,1
  800278:	08057b40 	call	8057b4 <close>
  exit (result);
  80027c:	e13fff17 	ldw	r4,-4(fp)
  800280:	08074440 	call	807444 <exit>

00800284 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  800284:	defffd04 	addi	sp,sp,-12
  800288:	dfc00215 	stw	ra,8(sp)
  80028c:	df000115 	stw	fp,4(sp)
  800290:	df000104 	addi	fp,sp,4
  800294:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU_0, cpu_0);
  800298:	08065600 	call	806560 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  80029c:	00800044 	movi	r2,1
  8002a0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  8002a4:	e037883a 	mov	sp,fp
  8002a8:	dfc00117 	ldw	ra,4(sp)
  8002ac:	df000017 	ldw	fp,0(sp)
  8002b0:	dec00204 	addi	sp,sp,8
  8002b4:	f800283a 	ret

008002b8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  8002b8:	defffe04 	addi	sp,sp,-8
  8002bc:	dfc00115 	stw	ra,4(sp)
  8002c0:	df000015 	stw	fp,0(sp)
  8002c4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
  8002c8:	01006a34 	movhi	r4,424
  8002cc:	21080804 	addi	r4,r4,8224
  8002d0:	000b883a 	mov	r5,zero
  8002d4:	018000c4 	movi	r6,3
  8002d8:	01c0fa04 	movi	r7,1000
  8002dc:	080454c0 	call	80454c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH_0, cfi_flash_0);
  8002e0:	01002034 	movhi	r4,128
  8002e4:	211f8f04 	addi	r4,r4,32316
  8002e8:	080039c0 	call	80039c <alt_flash_cfi_init>
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS_CONTROLLER, epcs_controller);
  8002ec:	01002034 	movhi	r4,128
  8002f0:	211fc504 	addi	r4,r4,32532
  8002f4:	080210c0 	call	80210c <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
  8002f8:	01002074 	movhi	r4,129
  8002fc:	21200104 	addi	r4,r4,-32764
  800300:	000b883a 	mov	r5,zero
  800304:	01800044 	movi	r6,1
  800308:	0802c380 	call	802c38 <altera_avalon_jtag_uart_init>
  80030c:	01002034 	movhi	r4,128
  800310:	211ff704 	addi	r4,r4,32732
  800314:	08003640 	call	800364 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD_16207_0, lcd_16207_0);
  800318:	01002074 	movhi	r4,129
  80031c:	21241904 	addi	r4,r4,-28572
  800320:	08043480 	call	804348 <altera_avalon_lcd_16207_init>
  800324:	01002074 	movhi	r4,129
  800328:	21240f04 	addi	r4,r4,-28612
  80032c:	08003640 	call	800364 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
  800330:	01002074 	movhi	r4,129
  800334:	21246104 	addi	r4,r4,-28284
  800338:	000b883a 	mov	r5,zero
  80033c:	01800084 	movi	r6,2
  800340:	08046d40 	call	8046d4 <altera_avalon_uart_init>
  800344:	01002074 	movhi	r4,129
  800348:	21245704 	addi	r4,r4,-28324
  80034c:	08003640 	call	800364 <alt_dev_reg>
}
  800350:	e037883a 	mov	sp,fp
  800354:	dfc00117 	ldw	ra,4(sp)
  800358:	df000017 	ldw	fp,0(sp)
  80035c:	dec00204 	addi	sp,sp,8
  800360:	f800283a 	ret

00800364 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  800364:	defffd04 	addi	sp,sp,-12
  800368:	dfc00215 	stw	ra,8(sp)
  80036c:	df000115 	stw	fp,4(sp)
  800370:	df000104 	addi	fp,sp,4
  800374:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  800378:	e13fff17 	ldw	r4,-4(fp)
  80037c:	01402074 	movhi	r5,129
  800380:	2965f504 	addi	r5,r5,-26668
  800384:	08059b40 	call	8059b4 <alt_dev_llist_insert>
}
  800388:	e037883a 	mov	sp,fp
  80038c:	dfc00117 	ldw	ra,4(sp)
  800390:	df000017 	ldw	fp,0(sp)
  800394:	dec00204 	addi	sp,sp,8
  800398:	f800283a 	ret

0080039c <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
  80039c:	defffc04 	addi	sp,sp,-16
  8003a0:	dfc00315 	stw	ra,12(sp)
  8003a4:	df000215 	stw	fp,8(sp)
  8003a8:	df000204 	addi	fp,sp,8
  8003ac:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  8003b0:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
  8003b4:	e13fff17 	ldw	r4,-4(fp)
  8003b8:	08018840 	call	801884 <alt_read_cfi_width>
  8003bc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
  8003c0:	e0bffe17 	ldw	r2,-8(fp)
  8003c4:	1004c03a 	cmpne	r2,r2,zero
  8003c8:	1000031e 	bne	r2,zero,8003d8 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
  8003cc:	e13fff17 	ldw	r4,-4(fp)
  8003d0:	0800f9c0 	call	800f9c <alt_set_flash_width_func>
  8003d4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
  8003d8:	e0bffe17 	ldw	r2,-8(fp)
  8003dc:	1004c03a 	cmpne	r2,r2,zero
  8003e0:	1000031e 	bne	r2,zero,8003f0 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
  8003e4:	e13fff17 	ldw	r4,-4(fp)
  8003e8:	08012a40 	call	8012a4 <alt_read_cfi_table>
  8003ec:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
  8003f0:	e0bffe17 	ldw	r2,-8(fp)
  8003f4:	1004c03a 	cmpne	r2,r2,zero
  8003f8:	1000031e 	bne	r2,zero,800408 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
  8003fc:	e13fff17 	ldw	r4,-4(fp)
  800400:	080117c0 	call	80117c <alt_set_flash_algorithm_func>
  800404:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
  800408:	e0bffe17 	ldw	r2,-8(fp)
  80040c:	1004c03a 	cmpne	r2,r2,zero
  800410:	1000031e 	bne	r2,zero,800420 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
  800414:	e13fff17 	ldw	r4,-4(fp)
  800418:	08004380 	call	800438 <alt_flash_device_register>
  80041c:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
  800420:	e0bffe17 	ldw	r2,-8(fp)
}
  800424:	e037883a 	mov	sp,fp
  800428:	dfc00117 	ldw	ra,4(sp)
  80042c:	df000017 	ldw	fp,0(sp)
  800430:	dec00204 	addi	sp,sp,8
  800434:	f800283a 	ret

00800438 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  800438:	defffd04 	addi	sp,sp,-12
  80043c:	dfc00215 	stw	ra,8(sp)
  800440:	df000115 	stw	fp,4(sp)
  800444:	df000104 	addi	fp,sp,4
  800448:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
  80044c:	e13fff17 	ldw	r4,-4(fp)
  800450:	01402074 	movhi	r5,129
  800454:	2965f904 	addi	r5,r5,-26652
  800458:	08059b40 	call	8059b4 <alt_dev_llist_insert>
}
  80045c:	e037883a 	mov	sp,fp
  800460:	dfc00117 	ldw	ra,4(sp)
  800464:	df000017 	ldw	fp,0(sp)
  800468:	dec00204 	addi	sp,sp,8
  80046c:	f800283a 	ret

00800470 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
  800470:	deffef04 	addi	sp,sp,-68
  800474:	dfc01015 	stw	ra,64(sp)
  800478:	df000f15 	stw	fp,60(sp)
  80047c:	df000f04 	addi	fp,sp,60
  800480:	e13ffa15 	stw	r4,-24(fp)
  800484:	e17ffb15 	stw	r5,-20(fp)
  800488:	e1bffc15 	stw	r6,-16(fp)
  80048c:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
  800490:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
  800494:	e0bffd17 	ldw	r2,-12(fp)
  800498:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
  80049c:	e0bffb17 	ldw	r2,-20(fp)
  8004a0:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  8004a4:	e0bffa17 	ldw	r2,-24(fp)
  8004a8:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  8004ac:	e03ff815 	stw	zero,-32(fp)
  8004b0:	00008e06 	br	8006ec <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
  8004b4:	e0bff817 	ldw	r2,-32(fp)
  8004b8:	e0fff217 	ldw	r3,-56(fp)
  8004bc:	1004913a 	slli	r2,r2,4
  8004c0:	10c5883a 	add	r2,r2,r3
  8004c4:	10800d04 	addi	r2,r2,52
  8004c8:	10c00017 	ldw	r3,0(r2)
  8004cc:	e0bffb17 	ldw	r2,-20(fp)
  8004d0:	10c08316 	blt	r2,r3,8006e0 <alt_flash_cfi_write+0x270>
  8004d4:	e0bff817 	ldw	r2,-32(fp)
  8004d8:	e0fff217 	ldw	r3,-56(fp)
  8004dc:	1004913a 	slli	r2,r2,4
  8004e0:	10c5883a 	add	r2,r2,r3
  8004e4:	10800d04 	addi	r2,r2,52
  8004e8:	11000017 	ldw	r4,0(r2)
  8004ec:	e0bff817 	ldw	r2,-32(fp)
  8004f0:	e0fff217 	ldw	r3,-56(fp)
  8004f4:	1004913a 	slli	r2,r2,4
  8004f8:	10c5883a 	add	r2,r2,r3
  8004fc:	10800e04 	addi	r2,r2,56
  800500:	10800017 	ldw	r2,0(r2)
  800504:	2087883a 	add	r3,r4,r2
  800508:	e0bffb17 	ldw	r2,-20(fp)
  80050c:	10c0740e 	bge	r2,r3,8006e0 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
  800510:	e0bff817 	ldw	r2,-32(fp)
  800514:	e0fff217 	ldw	r3,-56(fp)
  800518:	1004913a 	slli	r2,r2,4
  80051c:	10c5883a 	add	r2,r2,r3
  800520:	10800d04 	addi	r2,r2,52
  800524:	10800017 	ldw	r2,0(r2)
  800528:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  80052c:	e03ff715 	stw	zero,-36(fp)
  800530:	00006306 	br	8006c0 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
  800534:	e0fffb17 	ldw	r3,-20(fp)
  800538:	e0bff417 	ldw	r2,-48(fp)
  80053c:	18805416 	blt	r3,r2,800690 <alt_flash_cfi_write+0x220>
  800540:	e0bff817 	ldw	r2,-32(fp)
  800544:	e0fff217 	ldw	r3,-56(fp)
  800548:	1004913a 	slli	r2,r2,4
  80054c:	10c5883a 	add	r2,r2,r3
  800550:	10801004 	addi	r2,r2,64
  800554:	10c00017 	ldw	r3,0(r2)
  800558:	e0bff417 	ldw	r2,-48(fp)
  80055c:	1887883a 	add	r3,r3,r2
  800560:	e0bffb17 	ldw	r2,-20(fp)
  800564:	10c04a0e 	bge	r2,r3,800690 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
  800568:	e0bff817 	ldw	r2,-32(fp)
  80056c:	e0fff217 	ldw	r3,-56(fp)
  800570:	1004913a 	slli	r2,r2,4
  800574:	10c5883a 	add	r2,r2,r3
  800578:	10801004 	addi	r2,r2,64
  80057c:	10c00017 	ldw	r3,0(r2)
  800580:	e0bff417 	ldw	r2,-48(fp)
  800584:	1887883a 	add	r3,r3,r2
  800588:	e0bffb17 	ldw	r2,-20(fp)
  80058c:	1885c83a 	sub	r2,r3,r2
  800590:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
  800594:	e0bff617 	ldw	r2,-40(fp)
  800598:	e0bfff15 	stw	r2,-4(fp)
  80059c:	e0fffd17 	ldw	r3,-12(fp)
  8005a0:	e0fffe15 	stw	r3,-8(fp)
  8005a4:	e0bfff17 	ldw	r2,-4(fp)
  8005a8:	e0fffe17 	ldw	r3,-8(fp)
  8005ac:	10c0020e 	bge	r2,r3,8005b8 <alt_flash_cfi_write+0x148>
  8005b0:	e0bfff17 	ldw	r2,-4(fp)
  8005b4:	e0bffe15 	stw	r2,-8(fp)
  8005b8:	e0fffe17 	ldw	r3,-8(fp)
  8005bc:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
  8005c0:	e0bff217 	ldw	r2,-56(fp)
  8005c4:	10800a17 	ldw	r2,40(r2)
  8005c8:	1007883a 	mov	r3,r2
  8005cc:	e0bffb17 	ldw	r2,-20(fp)
  8005d0:	188b883a 	add	r5,r3,r2
  8005d4:	e1bff617 	ldw	r6,-40(fp)
  8005d8:	e13ffc17 	ldw	r4,-16(fp)
  8005dc:	080747c0 	call	80747c <memcmp>
  8005e0:	1005003a 	cmpeq	r2,r2,zero
  8005e4:	1000131e 	bne	r2,zero,800634 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
  8005e8:	e0bff217 	ldw	r2,-56(fp)
  8005ec:	10800817 	ldw	r2,32(r2)
  8005f0:	e13ff217 	ldw	r4,-56(fp)
  8005f4:	e17ff417 	ldw	r5,-48(fp)
  8005f8:	103ee83a 	callr	r2
  8005fc:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
  800600:	e0bff917 	ldw	r2,-28(fp)
  800604:	1004c03a 	cmpne	r2,r2,zero
  800608:	10000a1e 	bne	r2,zero,800634 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
  80060c:	e0bff217 	ldw	r2,-56(fp)
  800610:	10c00917 	ldw	r3,36(r2)
  800614:	e13ff217 	ldw	r4,-56(fp)
  800618:	e0bff617 	ldw	r2,-40(fp)
  80061c:	d8800015 	stw	r2,0(sp)
  800620:	e17ff417 	ldw	r5,-48(fp)
  800624:	e1bffb17 	ldw	r6,-20(fp)
  800628:	e1fffc17 	ldw	r7,-16(fp)
  80062c:	183ee83a 	callr	r3
  800630:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
  800634:	e0fffd17 	ldw	r3,-12(fp)
  800638:	e0bff617 	ldw	r2,-40(fp)
  80063c:	18802f26 	beq	r3,r2,8006fc <alt_flash_cfi_write+0x28c>
  800640:	e0bff917 	ldw	r2,-28(fp)
  800644:	1004c03a 	cmpne	r2,r2,zero
  800648:	10002c1e 	bne	r2,zero,8006fc <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
  80064c:	e0fffd17 	ldw	r3,-12(fp)
  800650:	e0bff617 	ldw	r2,-40(fp)
  800654:	1885c83a 	sub	r2,r3,r2
  800658:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
  80065c:	e0bff817 	ldw	r2,-32(fp)
  800660:	e0fff217 	ldw	r3,-56(fp)
  800664:	1004913a 	slli	r2,r2,4
  800668:	10c5883a 	add	r2,r2,r3
  80066c:	10801004 	addi	r2,r2,64
  800670:	10c00017 	ldw	r3,0(r2)
  800674:	e0bff417 	ldw	r2,-48(fp)
  800678:	1885883a 	add	r2,r3,r2
  80067c:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
  800680:	e0fffc17 	ldw	r3,-16(fp)
  800684:	e0bff617 	ldw	r2,-40(fp)
  800688:	1885883a 	add	r2,r3,r2
  80068c:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
  800690:	e0bff817 	ldw	r2,-32(fp)
  800694:	e0fff217 	ldw	r3,-56(fp)
  800698:	1004913a 	slli	r2,r2,4
  80069c:	10c5883a 	add	r2,r2,r3
  8006a0:	10801004 	addi	r2,r2,64
  8006a4:	10c00017 	ldw	r3,0(r2)
  8006a8:	e0bff417 	ldw	r2,-48(fp)
  8006ac:	10c5883a 	add	r2,r2,r3
  8006b0:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  8006b4:	e0bff717 	ldw	r2,-36(fp)
  8006b8:	10800044 	addi	r2,r2,1
  8006bc:	e0bff715 	stw	r2,-36(fp)
  8006c0:	e0bff817 	ldw	r2,-32(fp)
  8006c4:	e0fff217 	ldw	r3,-56(fp)
  8006c8:	1004913a 	slli	r2,r2,4
  8006cc:	10c5883a 	add	r2,r2,r3
  8006d0:	10800f04 	addi	r2,r2,60
  8006d4:	10c00017 	ldw	r3,0(r2)
  8006d8:	e0bff717 	ldw	r2,-36(fp)
  8006dc:	10ff9516 	blt	r2,r3,800534 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  8006e0:	e0bff817 	ldw	r2,-32(fp)
  8006e4:	10800044 	addi	r2,r2,1
  8006e8:	e0bff815 	stw	r2,-32(fp)
  8006ec:	e0bff217 	ldw	r2,-56(fp)
  8006f0:	10c00c17 	ldw	r3,48(r2)
  8006f4:	e0bff817 	ldw	r2,-32(fp)
  8006f8:	10ff6e16 	blt	r2,r3,8004b4 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
  8006fc:	e0bff217 	ldw	r2,-56(fp)
  800700:	10800a17 	ldw	r2,40(r2)
  800704:	1007883a 	mov	r3,r2
  800708:	e0bff317 	ldw	r2,-52(fp)
  80070c:	1889883a 	add	r4,r3,r2
  800710:	e17ff517 	ldw	r5,-44(fp)
  800714:	08059100 	call	805910 <alt_dcache_flush>
  return ret_code;
  800718:	e0bff917 	ldw	r2,-28(fp)
}
  80071c:	e037883a 	mov	sp,fp
  800720:	dfc00117 	ldw	ra,4(sp)
  800724:	df000017 	ldw	fp,0(sp)
  800728:	dec00204 	addi	sp,sp,8
  80072c:	f800283a 	ret

00800730 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
  800730:	defffa04 	addi	sp,sp,-24
  800734:	df000515 	stw	fp,20(sp)
  800738:	df000504 	addi	fp,sp,20
  80073c:	e13ffd15 	stw	r4,-12(fp)
  800740:	e17ffe15 	stw	r5,-8(fp)
  800744:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  800748:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
  80074c:	e0bffd17 	ldw	r2,-12(fp)
  800750:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
  800754:	e0bffb17 	ldw	r2,-20(fp)
  800758:	10c00c17 	ldw	r3,48(r2)
  80075c:	e0bfff17 	ldw	r2,-4(fp)
  800760:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
  800764:	e0bffb17 	ldw	r2,-20(fp)
  800768:	10800c17 	ldw	r2,48(r2)
  80076c:	1004c03a 	cmpne	r2,r2,zero
  800770:	1000031e 	bne	r2,zero,800780 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
  800774:	00bffec4 	movi	r2,-5
  800778:	e0bffc15 	stw	r2,-16(fp)
  80077c:	00000b06 	br	8007ac <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  800780:	e0bffb17 	ldw	r2,-20(fp)
  800784:	10800c17 	ldw	r2,48(r2)
  800788:	10800250 	cmplti	r2,r2,9
  80078c:	1000031e 	bne	r2,zero,80079c <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
  800790:	00bffd04 	movi	r2,-12
  800794:	e0bffc15 	stw	r2,-16(fp)
  800798:	00000406 	br	8007ac <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
  80079c:	e0bffb17 	ldw	r2,-20(fp)
  8007a0:	10c00d04 	addi	r3,r2,52
  8007a4:	e0bffe17 	ldw	r2,-8(fp)
  8007a8:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
  8007ac:	e0bffc17 	ldw	r2,-16(fp)
}
  8007b0:	e037883a 	mov	sp,fp
  8007b4:	df000017 	ldw	fp,0(sp)
  8007b8:	dec00104 	addi	sp,sp,4
  8007bc:	f800283a 	ret

008007c0 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
  8007c0:	defff904 	addi	sp,sp,-28
  8007c4:	dfc00615 	stw	ra,24(sp)
  8007c8:	df000515 	stw	fp,20(sp)
  8007cc:	df000504 	addi	fp,sp,20
  8007d0:	e13ffc15 	stw	r4,-16(fp)
  8007d4:	e17ffd15 	stw	r5,-12(fp)
  8007d8:	e1bffe15 	stw	r6,-8(fp)
  8007dc:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  8007e0:	e0bffc17 	ldw	r2,-16(fp)
  8007e4:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
  8007e8:	e0bffb17 	ldw	r2,-20(fp)
  8007ec:	10800a17 	ldw	r2,40(r2)
  8007f0:	1007883a 	mov	r3,r2
  8007f4:	e0bffd17 	ldw	r2,-12(fp)
  8007f8:	1887883a 	add	r3,r3,r2
  8007fc:	e1bfff17 	ldw	r6,-4(fp)
  800800:	e0bffe17 	ldw	r2,-8(fp)
  800804:	1009883a 	mov	r4,r2
  800808:	180b883a 	mov	r5,r3
  80080c:	08074f00 	call	8074f0 <memcpy>
  return 0;
  800810:	0005883a 	mov	r2,zero
}
  800814:	e037883a 	mov	sp,fp
  800818:	dfc00117 	ldw	ra,4(sp)
  80081c:	df000017 	ldw	fp,0(sp)
  800820:	dec00204 	addi	sp,sp,8
  800824:	f800283a 	ret

00800828 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
  800828:	defffa04 	addi	sp,sp,-24
  80082c:	df000515 	stw	fp,20(sp)
  800830:	df000504 	addi	fp,sp,20
  800834:	e13ffd15 	stw	r4,-12(fp)
  800838:	e17ffe15 	stw	r5,-8(fp)
  80083c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
  800840:	e0bffd17 	ldw	r2,-12(fp)
  800844:	10802e17 	ldw	r2,184(r2)
  800848:	10800058 	cmpnei	r2,r2,1
  80084c:	10000b1e 	bne	r2,zero,80087c <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  800850:	e0bffd17 	ldw	r2,-12(fp)
  800854:	10800a17 	ldw	r2,40(r2)
  800858:	1007883a 	mov	r3,r2
  80085c:	e0bffe17 	ldw	r2,-8(fp)
  800860:	1889883a 	add	r4,r3,r2
  800864:	e0bfff17 	ldw	r2,-4(fp)
  800868:	10800003 	ldbu	r2,0(r2)
  80086c:	10c03fcc 	andi	r3,r2,255
  800870:	2005883a 	mov	r2,r4
  800874:	10c00025 	stbio	r3,0(r2)
  800878:	00004006 	br	80097c <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
  80087c:	e0bffd17 	ldw	r2,-12(fp)
  800880:	10802e17 	ldw	r2,184(r2)
  800884:	10800098 	cmpnei	r2,r2,2
  800888:	1000151e 	bne	r2,zero,8008e0 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
  80088c:	e0bfff17 	ldw	r2,-4(fp)
  800890:	10800003 	ldbu	r2,0(r2)
  800894:	10803fcc 	andi	r2,r2,255
  800898:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
  80089c:	e0bfff17 	ldw	r2,-4(fp)
  8008a0:	10800044 	addi	r2,r2,1
  8008a4:	10800003 	ldbu	r2,0(r2)
  8008a8:	10803fcc 	andi	r2,r2,255
  8008ac:	1004923a 	slli	r2,r2,8
  8008b0:	1007883a 	mov	r3,r2
  8008b4:	e0bffc0b 	ldhu	r2,-16(fp)
  8008b8:	1884b03a 	or	r2,r3,r2
  8008bc:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  8008c0:	e0bffd17 	ldw	r2,-12(fp)
  8008c4:	10800a17 	ldw	r2,40(r2)
  8008c8:	1007883a 	mov	r3,r2
  8008cc:	e0bffe17 	ldw	r2,-8(fp)
  8008d0:	1885883a 	add	r2,r3,r2
  8008d4:	e0fffc0b 	ldhu	r3,-16(fp)
  8008d8:	10c0002d 	sthio	r3,0(r2)
  8008dc:	00002706 	br	80097c <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
  8008e0:	e0bffd17 	ldw	r2,-12(fp)
  8008e4:	10802e17 	ldw	r2,184(r2)
  8008e8:	10800118 	cmpnei	r2,r2,4
  8008ec:	1000231e 	bne	r2,zero,80097c <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
  8008f0:	e0bfff17 	ldw	r2,-4(fp)
  8008f4:	10800003 	ldbu	r2,0(r2)
  8008f8:	10803fcc 	andi	r2,r2,255
  8008fc:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
  800900:	e0bfff17 	ldw	r2,-4(fp)
  800904:	10800044 	addi	r2,r2,1
  800908:	10800003 	ldbu	r2,0(r2)
  80090c:	10803fcc 	andi	r2,r2,255
  800910:	1006923a 	slli	r3,r2,8
  800914:	e0bffb17 	ldw	r2,-20(fp)
  800918:	10c4b03a 	or	r2,r2,r3
  80091c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
  800920:	e0bfff17 	ldw	r2,-4(fp)
  800924:	10800084 	addi	r2,r2,2
  800928:	10800003 	ldbu	r2,0(r2)
  80092c:	10803fcc 	andi	r2,r2,255
  800930:	1006943a 	slli	r3,r2,16
  800934:	e0bffb17 	ldw	r2,-20(fp)
  800938:	10c4b03a 	or	r2,r2,r3
  80093c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
  800940:	e0bfff17 	ldw	r2,-4(fp)
  800944:	108000c4 	addi	r2,r2,3
  800948:	10800003 	ldbu	r2,0(r2)
  80094c:	10803fcc 	andi	r2,r2,255
  800950:	1006963a 	slli	r3,r2,24
  800954:	e0bffb17 	ldw	r2,-20(fp)
  800958:	10c4b03a 	or	r2,r2,r3
  80095c:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  800960:	e0bffd17 	ldw	r2,-12(fp)
  800964:	10800a17 	ldw	r2,40(r2)
  800968:	1007883a 	mov	r3,r2
  80096c:	e0bffe17 	ldw	r2,-8(fp)
  800970:	1885883a 	add	r2,r3,r2
  800974:	e0fffb17 	ldw	r3,-20(fp)
  800978:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
  80097c:	e037883a 	mov	sp,fp
  800980:	df000017 	ldw	fp,0(sp)
  800984:	dec00104 	addi	sp,sp,4
  800988:	f800283a 	ret

0080098c <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
  80098c:	defff304 	addi	sp,sp,-52
  800990:	dfc00c15 	stw	ra,48(sp)
  800994:	df000b15 	stw	fp,44(sp)
  800998:	df000b04 	addi	fp,sp,44
  80099c:	e13ffc15 	stw	r4,-16(fp)
  8009a0:	e17ffd15 	stw	r5,-12(fp)
  8009a4:	e1bffe15 	stw	r6,-8(fp)
  8009a8:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
  8009ac:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
  8009b0:	e0bffc17 	ldw	r2,-16(fp)
  8009b4:	10800a17 	ldw	r2,40(r2)
  8009b8:	1007883a 	mov	r3,r2
  8009bc:	e0bffd17 	ldw	r2,-12(fp)
  8009c0:	1885883a 	add	r2,r3,r2
  8009c4:	1009883a 	mov	r4,r2
  8009c8:	e0bffc17 	ldw	r2,-16(fp)
  8009cc:	11402e17 	ldw	r5,184(r2)
  8009d0:	0807a600 	call	807a60 <__modsi3>
  8009d4:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
  8009d8:	e0bff917 	ldw	r2,-28(fp)
  8009dc:	1005003a 	cmpeq	r2,r2,zero
  8009e0:	10003a1e 	bne	r2,zero,800acc <alt_flash_program_block+0x140>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
  8009e4:	e0bffc17 	ldw	r2,-16(fp)
  8009e8:	10c02e17 	ldw	r3,184(r2)
  8009ec:	e0bff917 	ldw	r2,-28(fp)
  8009f0:	1885c83a 	sub	r2,r3,r2
  8009f4:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
  8009f8:	e03ff615 	stw	zero,-40(fp)
  8009fc:	00001206 	br	800a48 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
  800a00:	e17ff617 	ldw	r5,-40(fp)
  800a04:	e0bffc17 	ldw	r2,-16(fp)
  800a08:	10800a17 	ldw	r2,40(r2)
  800a0c:	1009883a 	mov	r4,r2
  800a10:	e0fffd17 	ldw	r3,-12(fp)
  800a14:	e0bff917 	ldw	r2,-28(fp)
  800a18:	1887c83a 	sub	r3,r3,r2
  800a1c:	e0bff617 	ldw	r2,-40(fp)
  800a20:	1885883a 	add	r2,r3,r2
  800a24:	2085883a 	add	r2,r4,r2
  800a28:	10800023 	ldbuio	r2,0(r2)
  800a2c:	1007883a 	mov	r3,r2
  800a30:	e0bffb04 	addi	r2,fp,-20
  800a34:	1145883a 	add	r2,r2,r5
  800a38:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
  800a3c:	e0bff617 	ldw	r2,-40(fp)
  800a40:	10800044 	addi	r2,r2,1
  800a44:	e0bff615 	stw	r2,-40(fp)
  800a48:	e0fff617 	ldw	r3,-40(fp)
  800a4c:	e0bff917 	ldw	r2,-28(fp)
  800a50:	18bfeb16 	blt	r3,r2,800a00 <alt_flash_program_block+0x74>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
  800a54:	e03ff615 	stw	zero,-40(fp)
  800a58:	00000e06 	br	800a94 <alt_flash_program_block+0x108>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
  800a5c:	e0fff917 	ldw	r3,-28(fp)
  800a60:	e0bff617 	ldw	r2,-40(fp)
  800a64:	1889883a 	add	r4,r3,r2
  800a68:	e0bff617 	ldw	r2,-40(fp)
  800a6c:	1007883a 	mov	r3,r2
  800a70:	e0bffe17 	ldw	r2,-8(fp)
  800a74:	1885883a 	add	r2,r3,r2
  800a78:	10c00003 	ldbu	r3,0(r2)
  800a7c:	e0bffb04 	addi	r2,fp,-20
  800a80:	1105883a 	add	r2,r2,r4
  800a84:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
  800a88:	e0bff617 	ldw	r2,-40(fp)
  800a8c:	10800044 	addi	r2,r2,1
  800a90:	e0bff615 	stw	r2,-40(fp)
  800a94:	e0fff617 	ldw	r3,-40(fp)
  800a98:	e0bff817 	ldw	r2,-32(fp)
  800a9c:	18bfef16 	blt	r3,r2,800a5c <alt_flash_program_block+0xd0>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
  800aa0:	e0fffd17 	ldw	r3,-12(fp)
  800aa4:	e0bff917 	ldw	r2,-28(fp)
  800aa8:	188bc83a 	sub	r5,r3,r2
  800aac:	e1bffb04 	addi	r6,fp,-20
  800ab0:	e0800217 	ldw	r2,8(fp)
  800ab4:	e13ffc17 	ldw	r4,-16(fp)
  800ab8:	103ee83a 	callr	r2
  800abc:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
  800ac0:	e0bff817 	ldw	r2,-32(fp)
  800ac4:	e0bff615 	stw	r2,-40(fp)
  800ac8:	00000106 	br	800ad0 <alt_flash_program_block+0x144>
  }
  else
  {
    i = 0;
  800acc:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  800ad0:	e0fffd17 	ldw	r3,-12(fp)
  800ad4:	e0bfff17 	ldw	r2,-4(fp)
  800ad8:	1889883a 	add	r4,r3,r2
  800adc:	e0bffc17 	ldw	r2,-16(fp)
  800ae0:	11402e17 	ldw	r5,184(r2)
  800ae4:	0807a600 	call	807a60 <__modsi3>
  800ae8:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  800aec:	00001006 	br	800b30 <alt_flash_program_block+0x1a4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
  800af0:	e0fffd17 	ldw	r3,-12(fp)
  800af4:	e0bff617 	ldw	r2,-40(fp)
  800af8:	188b883a 	add	r5,r3,r2
  800afc:	e0bff617 	ldw	r2,-40(fp)
  800b00:	1007883a 	mov	r3,r2
  800b04:	e0bffe17 	ldw	r2,-8(fp)
  800b08:	188d883a 	add	r6,r3,r2
  800b0c:	e0800217 	ldw	r2,8(fp)
  800b10:	e13ffc17 	ldw	r4,-16(fp)
  800b14:	103ee83a 	callr	r2
  800b18:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
  800b1c:	e0bffc17 	ldw	r2,-16(fp)
  800b20:	10c02e17 	ldw	r3,184(r2)
  800b24:	e0bff617 	ldw	r2,-40(fp)
  800b28:	10c5883a 	add	r2,r2,r3
  800b2c:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  800b30:	e0bffa17 	ldw	r2,-24(fp)
  800b34:	1004c03a 	cmpne	r2,r2,zero
  800b38:	1000051e 	bne	r2,zero,800b50 <alt_flash_program_block+0x1c4>
  800b3c:	e0ffff17 	ldw	r3,-4(fp)
  800b40:	e0bff717 	ldw	r2,-36(fp)
  800b44:	1887c83a 	sub	r3,r3,r2
  800b48:	e0bff617 	ldw	r2,-40(fp)
  800b4c:	10ffe816 	blt	r2,r3,800af0 <alt_flash_program_block+0x164>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
  800b50:	e0bff717 	ldw	r2,-36(fp)
  800b54:	1005003a 	cmpeq	r2,r2,zero
  800b58:	10003c1e 	bne	r2,zero,800c4c <alt_flash_program_block+0x2c0>
  800b5c:	e0bffa17 	ldw	r2,-24(fp)
  800b60:	1004c03a 	cmpne	r2,r2,zero
  800b64:	1000391e 	bne	r2,zero,800c4c <alt_flash_program_block+0x2c0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
  800b68:	e0bffc17 	ldw	r2,-16(fp)
  800b6c:	10c02e17 	ldw	r3,184(r2)
  800b70:	e0bff717 	ldw	r2,-36(fp)
  800b74:	1885c83a 	sub	r2,r3,r2
  800b78:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
  800b7c:	e03ff515 	stw	zero,-44(fp)
  800b80:	00000e06 	br	800bbc <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
  800b84:	e13ff517 	ldw	r4,-44(fp)
  800b88:	e0bff617 	ldw	r2,-40(fp)
  800b8c:	1007883a 	mov	r3,r2
  800b90:	e0bffe17 	ldw	r2,-8(fp)
  800b94:	1887883a 	add	r3,r3,r2
  800b98:	e0bff517 	ldw	r2,-44(fp)
  800b9c:	1885883a 	add	r2,r3,r2
  800ba0:	10c00003 	ldbu	r3,0(r2)
  800ba4:	e0bffb04 	addi	r2,fp,-20
  800ba8:	1105883a 	add	r2,r2,r4
  800bac:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
  800bb0:	e0bff517 	ldw	r2,-44(fp)
  800bb4:	10800044 	addi	r2,r2,1
  800bb8:	e0bff515 	stw	r2,-44(fp)
  800bbc:	e0fff517 	ldw	r3,-44(fp)
  800bc0:	e0bff717 	ldw	r2,-36(fp)
  800bc4:	18bfef16 	blt	r3,r2,800b84 <alt_flash_program_block+0x1f8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  800bc8:	e03ff515 	stw	zero,-44(fp)
  800bcc:	00001406 	br	800c20 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
  800bd0:	e0fff717 	ldw	r3,-36(fp)
  800bd4:	e0bff517 	ldw	r2,-44(fp)
  800bd8:	188b883a 	add	r5,r3,r2
  800bdc:	e0bffc17 	ldw	r2,-16(fp)
  800be0:	10800a17 	ldw	r2,40(r2)
  800be4:	1009883a 	mov	r4,r2
  800be8:	e0fffd17 	ldw	r3,-12(fp)
  800bec:	e0bfff17 	ldw	r2,-4(fp)
  800bf0:	1887883a 	add	r3,r3,r2
  800bf4:	e0bff517 	ldw	r2,-44(fp)
  800bf8:	1885883a 	add	r2,r3,r2
  800bfc:	2085883a 	add	r2,r4,r2
  800c00:	10800023 	ldbuio	r2,0(r2)
  800c04:	1007883a 	mov	r3,r2
  800c08:	e0bffb04 	addi	r2,fp,-20
  800c0c:	1145883a 	add	r2,r2,r5
  800c10:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  800c14:	e0bff517 	ldw	r2,-44(fp)
  800c18:	10800044 	addi	r2,r2,1
  800c1c:	e0bff515 	stw	r2,-44(fp)
  800c20:	e0fff517 	ldw	r3,-44(fp)
  800c24:	e0bff917 	ldw	r2,-28(fp)
  800c28:	18bfe916 	blt	r3,r2,800bd0 <alt_flash_program_block+0x244>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
  800c2c:	e0fffd17 	ldw	r3,-12(fp)
  800c30:	e0bff617 	ldw	r2,-40(fp)
  800c34:	188b883a 	add	r5,r3,r2
  800c38:	e1bffb04 	addi	r6,fp,-20
  800c3c:	e0800217 	ldw	r2,8(fp)
  800c40:	e13ffc17 	ldw	r4,-16(fp)
  800c44:	103ee83a 	callr	r2
  800c48:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
  800c4c:	e0bffa17 	ldw	r2,-24(fp)
}
  800c50:	e037883a 	mov	sp,fp
  800c54:	dfc00117 	ldw	ra,4(sp)
  800c58:	df000017 	ldw	fp,0(sp)
  800c5c:	dec00204 	addi	sp,sp,8
  800c60:	f800283a 	ret

00800c64 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
  800c64:	defffd04 	addi	sp,sp,-12
  800c68:	df000215 	stw	fp,8(sp)
  800c6c:	df000204 	addi	fp,sp,8
  800c70:	e13ffe15 	stw	r4,-8(fp)
  800c74:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
  800c78:	e0bffe17 	ldw	r2,-8(fp)
  800c7c:	10800a17 	ldw	r2,40(r2)
  800c80:	1007883a 	mov	r3,r2
  800c84:	e0bfff17 	ldw	r2,-4(fp)
  800c88:	1885883a 	add	r2,r3,r2
  800c8c:	10800023 	ldbuio	r2,0(r2)
  800c90:	10803fcc 	andi	r2,r2,255
}
  800c94:	e037883a 	mov	sp,fp
  800c98:	df000017 	ldw	fp,0(sp)
  800c9c:	dec00104 	addi	sp,sp,4
  800ca0:	f800283a 	ret

00800ca4 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
  800ca4:	defffd04 	addi	sp,sp,-12
  800ca8:	df000215 	stw	fp,8(sp)
  800cac:	df000204 	addi	fp,sp,8
  800cb0:	e13ffe15 	stw	r4,-8(fp)
  800cb4:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
  800cb8:	e0bffe17 	ldw	r2,-8(fp)
  800cbc:	10800a17 	ldw	r2,40(r2)
  800cc0:	1007883a 	mov	r3,r2
  800cc4:	e0bfff17 	ldw	r2,-4(fp)
  800cc8:	1085883a 	add	r2,r2,r2
  800ccc:	1885883a 	add	r2,r3,r2
  800cd0:	1080002b 	ldhuio	r2,0(r2)
  800cd4:	10803fcc 	andi	r2,r2,255
}
  800cd8:	e037883a 	mov	sp,fp
  800cdc:	df000017 	ldw	fp,0(sp)
  800ce0:	dec00104 	addi	sp,sp,4
  800ce4:	f800283a 	ret

00800ce8 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
  800ce8:	defffd04 	addi	sp,sp,-12
  800cec:	df000215 	stw	fp,8(sp)
  800cf0:	df000204 	addi	fp,sp,8
  800cf4:	e13ffe15 	stw	r4,-8(fp)
  800cf8:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
  800cfc:	e0bffe17 	ldw	r2,-8(fp)
  800d00:	10800a17 	ldw	r2,40(r2)
  800d04:	1007883a 	mov	r3,r2
  800d08:	e0bfff17 	ldw	r2,-4(fp)
  800d0c:	1085883a 	add	r2,r2,r2
  800d10:	1085883a 	add	r2,r2,r2
  800d14:	1885883a 	add	r2,r3,r2
  800d18:	10800037 	ldwio	r2,0(r2)
  800d1c:	10803fcc 	andi	r2,r2,255
}
  800d20:	e037883a 	mov	sp,fp
  800d24:	df000017 	ldw	fp,0(sp)
  800d28:	dec00104 	addi	sp,sp,4
  800d2c:	f800283a 	ret

00800d30 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800d30:	defffc04 	addi	sp,sp,-16
  800d34:	df000315 	stw	fp,12(sp)
  800d38:	df000304 	addi	fp,sp,12
  800d3c:	e13ffd15 	stw	r4,-12(fp)
  800d40:	e17ffe15 	stw	r5,-8(fp)
  800d44:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
  800d48:	e0fffd17 	ldw	r3,-12(fp)
  800d4c:	e0bffe17 	ldw	r2,-8(fp)
  800d50:	1885883a 	add	r2,r3,r2
  800d54:	e0ffff03 	ldbu	r3,-4(fp)
  800d58:	10c00025 	stbio	r3,0(r2)
  return;
}
  800d5c:	e037883a 	mov	sp,fp
  800d60:	df000017 	ldw	fp,0(sp)
  800d64:	dec00104 	addi	sp,sp,4
  800d68:	f800283a 	ret

00800d6c <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800d6c:	defffc04 	addi	sp,sp,-16
  800d70:	df000315 	stw	fp,12(sp)
  800d74:	df000304 	addi	fp,sp,12
  800d78:	e13ffd15 	stw	r4,-12(fp)
  800d7c:	e17ffe15 	stw	r5,-8(fp)
  800d80:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
  800d84:	e0bffe17 	ldw	r2,-8(fp)
  800d88:	1080004c 	andi	r2,r2,1
  800d8c:	10803fcc 	andi	r2,r2,255
  800d90:	1005003a 	cmpeq	r2,r2,zero
  800d94:	1000081e 	bne	r2,zero,800db8 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  800d98:	e0bffe17 	ldw	r2,-8(fp)
  800d9c:	1085883a 	add	r2,r2,r2
  800da0:	1007883a 	mov	r3,r2
  800da4:	e0bffd17 	ldw	r2,-12(fp)
  800da8:	1885883a 	add	r2,r3,r2
  800dac:	e0ffff03 	ldbu	r3,-4(fp)
  800db0:	10c00025 	stbio	r3,0(r2)
  800db4:	00000806 	br	800dd8 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  800db8:	e0bffe17 	ldw	r2,-8(fp)
  800dbc:	1085883a 	add	r2,r2,r2
  800dc0:	1007883a 	mov	r3,r2
  800dc4:	e0bffd17 	ldw	r2,-12(fp)
  800dc8:	1885883a 	add	r2,r3,r2
  800dcc:	10800044 	addi	r2,r2,1
  800dd0:	e0ffff03 	ldbu	r3,-4(fp)
  800dd4:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
  800dd8:	e037883a 	mov	sp,fp
  800ddc:	df000017 	ldw	fp,0(sp)
  800de0:	dec00104 	addi	sp,sp,4
  800de4:	f800283a 	ret

00800de8 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800de8:	defffc04 	addi	sp,sp,-16
  800dec:	df000315 	stw	fp,12(sp)
  800df0:	df000304 	addi	fp,sp,12
  800df4:	e13ffd15 	stw	r4,-12(fp)
  800df8:	e17ffe15 	stw	r5,-8(fp)
  800dfc:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
  800e00:	e0bffe17 	ldw	r2,-8(fp)
  800e04:	1085883a 	add	r2,r2,r2
  800e08:	1085883a 	add	r2,r2,r2
  800e0c:	1007883a 	mov	r3,r2
  800e10:	e0bffd17 	ldw	r2,-12(fp)
  800e14:	1885883a 	add	r2,r3,r2
  800e18:	e0ffff03 	ldbu	r3,-4(fp)
  800e1c:	10c00025 	stbio	r3,0(r2)
  return;
}
  800e20:	e037883a 	mov	sp,fp
  800e24:	df000017 	ldw	fp,0(sp)
  800e28:	dec00104 	addi	sp,sp,4
  800e2c:	f800283a 	ret

00800e30 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800e30:	defffc04 	addi	sp,sp,-16
  800e34:	df000315 	stw	fp,12(sp)
  800e38:	df000304 	addi	fp,sp,12
  800e3c:	e13ffd15 	stw	r4,-12(fp)
  800e40:	e17ffe15 	stw	r5,-8(fp)
  800e44:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
  800e48:	e0bffe17 	ldw	r2,-8(fp)
  800e4c:	1085883a 	add	r2,r2,r2
  800e50:	1007883a 	mov	r3,r2
  800e54:	e0bffd17 	ldw	r2,-12(fp)
  800e58:	1885883a 	add	r2,r3,r2
  800e5c:	e0ffff03 	ldbu	r3,-4(fp)
  800e60:	10c0002d 	sthio	r3,0(r2)
  return;
}
  800e64:	e037883a 	mov	sp,fp
  800e68:	df000017 	ldw	fp,0(sp)
  800e6c:	dec00104 	addi	sp,sp,4
  800e70:	f800283a 	ret

00800e74 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800e74:	defffc04 	addi	sp,sp,-16
  800e78:	df000315 	stw	fp,12(sp)
  800e7c:	df000304 	addi	fp,sp,12
  800e80:	e13ffd15 	stw	r4,-12(fp)
  800e84:	e17ffe15 	stw	r5,-8(fp)
  800e88:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
  800e8c:	e0bffe17 	ldw	r2,-8(fp)
  800e90:	1085883a 	add	r2,r2,r2
  800e94:	1085883a 	add	r2,r2,r2
  800e98:	1007883a 	mov	r3,r2
  800e9c:	e0bffd17 	ldw	r2,-12(fp)
  800ea0:	1885883a 	add	r2,r3,r2
  800ea4:	e0ffff03 	ldbu	r3,-4(fp)
  800ea8:	10c0002d 	sthio	r3,0(r2)
  return;
}
  800eac:	e037883a 	mov	sp,fp
  800eb0:	df000017 	ldw	fp,0(sp)
  800eb4:	dec00104 	addi	sp,sp,4
  800eb8:	f800283a 	ret

00800ebc <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800ebc:	defffc04 	addi	sp,sp,-16
  800ec0:	df000315 	stw	fp,12(sp)
  800ec4:	df000304 	addi	fp,sp,12
  800ec8:	e13ffd15 	stw	r4,-12(fp)
  800ecc:	e17ffe15 	stw	r5,-8(fp)
  800ed0:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
  800ed4:	e0bffe17 	ldw	r2,-8(fp)
  800ed8:	1085883a 	add	r2,r2,r2
  800edc:	1085883a 	add	r2,r2,r2
  800ee0:	1007883a 	mov	r3,r2
  800ee4:	e0bffd17 	ldw	r2,-12(fp)
  800ee8:	1885883a 	add	r2,r3,r2
  800eec:	e0ffff03 	ldbu	r3,-4(fp)
  800ef0:	10c00035 	stwio	r3,0(r2)
  return;
}
  800ef4:	e037883a 	mov	sp,fp
  800ef8:	df000017 	ldw	fp,0(sp)
  800efc:	dec00104 	addi	sp,sp,4
  800f00:	f800283a 	ret

00800f04 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
  800f04:	defffd04 	addi	sp,sp,-12
  800f08:	df000215 	stw	fp,8(sp)
  800f0c:	df000204 	addi	fp,sp,8
  800f10:	e13ffe15 	stw	r4,-8(fp)
  800f14:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
  800f18:	e0bfff17 	ldw	r2,-4(fp)
  800f1c:	10c03fcc 	andi	r3,r2,255
  800f20:	e0bffe17 	ldw	r2,-8(fp)
  800f24:	10c00025 	stbio	r3,0(r2)
  return;
}
  800f28:	e037883a 	mov	sp,fp
  800f2c:	df000017 	ldw	fp,0(sp)
  800f30:	dec00104 	addi	sp,sp,4
  800f34:	f800283a 	ret

00800f38 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
  800f38:	defffd04 	addi	sp,sp,-12
  800f3c:	df000215 	stw	fp,8(sp)
  800f40:	df000204 	addi	fp,sp,8
  800f44:	e13ffe15 	stw	r4,-8(fp)
  800f48:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
  800f4c:	e0bfff17 	ldw	r2,-4(fp)
  800f50:	10ffffcc 	andi	r3,r2,65535
  800f54:	e0bffe17 	ldw	r2,-8(fp)
  800f58:	10c0002d 	sthio	r3,0(r2)
  return;
}
  800f5c:	e037883a 	mov	sp,fp
  800f60:	df000017 	ldw	fp,0(sp)
  800f64:	dec00104 	addi	sp,sp,4
  800f68:	f800283a 	ret

00800f6c <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
  800f6c:	defffd04 	addi	sp,sp,-12
  800f70:	df000215 	stw	fp,8(sp)
  800f74:	df000204 	addi	fp,sp,8
  800f78:	e13ffe15 	stw	r4,-8(fp)
  800f7c:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
  800f80:	e0ffff17 	ldw	r3,-4(fp)
  800f84:	e0bffe17 	ldw	r2,-8(fp)
  800f88:	10c00035 	stwio	r3,0(r2)
  return;
}
  800f8c:	e037883a 	mov	sp,fp
  800f90:	df000017 	ldw	fp,0(sp)
  800f94:	dec00104 	addi	sp,sp,4
  800f98:	f800283a 	ret

00800f9c <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
  800f9c:	defffb04 	addi	sp,sp,-20
  800fa0:	df000415 	stw	fp,16(sp)
  800fa4:	df000404 	addi	fp,sp,16
  800fa8:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
  800fac:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
  800fb0:	e0bffd17 	ldw	r2,-12(fp)
  800fb4:	10802e17 	ldw	r2,184(r2)
  800fb8:	e0bfff15 	stw	r2,-4(fp)
  800fbc:	e0ffff17 	ldw	r3,-4(fp)
  800fc0:	188000a0 	cmpeqi	r2,r3,2
  800fc4:	1000261e 	bne	r2,zero,801060 <alt_set_flash_width_func+0xc4>
  800fc8:	e0ffff17 	ldw	r3,-4(fp)
  800fcc:	18800120 	cmpeqi	r2,r3,4
  800fd0:	1000391e 	bne	r2,zero,8010b8 <alt_set_flash_width_func+0x11c>
  800fd4:	e0ffff17 	ldw	r3,-4(fp)
  800fd8:	18800060 	cmpeqi	r2,r3,1
  800fdc:	1000011e 	bne	r2,zero,800fe4 <alt_set_flash_width_func+0x48>
  800fe0:	00003e06 	br	8010dc <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
  800fe4:	e0fffd17 	ldw	r3,-12(fp)
  800fe8:	00802034 	movhi	r2,128
  800fec:	1083c104 	addi	r2,r2,3844
  800ff0:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
  800ff4:	e0bffd17 	ldw	r2,-12(fp)
  800ff8:	10802f17 	ldw	r2,188(r2)
  800ffc:	10800058 	cmpnei	r2,r2,1
  801000:	1000051e 	bne	r2,zero,801018 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
  801004:	e0fffd17 	ldw	r3,-12(fp)
  801008:	00802034 	movhi	r2,128
  80100c:	10834c04 	addi	r2,r2,3376
  801010:	18803315 	stw	r2,204(r3)
  801014:	00003306 	br	8010e4 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
  801018:	e0bffd17 	ldw	r2,-12(fp)
  80101c:	10802f17 	ldw	r2,188(r2)
  801020:	10800098 	cmpnei	r2,r2,2
  801024:	1000051e 	bne	r2,zero,80103c <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
  801028:	e0fffd17 	ldw	r3,-12(fp)
  80102c:	00802034 	movhi	r2,128
  801030:	10835b04 	addi	r2,r2,3436
  801034:	18803315 	stw	r2,204(r3)
  801038:	00002a06 	br	8010e4 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
  80103c:	e0bffd17 	ldw	r2,-12(fp)
  801040:	10802f17 	ldw	r2,188(r2)
  801044:	10800118 	cmpnei	r2,r2,4
  801048:	1000261e 	bne	r2,zero,8010e4 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
  80104c:	e0fffd17 	ldw	r3,-12(fp)
  801050:	00802034 	movhi	r2,128
  801054:	10837a04 	addi	r2,r2,3560
  801058:	18803315 	stw	r2,204(r3)
      }
      break;
  80105c:	00002106 	br	8010e4 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
  801060:	e0fffd17 	ldw	r3,-12(fp)
  801064:	00802034 	movhi	r2,128
  801068:	1083ce04 	addi	r2,r2,3896
  80106c:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
  801070:	e0bffd17 	ldw	r2,-12(fp)
  801074:	10802f17 	ldw	r2,188(r2)
  801078:	10800098 	cmpnei	r2,r2,2
  80107c:	1000051e 	bne	r2,zero,801094 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
  801080:	e0fffd17 	ldw	r3,-12(fp)
  801084:	00802034 	movhi	r2,128
  801088:	10838c04 	addi	r2,r2,3632
  80108c:	18803315 	stw	r2,204(r3)
  801090:	00001406 	br	8010e4 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
  801094:	e0bffd17 	ldw	r2,-12(fp)
  801098:	10802f17 	ldw	r2,188(r2)
  80109c:	10800118 	cmpnei	r2,r2,4
  8010a0:	1000101e 	bne	r2,zero,8010e4 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
  8010a4:	e0fffd17 	ldw	r3,-12(fp)
  8010a8:	00802034 	movhi	r2,128
  8010ac:	10839d04 	addi	r2,r2,3700
  8010b0:	18803315 	stw	r2,204(r3)
      }

      break;
  8010b4:	00000b06 	br	8010e4 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
  8010b8:	e0fffd17 	ldw	r3,-12(fp)
  8010bc:	00802034 	movhi	r2,128
  8010c0:	1083db04 	addi	r2,r2,3948
  8010c4:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
  8010c8:	e0fffd17 	ldw	r3,-12(fp)
  8010cc:	00802034 	movhi	r2,128
  8010d0:	1083af04 	addi	r2,r2,3772
  8010d4:	18803315 	stw	r2,204(r3)
      break;
  8010d8:	00000206 	br	8010e4 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
  8010dc:	00bffcc4 	movi	r2,-13
  8010e0:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
  8010e4:	e0bffc17 	ldw	r2,-16(fp)
  8010e8:	1004c03a 	cmpne	r2,r2,zero
  8010ec:	10001e1e 	bne	r2,zero,801168 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
  8010f0:	e0bffd17 	ldw	r2,-12(fp)
  8010f4:	10802f17 	ldw	r2,188(r2)
  8010f8:	e0bffe15 	stw	r2,-8(fp)
  8010fc:	e0fffe17 	ldw	r3,-8(fp)
  801100:	188000a0 	cmpeqi	r2,r3,2
  801104:	10000c1e 	bne	r2,zero,801138 <alt_set_flash_width_func+0x19c>
  801108:	e0fffe17 	ldw	r3,-8(fp)
  80110c:	18800120 	cmpeqi	r2,r3,4
  801110:	10000e1e 	bne	r2,zero,80114c <alt_set_flash_width_func+0x1b0>
  801114:	e0fffe17 	ldw	r3,-8(fp)
  801118:	18800060 	cmpeqi	r2,r3,1
  80111c:	1000011e 	bne	r2,zero,801124 <alt_set_flash_width_func+0x188>
  801120:	00000f06 	br	801160 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
  801124:	e0fffd17 	ldw	r3,-12(fp)
  801128:	00802034 	movhi	r2,128
  80112c:	10831904 	addi	r2,r2,3172
  801130:	18803415 	stw	r2,208(r3)
        break;
  801134:	00000c06 	br	801168 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
  801138:	e0fffd17 	ldw	r3,-12(fp)
  80113c:	00802034 	movhi	r2,128
  801140:	10832904 	addi	r2,r2,3236
  801144:	18803415 	stw	r2,208(r3)
        break;
  801148:	00000706 	br	801168 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
  80114c:	e0fffd17 	ldw	r3,-12(fp)
  801150:	00802034 	movhi	r2,128
  801154:	10833a04 	addi	r2,r2,3304
  801158:	18803415 	stw	r2,208(r3)
        break;
  80115c:	00000206 	br	801168 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
  801160:	00bffcc4 	movi	r2,-13
  801164:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
  801168:	e0bffc17 	ldw	r2,-16(fp)
}
  80116c:	e037883a 	mov	sp,fp
  801170:	df000017 	ldw	fp,0(sp)
  801174:	dec00104 	addi	sp,sp,4
  801178:	f800283a 	ret

0080117c <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
  80117c:	defffc04 	addi	sp,sp,-16
  801180:	df000315 	stw	fp,12(sp)
  801184:	df000304 	addi	fp,sp,12
  801188:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
  80118c:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
  801190:	e0bffe17 	ldw	r2,-8(fp)
  801194:	10802d17 	ldw	r2,180(r2)
  801198:	e0bfff15 	stw	r2,-4(fp)
  80119c:	e0ffff17 	ldw	r3,-4(fp)
  8011a0:	188000a0 	cmpeqi	r2,r3,2
  8011a4:	1000071e 	bne	r2,zero,8011c4 <alt_set_flash_algorithm_func+0x48>
  8011a8:	e0ffff17 	ldw	r3,-4(fp)
  8011ac:	188000e0 	cmpeqi	r2,r3,3
  8011b0:	10000d1e 	bne	r2,zero,8011e8 <alt_set_flash_algorithm_func+0x6c>
  8011b4:	e0ffff17 	ldw	r3,-4(fp)
  8011b8:	18800060 	cmpeqi	r2,r3,1
  8011bc:	10000a1e 	bne	r2,zero,8011e8 <alt_set_flash_algorithm_func+0x6c>
  8011c0:	00001206 	br	80120c <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
  8011c4:	e0fffe17 	ldw	r3,-8(fp)
  8011c8:	00802034 	movhi	r2,128
  8011cc:	10997a04 	addi	r2,r2,26088
  8011d0:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
  8011d4:	e0fffe17 	ldw	r3,-8(fp)
  8011d8:	00802034 	movhi	r2,128
  8011dc:	10996004 	addi	r2,r2,25984
  8011e0:	18800915 	stw	r2,36(r3)
      break;
  8011e4:	00000b06 	br	801214 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
  8011e8:	e0fffe17 	ldw	r3,-8(fp)
  8011ec:	00802034 	movhi	r2,128
  8011f0:	109a9904 	addi	r2,r2,27236
  8011f4:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
  8011f8:	e0fffe17 	ldw	r3,-8(fp)
  8011fc:	00802034 	movhi	r2,128
  801200:	109a7804 	addi	r2,r2,27104
  801204:	18800915 	stw	r2,36(r3)
      break;
  801208:	00000206 	br	801214 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
  80120c:	00bffec4 	movi	r2,-5
  801210:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
  801214:	e0bffd17 	ldw	r2,-12(fp)
}
  801218:	e037883a 	mov	sp,fp
  80121c:	df000017 	ldw	fp,0(sp)
  801220:	dec00104 	addi	sp,sp,4
  801224:	f800283a 	ret

00801228 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
  801228:	defffb04 	addi	sp,sp,-20
  80122c:	dfc00415 	stw	ra,16(sp)
  801230:	df000315 	stw	fp,12(sp)
  801234:	df000304 	addi	fp,sp,12
  801238:	e13ffe15 	stw	r4,-8(fp)
  80123c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
  801240:	e0bffe17 	ldw	r2,-8(fp)
  801244:	10803417 	ldw	r2,208(r2)
  801248:	e13ffe17 	ldw	r4,-8(fp)
  80124c:	e17fff17 	ldw	r5,-4(fp)
  801250:	103ee83a 	callr	r2
  801254:	10803fcc 	andi	r2,r2,255
  801258:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
  80125c:	e0bffe17 	ldw	r2,-8(fp)
  801260:	10c03417 	ldw	r3,208(r2)
  801264:	e0bfff17 	ldw	r2,-4(fp)
  801268:	11400044 	addi	r5,r2,1
  80126c:	e13ffe17 	ldw	r4,-8(fp)
  801270:	183ee83a 	callr	r3
  801274:	10803fcc 	andi	r2,r2,255
  801278:	1004923a 	slli	r2,r2,8
  80127c:	1007883a 	mov	r3,r2
  801280:	e0bffd0b 	ldhu	r2,-12(fp)
  801284:	1884b03a 	or	r2,r3,r2
  801288:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
  80128c:	e0bffd0b 	ldhu	r2,-12(fp)
}
  801290:	e037883a 	mov	sp,fp
  801294:	dfc00117 	ldw	ra,4(sp)
  801298:	df000017 	ldw	fp,0(sp)
  80129c:	dec00204 	addi	sp,sp,8
  8012a0:	f800283a 	ret

008012a4 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
  8012a4:	defff104 	addi	sp,sp,-60
  8012a8:	dfc00e15 	stw	ra,56(sp)
  8012ac:	df000d15 	stw	fp,52(sp)
  8012b0:	dc000c15 	stw	r16,48(sp)
  8012b4:	df000c04 	addi	fp,sp,48
  8012b8:	e13ffe15 	stw	r4,-8(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
  8012bc:	e03ffa15 	stw	zero,-24(fp)
  int   size = 0;
  8012c0:	e03ff915 	stw	zero,-28(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
  8012c4:	e03ff515 	stw	zero,-44(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
  8012c8:	e13ffe17 	ldw	r4,-8(fp)
  8012cc:	08020300 	call	802030 <alt_check_primary_table>
  8012d0:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
  8012d4:	e0bffa17 	ldw	r2,-24(fp)
  8012d8:	1004c03a 	cmpne	r2,r2,zero
  8012dc:	1001621e 	bne	r2,zero,801868 <alt_read_cfi_table+0x5c4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
  8012e0:	e0bffe17 	ldw	r2,-8(fp)
  8012e4:	10803417 	ldw	r2,208(r2)
  8012e8:	e13ffe17 	ldw	r4,-8(fp)
  8012ec:	014004c4 	movi	r5,19
  8012f0:	103ee83a 	callr	r2
  8012f4:	10c03fcc 	andi	r3,r2,255
  8012f8:	e0bffe17 	ldw	r2,-8(fp)
  8012fc:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
  801300:	e0bffe17 	ldw	r2,-8(fp)
  801304:	10803417 	ldw	r2,208(r2)
  801308:	e13ffe17 	ldw	r4,-8(fp)
  80130c:	014007c4 	movi	r5,31
  801310:	103ee83a 	callr	r2
  801314:	10803fcc 	andi	r2,r2,255
  801318:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
  80131c:	e0bffe17 	ldw	r2,-8(fp)
  801320:	10803417 	ldw	r2,208(r2)
  801324:	e13ffe17 	ldw	r4,-8(fp)
  801328:	014008c4 	movi	r5,35
  80132c:	103ee83a 	callr	r2
  801330:	10803fcc 	andi	r2,r2,255
  801334:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  801338:	e0bff717 	ldw	r2,-36(fp)
  80133c:	1005003a 	cmpeq	r2,r2,zero
  801340:	1000031e 	bne	r2,zero,801350 <alt_read_cfi_table+0xac>
  801344:	e0bff617 	ldw	r2,-40(fp)
  801348:	1004c03a 	cmpne	r2,r2,zero
  80134c:	1000041e 	bne	r2,zero,801360 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
  801350:	e0fffe17 	ldw	r3,-8(fp)
  801354:	0080fa04 	movi	r2,1000
  801358:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  80135c:	00000706 	br	80137c <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
  801360:	00c00044 	movi	r3,1
  801364:	e0bff717 	ldw	r2,-36(fp)
  801368:	1886983a 	sll	r3,r3,r2
  80136c:	e0bff617 	ldw	r2,-40(fp)
  801370:	1886983a 	sll	r3,r3,r2
  801374:	e0bffe17 	ldw	r2,-8(fp)
  801378:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
  80137c:	e0bffe17 	ldw	r2,-8(fp)
  801380:	10803417 	ldw	r2,208(r2)
  801384:	e13ffe17 	ldw	r4,-8(fp)
  801388:	01400844 	movi	r5,33
  80138c:	103ee83a 	callr	r2
  801390:	10803fcc 	andi	r2,r2,255
  801394:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
  801398:	e0bffe17 	ldw	r2,-8(fp)
  80139c:	10803417 	ldw	r2,208(r2)
  8013a0:	e13ffe17 	ldw	r4,-8(fp)
  8013a4:	01400944 	movi	r5,37
  8013a8:	103ee83a 	callr	r2
  8013ac:	10803fcc 	andi	r2,r2,255
  8013b0:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  8013b4:	e0bff717 	ldw	r2,-36(fp)
  8013b8:	1005003a 	cmpeq	r2,r2,zero
  8013bc:	1000031e 	bne	r2,zero,8013cc <alt_read_cfi_table+0x128>
  8013c0:	e0bff617 	ldw	r2,-40(fp)
  8013c4:	1004c03a 	cmpne	r2,r2,zero
  8013c8:	1000051e 	bne	r2,zero,8013e0 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
  8013cc:	e0fffe17 	ldw	r3,-8(fp)
  8013d0:	00804c74 	movhi	r2,305
  8013d4:	108b4004 	addi	r2,r2,11520
  8013d8:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  8013dc:	00000806 	br	801400 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
  8013e0:	00c00044 	movi	r3,1
  8013e4:	e0bff717 	ldw	r2,-36(fp)
  8013e8:	1886983a 	sll	r3,r3,r2
  8013ec:	e0bff617 	ldw	r2,-40(fp)
  8013f0:	1884983a 	sll	r2,r3,r2
  8013f4:	10c0fa24 	muli	r3,r2,1000
  8013f8:	e0bffe17 	ldw	r2,-8(fp)
  8013fc:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
  801400:	e0bffe17 	ldw	r2,-8(fp)
  801404:	10803417 	ldw	r2,208(r2)
  801408:	e13ffe17 	ldw	r4,-8(fp)
  80140c:	014009c4 	movi	r5,39
  801410:	103ee83a 	callr	r2
  801414:	10c03fcc 	andi	r3,r2,255
  801418:	00800044 	movi	r2,1
  80141c:	10c4983a 	sll	r2,r2,r3
  801420:	e0bffb15 	stw	r2,-20(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
  801424:	e0bffe17 	ldw	r2,-8(fp)
  801428:	10803417 	ldw	r2,208(r2)
  80142c:	e13ffe17 	ldw	r4,-8(fp)
  801430:	01400b04 	movi	r5,44
  801434:	103ee83a 	callr	r2
  801438:	10c03fcc 	andi	r3,r2,255
  80143c:	e0bffe17 	ldw	r2,-8(fp)
  801440:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  801444:	e0bffe17 	ldw	r2,-8(fp)
  801448:	10800c17 	ldw	r2,48(r2)
  80144c:	10800250 	cmplti	r2,r2,9
  801450:	1000031e 	bne	r2,zero,801460 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
  801454:	00bffd04 	movi	r2,-12
  801458:	e0bffa15 	stw	r2,-24(fp)
  80145c:	00005e06 	br	8015d8 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  801460:	e03ffd15 	stw	zero,-12(fp)
  801464:	00005306 	br	8015b4 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
  801468:	e43ffd17 	ldw	r16,-12(fp)
  80146c:	e0bffd17 	ldw	r2,-12(fp)
  801470:	1085883a 	add	r2,r2,r2
  801474:	1085883a 	add	r2,r2,r2
  801478:	11400b44 	addi	r5,r2,45
  80147c:	e13ffe17 	ldw	r4,-8(fp)
  801480:	08012280 	call	801228 <alt_read_16bit_query_entry>
  801484:	113fffcc 	andi	r4,r2,65535
  801488:	e0fffe17 	ldw	r3,-8(fp)
  80148c:	8004913a 	slli	r2,r16,4
  801490:	10c5883a 	add	r2,r2,r3
  801494:	10800f04 	addi	r2,r2,60
  801498:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
  80149c:	e17ffd17 	ldw	r5,-12(fp)
  8014a0:	e0bffd17 	ldw	r2,-12(fp)
  8014a4:	e0fffe17 	ldw	r3,-8(fp)
  8014a8:	1004913a 	slli	r2,r2,4
  8014ac:	10c5883a 	add	r2,r2,r3
  8014b0:	10800f04 	addi	r2,r2,60
  8014b4:	10800017 	ldw	r2,0(r2)
  8014b8:	11000044 	addi	r4,r2,1
  8014bc:	e0fffe17 	ldw	r3,-8(fp)
  8014c0:	2804913a 	slli	r2,r5,4
  8014c4:	10c5883a 	add	r2,r2,r3
  8014c8:	10800f04 	addi	r2,r2,60
  8014cc:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
  8014d0:	e43ffd17 	ldw	r16,-12(fp)
  8014d4:	e0bffd17 	ldw	r2,-12(fp)
  8014d8:	1085883a 	add	r2,r2,r2
  8014dc:	1085883a 	add	r2,r2,r2
  8014e0:	11400bc4 	addi	r5,r2,47
  8014e4:	e13ffe17 	ldw	r4,-8(fp)
  8014e8:	08012280 	call	801228 <alt_read_16bit_query_entry>
  8014ec:	113fffcc 	andi	r4,r2,65535
  8014f0:	e0fffe17 	ldw	r3,-8(fp)
  8014f4:	8004913a 	slli	r2,r16,4
  8014f8:	10c5883a 	add	r2,r2,r3
  8014fc:	10801004 	addi	r2,r2,64
  801500:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
  801504:	e17ffd17 	ldw	r5,-12(fp)
  801508:	e0bffd17 	ldw	r2,-12(fp)
  80150c:	e0fffe17 	ldw	r3,-8(fp)
  801510:	1004913a 	slli	r2,r2,4
  801514:	10c5883a 	add	r2,r2,r3
  801518:	10801004 	addi	r2,r2,64
  80151c:	10800017 	ldw	r2,0(r2)
  801520:	1008923a 	slli	r4,r2,8
  801524:	e0fffe17 	ldw	r3,-8(fp)
  801528:	2804913a 	slli	r2,r5,4
  80152c:	10c5883a 	add	r2,r2,r3
  801530:	10801004 	addi	r2,r2,64
  801534:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
  801538:	e17ffd17 	ldw	r5,-12(fp)
  80153c:	e0bffd17 	ldw	r2,-12(fp)
  801540:	e0fffe17 	ldw	r3,-8(fp)
  801544:	1004913a 	slli	r2,r2,4
  801548:	10c5883a 	add	r2,r2,r3
  80154c:	10800f04 	addi	r2,r2,60
  801550:	11000017 	ldw	r4,0(r2)
  801554:	e0bffd17 	ldw	r2,-12(fp)
  801558:	e0fffe17 	ldw	r3,-8(fp)
  80155c:	1004913a 	slli	r2,r2,4
  801560:	10c5883a 	add	r2,r2,r3
  801564:	10801004 	addi	r2,r2,64
  801568:	10800017 	ldw	r2,0(r2)
  80156c:	2089383a 	mul	r4,r4,r2
  801570:	e0fffe17 	ldw	r3,-8(fp)
  801574:	2804913a 	slli	r2,r5,4
  801578:	10c5883a 	add	r2,r2,r3
  80157c:	10800e04 	addi	r2,r2,56
  801580:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
  801584:	e0bffd17 	ldw	r2,-12(fp)
  801588:	e0fffe17 	ldw	r3,-8(fp)
  80158c:	1004913a 	slli	r2,r2,4
  801590:	10c5883a 	add	r2,r2,r3
  801594:	10800e04 	addi	r2,r2,56
  801598:	10c00017 	ldw	r3,0(r2)
  80159c:	e0bff917 	ldw	r2,-28(fp)
  8015a0:	10c5883a 	add	r2,r2,r3
  8015a4:	e0bff915 	stw	r2,-28(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  8015a8:	e0bffd17 	ldw	r2,-12(fp)
  8015ac:	10800044 	addi	r2,r2,1
  8015b0:	e0bffd15 	stw	r2,-12(fp)
  8015b4:	e0bffe17 	ldw	r2,-8(fp)
  8015b8:	10c00c17 	ldw	r3,48(r2)
  8015bc:	e0bffd17 	ldw	r2,-12(fp)
  8015c0:	10ffa916 	blt	r2,r3,801468 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
  8015c4:	e0fff917 	ldw	r3,-28(fp)
  8015c8:	e0bffb17 	ldw	r2,-20(fp)
  8015cc:	18800226 	beq	r3,r2,8015d8 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
  8015d0:	00bffb44 	movi	r2,-19
  8015d4:	e0bffa15 	stw	r2,-24(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
  8015d8:	e0bffe17 	ldw	r2,-8(fp)
  8015dc:	10c03417 	ldw	r3,208(r2)
  8015e0:	e0bffe17 	ldw	r2,-8(fp)
  8015e4:	10803217 	ldw	r2,200(r2)
  8015e8:	114003c4 	addi	r5,r2,15
  8015ec:	e13ffe17 	ldw	r4,-8(fp)
  8015f0:	183ee83a 	callr	r3
  8015f4:	e0bff405 	stb	r2,-48(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
  8015f8:	e0bffe17 	ldw	r2,-8(fp)
  8015fc:	10802d17 	ldw	r2,180(r2)
  801600:	10800098 	cmpnei	r2,r2,2
  801604:	1000601e 	bne	r2,zero,801788 <alt_read_cfi_table+0x4e4>
  801608:	e0bff403 	ldbu	r2,-48(fp)
  80160c:	108000d8 	cmpnei	r2,r2,3
  801610:	10005d1e 	bne	r2,zero,801788 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
  801614:	e0bffe17 	ldw	r2,-8(fp)
  801618:	10800c17 	ldw	r2,48(r2)
  80161c:	10bfffc4 	addi	r2,r2,-1
  801620:	e0bffd15 	stw	r2,-12(fp)
  801624:	e03ffc15 	stw	zero,-16(fp)
          j<=i;i--,j++)
  801628:	00005406 	br	80177c <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
  80162c:	e0bffd17 	ldw	r2,-12(fp)
  801630:	e0fffe17 	ldw	r3,-8(fp)
  801634:	1004913a 	slli	r2,r2,4
  801638:	10c5883a 	add	r2,r2,r3
  80163c:	10800e04 	addi	r2,r2,56
  801640:	10800017 	ldw	r2,0(r2)
  801644:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].region_size =  
  801648:	e17ffd17 	ldw	r5,-12(fp)
  80164c:	e0bffc17 	ldw	r2,-16(fp)
  801650:	e0fffe17 	ldw	r3,-8(fp)
  801654:	1004913a 	slli	r2,r2,4
  801658:	10c5883a 	add	r2,r2,r3
  80165c:	10800e04 	addi	r2,r2,56
  801660:	11000017 	ldw	r4,0(r2)
  801664:	e0fffe17 	ldw	r3,-8(fp)
  801668:	2804913a 	slli	r2,r5,4
  80166c:	10c5883a 	add	r2,r2,r3
  801670:	10800e04 	addi	r2,r2,56
  801674:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
  801678:	e0bffc17 	ldw	r2,-16(fp)
  80167c:	e0fffe17 	ldw	r3,-8(fp)
  801680:	1004913a 	slli	r2,r2,4
  801684:	10c5883a 	add	r2,r2,r3
  801688:	10c00e04 	addi	r3,r2,56
  80168c:	e0bff817 	ldw	r2,-32(fp)
  801690:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
  801694:	e0bffd17 	ldw	r2,-12(fp)
  801698:	e0fffe17 	ldw	r3,-8(fp)
  80169c:	1004913a 	slli	r2,r2,4
  8016a0:	10c5883a 	add	r2,r2,r3
  8016a4:	10801004 	addi	r2,r2,64
  8016a8:	10800017 	ldw	r2,0(r2)
  8016ac:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].block_size =  
  8016b0:	e17ffd17 	ldw	r5,-12(fp)
  8016b4:	e0bffc17 	ldw	r2,-16(fp)
  8016b8:	e0fffe17 	ldw	r3,-8(fp)
  8016bc:	1004913a 	slli	r2,r2,4
  8016c0:	10c5883a 	add	r2,r2,r3
  8016c4:	10801004 	addi	r2,r2,64
  8016c8:	11000017 	ldw	r4,0(r2)
  8016cc:	e0fffe17 	ldw	r3,-8(fp)
  8016d0:	2804913a 	slli	r2,r5,4
  8016d4:	10c5883a 	add	r2,r2,r3
  8016d8:	10801004 	addi	r2,r2,64
  8016dc:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
  8016e0:	e0bffc17 	ldw	r2,-16(fp)
  8016e4:	e0fffe17 	ldw	r3,-8(fp)
  8016e8:	1004913a 	slli	r2,r2,4
  8016ec:	10c5883a 	add	r2,r2,r3
  8016f0:	10c01004 	addi	r3,r2,64
  8016f4:	e0bff817 	ldw	r2,-32(fp)
  8016f8:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
  8016fc:	e0bffd17 	ldw	r2,-12(fp)
  801700:	e0fffe17 	ldw	r3,-8(fp)
  801704:	1004913a 	slli	r2,r2,4
  801708:	10c5883a 	add	r2,r2,r3
  80170c:	10800f04 	addi	r2,r2,60
  801710:	10800017 	ldw	r2,0(r2)
  801714:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].number_of_blocks =  
  801718:	e17ffd17 	ldw	r5,-12(fp)
  80171c:	e0bffc17 	ldw	r2,-16(fp)
  801720:	e0fffe17 	ldw	r3,-8(fp)
  801724:	1004913a 	slli	r2,r2,4
  801728:	10c5883a 	add	r2,r2,r3
  80172c:	10800f04 	addi	r2,r2,60
  801730:	11000017 	ldw	r4,0(r2)
  801734:	e0fffe17 	ldw	r3,-8(fp)
  801738:	2804913a 	slli	r2,r5,4
  80173c:	10c5883a 	add	r2,r2,r3
  801740:	10800f04 	addi	r2,r2,60
  801744:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
  801748:	e0bffc17 	ldw	r2,-16(fp)
  80174c:	e0fffe17 	ldw	r3,-8(fp)
  801750:	1004913a 	slli	r2,r2,4
  801754:	10c5883a 	add	r2,r2,r3
  801758:	10c00f04 	addi	r3,r2,60
  80175c:	e0bff817 	ldw	r2,-32(fp)
  801760:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
  801764:	e0bffd17 	ldw	r2,-12(fp)
  801768:	10bfffc4 	addi	r2,r2,-1
  80176c:	e0bffd15 	stw	r2,-12(fp)
  801770:	e0bffc17 	ldw	r2,-16(fp)
  801774:	10800044 	addi	r2,r2,1
  801778:	e0bffc15 	stw	r2,-16(fp)
  80177c:	e0fffc17 	ldw	r3,-16(fp)
  801780:	e0bffd17 	ldw	r2,-12(fp)
  801784:	10ffa90e 	bge	r2,r3,80162c <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  801788:	e03ffd15 	stw	zero,-12(fp)
  80178c:	00001306 	br	8017dc <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
  801790:	e0bffd17 	ldw	r2,-12(fp)
  801794:	e0fffe17 	ldw	r3,-8(fp)
  801798:	1004913a 	slli	r2,r2,4
  80179c:	10c5883a 	add	r2,r2,r3
  8017a0:	10c00d04 	addi	r3,r2,52
  8017a4:	e0bff517 	ldw	r2,-44(fp)
  8017a8:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
  8017ac:	e0bffd17 	ldw	r2,-12(fp)
  8017b0:	e0fffe17 	ldw	r3,-8(fp)
  8017b4:	1004913a 	slli	r2,r2,4
  8017b8:	10c5883a 	add	r2,r2,r3
  8017bc:	10800e04 	addi	r2,r2,56
  8017c0:	10c00017 	ldw	r3,0(r2)
  8017c4:	e0bff517 	ldw	r2,-44(fp)
  8017c8:	10c5883a 	add	r2,r2,r3
  8017cc:	e0bff515 	stw	r2,-44(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  8017d0:	e0bffd17 	ldw	r2,-12(fp)
  8017d4:	10800044 	addi	r2,r2,1
  8017d8:	e0bffd15 	stw	r2,-12(fp)
  8017dc:	e0bffe17 	ldw	r2,-8(fp)
  8017e0:	10c00c17 	ldw	r3,48(r2)
  8017e4:	e0bffd17 	ldw	r2,-12(fp)
  8017e8:	10ffe916 	blt	r2,r3,801790 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
  8017ec:	e0bffe17 	ldw	r2,-8(fp)
  8017f0:	10802d17 	ldw	r2,180(r2)
  8017f4:	e0bfff15 	stw	r2,-4(fp)
  8017f8:	e0ffff17 	ldw	r3,-4(fp)
  8017fc:	188000a0 	cmpeqi	r2,r3,2
  801800:	1000071e 	bne	r2,zero,801820 <alt_read_cfi_table+0x57c>
  801804:	e0ffff17 	ldw	r3,-4(fp)
  801808:	188000e0 	cmpeqi	r2,r3,3
  80180c:	10000c1e 	bne	r2,zero,801840 <alt_read_cfi_table+0x59c>
  801810:	e0ffff17 	ldw	r3,-4(fp)
  801814:	18800060 	cmpeqi	r2,r3,1
  801818:	1000091e 	bne	r2,zero,801840 <alt_read_cfi_table+0x59c>
  80181c:	00001006 	br	801860 <alt_read_cfi_table+0x5bc>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
  801820:	e0bffe17 	ldw	r2,-8(fp)
  801824:	10c03317 	ldw	r3,204(r2)
  801828:	e0bffe17 	ldw	r2,-8(fp)
  80182c:	11000a17 	ldw	r4,40(r2)
  801830:	01401544 	movi	r5,85
  801834:	01803c04 	movi	r6,240
  801838:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
  80183c:	00000a06 	br	801868 <alt_read_cfi_table+0x5c4>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
  801840:	e0bffe17 	ldw	r2,-8(fp)
  801844:	10c03317 	ldw	r3,204(r2)
  801848:	e0bffe17 	ldw	r2,-8(fp)
  80184c:	11000a17 	ldw	r4,40(r2)
  801850:	01401544 	movi	r5,85
  801854:	01803fc4 	movi	r6,255
  801858:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
  80185c:	00000206 	br	801868 <alt_read_cfi_table+0x5c4>
      }
      default:
      {
        ret_code = -EIO;
  801860:	00bffec4 	movi	r2,-5
  801864:	e0bffa15 	stw	r2,-24(fp)
      }
    } 
  }  

  return ret_code;
  801868:	e0bffa17 	ldw	r2,-24(fp)
}
  80186c:	e037883a 	mov	sp,fp
  801870:	dfc00217 	ldw	ra,8(sp)
  801874:	df000117 	ldw	fp,4(sp)
  801878:	dc000017 	ldw	r16,0(sp)
  80187c:	dec00304 	addi	sp,sp,12
  801880:	f800283a 	ret

00801884 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
  801884:	defff704 	addi	sp,sp,-36
  801888:	dfc00815 	stw	ra,32(sp)
  80188c:	df000715 	stw	fp,28(sp)
  801890:	df000704 	addi	fp,sp,28
  801894:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
  801898:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  80189c:	e0bfff17 	ldw	r2,-4(fp)
  8018a0:	11000a17 	ldw	r4,40(r2)
  8018a4:	01401544 	movi	r5,85
  8018a8:	01802604 	movi	r6,152
  8018ac:	0800d300 	call	800d30 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
  8018b0:	e03ffb15 	stw	zero,-20(fp)
  8018b4:	00000f06 	br	8018f4 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  8018b8:	e13ffb17 	ldw	r4,-20(fp)
  8018bc:	e0bfff17 	ldw	r2,-4(fp)
  8018c0:	10800a17 	ldw	r2,40(r2)
  8018c4:	1007883a 	mov	r3,r2
  8018c8:	e0bffb17 	ldw	r2,-20(fp)
  8018cc:	1885883a 	add	r2,r3,r2
  8018d0:	10800404 	addi	r2,r2,16
  8018d4:	10800023 	ldbuio	r2,0(r2)
  8018d8:	1007883a 	mov	r3,r2
  8018dc:	e0bffc04 	addi	r2,fp,-16
  8018e0:	1105883a 	add	r2,r2,r4
  8018e4:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
  8018e8:	e0bffb17 	ldw	r2,-20(fp)
  8018ec:	10800044 	addi	r2,r2,1
  8018f0:	e0bffb15 	stw	r2,-20(fp)
  8018f4:	e0bffb17 	ldw	r2,-20(fp)
  8018f8:	108000d0 	cmplti	r2,r2,3
  8018fc:	103fee1e 	bne	r2,zero,8018b8 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
  801900:	e0bffc03 	ldbu	r2,-16(fp)
  801904:	10803fcc 	andi	r2,r2,255
  801908:	10801458 	cmpnei	r2,r2,81
  80190c:	10001d1e 	bne	r2,zero,801984 <alt_read_cfi_width+0x100>
  801910:	e0bffc43 	ldbu	r2,-15(fp)
  801914:	10803fcc 	andi	r2,r2,255
  801918:	10801498 	cmpnei	r2,r2,82
  80191c:	1000191e 	bne	r2,zero,801984 <alt_read_cfi_width+0x100>
  801920:	e0bffc83 	ldbu	r2,-14(fp)
  801924:	10803fcc 	andi	r2,r2,255
  801928:	10801658 	cmpnei	r2,r2,89
  80192c:	1000151e 	bne	r2,zero,801984 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
  801930:	e0ffff17 	ldw	r3,-4(fp)
  801934:	00800044 	movi	r2,1
  801938:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
  80193c:	e0ffff17 	ldw	r3,-4(fp)
  801940:	00800044 	movi	r2,1
  801944:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
  801948:	e0bfff17 	ldw	r2,-4(fp)
  80194c:	10800a17 	ldw	r2,40(r2)
  801950:	10800a04 	addi	r2,r2,40
  801954:	1080002b 	ldhuio	r2,0(r2)
  801958:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
  80195c:	e0bffa0b 	ldhu	r2,-24(fp)
  801960:	10800044 	addi	r2,r2,1
  801964:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
  801968:	e0bffa0b 	ldhu	r2,-24(fp)
  80196c:	1080004c 	andi	r2,r2,1
  801970:	1004c03a 	cmpne	r2,r2,zero
  801974:	1001a81e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
  801978:	00bffb44 	movi	r2,-19
  80197c:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
  801980:	0001a506 	br	802018 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801984:	e0bfff17 	ldw	r2,-4(fp)
  801988:	11000a17 	ldw	r4,40(r2)
  80198c:	01401544 	movi	r5,85
  801990:	01802604 	movi	r6,152
  801994:	0800d6c0 	call	800d6c <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
  801998:	e03ffb15 	stw	zero,-20(fp)
  80199c:	00000f06 	br	8019dc <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  8019a0:	e13ffb17 	ldw	r4,-20(fp)
  8019a4:	e0bfff17 	ldw	r2,-4(fp)
  8019a8:	10800a17 	ldw	r2,40(r2)
  8019ac:	1007883a 	mov	r3,r2
  8019b0:	e0bffb17 	ldw	r2,-20(fp)
  8019b4:	1885883a 	add	r2,r3,r2
  8019b8:	10800804 	addi	r2,r2,32
  8019bc:	10800023 	ldbuio	r2,0(r2)
  8019c0:	1007883a 	mov	r3,r2
  8019c4:	e0bffc04 	addi	r2,fp,-16
  8019c8:	1105883a 	add	r2,r2,r4
  8019cc:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
  8019d0:	e0bffb17 	ldw	r2,-20(fp)
  8019d4:	10800044 	addi	r2,r2,1
  8019d8:	e0bffb15 	stw	r2,-20(fp)
  8019dc:	e0bffb17 	ldw	r2,-20(fp)
  8019e0:	10800190 	cmplti	r2,r2,6
  8019e4:	103fee1e 	bne	r2,zero,8019a0 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
  8019e8:	e0bffc03 	ldbu	r2,-16(fp)
  8019ec:	10803fcc 	andi	r2,r2,255
  8019f0:	10801458 	cmpnei	r2,r2,81
  8019f4:	1000291e 	bne	r2,zero,801a9c <alt_read_cfi_width+0x218>
  8019f8:	e0bffc43 	ldbu	r2,-15(fp)
  8019fc:	10803fcc 	andi	r2,r2,255
  801a00:	10801458 	cmpnei	r2,r2,81
  801a04:	1000251e 	bne	r2,zero,801a9c <alt_read_cfi_width+0x218>
  801a08:	e0bffc83 	ldbu	r2,-14(fp)
  801a0c:	10803fcc 	andi	r2,r2,255
  801a10:	10801498 	cmpnei	r2,r2,82
  801a14:	1000211e 	bne	r2,zero,801a9c <alt_read_cfi_width+0x218>
  801a18:	e0bffcc3 	ldbu	r2,-13(fp)
  801a1c:	10803fcc 	andi	r2,r2,255
  801a20:	10801498 	cmpnei	r2,r2,82
  801a24:	10001d1e 	bne	r2,zero,801a9c <alt_read_cfi_width+0x218>
  801a28:	e0bffd03 	ldbu	r2,-12(fp)
  801a2c:	10803fcc 	andi	r2,r2,255
  801a30:	10801658 	cmpnei	r2,r2,89
  801a34:	1000191e 	bne	r2,zero,801a9c <alt_read_cfi_width+0x218>
  801a38:	e0bffd43 	ldbu	r2,-11(fp)
  801a3c:	10803fcc 	andi	r2,r2,255
  801a40:	10801658 	cmpnei	r2,r2,89
  801a44:	1000151e 	bne	r2,zero,801a9c <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
  801a48:	e0ffff17 	ldw	r3,-4(fp)
  801a4c:	00800044 	movi	r2,1
  801a50:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
  801a54:	e0ffff17 	ldw	r3,-4(fp)
  801a58:	00800084 	movi	r2,2
  801a5c:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  801a60:	e0bfff17 	ldw	r2,-4(fp)
  801a64:	10800a17 	ldw	r2,40(r2)
  801a68:	10801404 	addi	r2,r2,80
  801a6c:	1080002b 	ldhuio	r2,0(r2)
  801a70:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
  801a74:	e0bffa0b 	ldhu	r2,-24(fp)
  801a78:	10800044 	addi	r2,r2,1
  801a7c:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
  801a80:	e0bffa0b 	ldhu	r2,-24(fp)
  801a84:	1080004c 	andi	r2,r2,1
  801a88:	1004c03a 	cmpne	r2,r2,zero
  801a8c:	1001621e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
  801a90:	00bffb44 	movi	r2,-19
  801a94:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
  801a98:	00015f06 	br	802018 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801a9c:	e0bfff17 	ldw	r2,-4(fp)
  801aa0:	11000a17 	ldw	r4,40(r2)
  801aa4:	01401544 	movi	r5,85
  801aa8:	01802604 	movi	r6,152
  801aac:	0800e300 	call	800e30 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
  801ab0:	e03ffb15 	stw	zero,-20(fp)
  801ab4:	00000f06 	br	801af4 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  801ab8:	e13ffb17 	ldw	r4,-20(fp)
  801abc:	e0bfff17 	ldw	r2,-4(fp)
  801ac0:	10800a17 	ldw	r2,40(r2)
  801ac4:	1007883a 	mov	r3,r2
  801ac8:	e0bffb17 	ldw	r2,-20(fp)
  801acc:	1885883a 	add	r2,r3,r2
  801ad0:	10800804 	addi	r2,r2,32
  801ad4:	10800023 	ldbuio	r2,0(r2)
  801ad8:	1007883a 	mov	r3,r2
  801adc:	e0bffc04 	addi	r2,fp,-16
  801ae0:	1105883a 	add	r2,r2,r4
  801ae4:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
  801ae8:	e0bffb17 	ldw	r2,-20(fp)
  801aec:	10800044 	addi	r2,r2,1
  801af0:	e0bffb15 	stw	r2,-20(fp)
  801af4:	e0bffb17 	ldw	r2,-20(fp)
  801af8:	10800190 	cmplti	r2,r2,6
  801afc:	103fee1e 	bne	r2,zero,801ab8 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
  801b00:	e0bffc03 	ldbu	r2,-16(fp)
  801b04:	10803fcc 	andi	r2,r2,255
  801b08:	10801458 	cmpnei	r2,r2,81
  801b0c:	1000291e 	bne	r2,zero,801bb4 <alt_read_cfi_width+0x330>
  801b10:	e0bffc43 	ldbu	r2,-15(fp)
  801b14:	10803fcc 	andi	r2,r2,255
  801b18:	1004c03a 	cmpne	r2,r2,zero
  801b1c:	1000251e 	bne	r2,zero,801bb4 <alt_read_cfi_width+0x330>
  801b20:	e0bffc83 	ldbu	r2,-14(fp)
  801b24:	10803fcc 	andi	r2,r2,255
  801b28:	10801498 	cmpnei	r2,r2,82
  801b2c:	1000211e 	bne	r2,zero,801bb4 <alt_read_cfi_width+0x330>
  801b30:	e0bffcc3 	ldbu	r2,-13(fp)
  801b34:	10803fcc 	andi	r2,r2,255
  801b38:	1004c03a 	cmpne	r2,r2,zero
  801b3c:	10001d1e 	bne	r2,zero,801bb4 <alt_read_cfi_width+0x330>
  801b40:	e0bffd03 	ldbu	r2,-12(fp)
  801b44:	10803fcc 	andi	r2,r2,255
  801b48:	10801658 	cmpnei	r2,r2,89
  801b4c:	1000191e 	bne	r2,zero,801bb4 <alt_read_cfi_width+0x330>
  801b50:	e0bffd43 	ldbu	r2,-11(fp)
  801b54:	10803fcc 	andi	r2,r2,255
  801b58:	1004c03a 	cmpne	r2,r2,zero
  801b5c:	1000151e 	bne	r2,zero,801bb4 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
  801b60:	e0ffff17 	ldw	r3,-4(fp)
  801b64:	00800084 	movi	r2,2
  801b68:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
  801b6c:	e0ffff17 	ldw	r3,-4(fp)
  801b70:	00800084 	movi	r2,2
  801b74:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  801b78:	e0bfff17 	ldw	r2,-4(fp)
  801b7c:	10800a17 	ldw	r2,40(r2)
  801b80:	10801404 	addi	r2,r2,80
  801b84:	1080002b 	ldhuio	r2,0(r2)
  801b88:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
  801b8c:	e0bffa0b 	ldhu	r2,-24(fp)
  801b90:	10800044 	addi	r2,r2,1
  801b94:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
  801b98:	e0bffa0b 	ldhu	r2,-24(fp)
  801b9c:	1080008c 	andi	r2,r2,2
  801ba0:	1004c03a 	cmpne	r2,r2,zero
  801ba4:	10011c1e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
  801ba8:	00bffb44 	movi	r2,-19
  801bac:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
  801bb0:	00011906 	br	802018 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801bb4:	e0bfff17 	ldw	r2,-4(fp)
  801bb8:	11000a17 	ldw	r4,40(r2)
  801bbc:	01401544 	movi	r5,85
  801bc0:	01802604 	movi	r6,152
  801bc4:	0800ebc0 	call	800ebc <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
  801bc8:	e03ffb15 	stw	zero,-20(fp)
  801bcc:	00000f06 	br	801c0c <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  801bd0:	e13ffb17 	ldw	r4,-20(fp)
  801bd4:	e0bfff17 	ldw	r2,-4(fp)
  801bd8:	10800a17 	ldw	r2,40(r2)
  801bdc:	1007883a 	mov	r3,r2
  801be0:	e0bffb17 	ldw	r2,-20(fp)
  801be4:	1885883a 	add	r2,r3,r2
  801be8:	10801004 	addi	r2,r2,64
  801bec:	10800023 	ldbuio	r2,0(r2)
  801bf0:	1007883a 	mov	r3,r2
  801bf4:	e0bffc04 	addi	r2,fp,-16
  801bf8:	1105883a 	add	r2,r2,r4
  801bfc:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
  801c00:	e0bffb17 	ldw	r2,-20(fp)
  801c04:	10800044 	addi	r2,r2,1
  801c08:	e0bffb15 	stw	r2,-20(fp)
  801c0c:	e0bffb17 	ldw	r2,-20(fp)
  801c10:	10800310 	cmplti	r2,r2,12
  801c14:	103fee1e 	bne	r2,zero,801bd0 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
  801c18:	e0bffc03 	ldbu	r2,-16(fp)
  801c1c:	10803fcc 	andi	r2,r2,255
  801c20:	10801458 	cmpnei	r2,r2,81
  801c24:	1000411e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801c28:	e0bffc43 	ldbu	r2,-15(fp)
  801c2c:	10803fcc 	andi	r2,r2,255
  801c30:	1004c03a 	cmpne	r2,r2,zero
  801c34:	10003d1e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801c38:	e0bffc83 	ldbu	r2,-14(fp)
  801c3c:	10803fcc 	andi	r2,r2,255
  801c40:	1004c03a 	cmpne	r2,r2,zero
  801c44:	1000391e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801c48:	e0bffcc3 	ldbu	r2,-13(fp)
  801c4c:	10803fcc 	andi	r2,r2,255
  801c50:	1004c03a 	cmpne	r2,r2,zero
  801c54:	1000351e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801c58:	e0bffd03 	ldbu	r2,-12(fp)
  801c5c:	10803fcc 	andi	r2,r2,255
  801c60:	10801498 	cmpnei	r2,r2,82
  801c64:	1000311e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801c68:	e0bffd43 	ldbu	r2,-11(fp)
  801c6c:	10803fcc 	andi	r2,r2,255
  801c70:	1004c03a 	cmpne	r2,r2,zero
  801c74:	10002d1e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801c78:	e0bffd83 	ldbu	r2,-10(fp)
  801c7c:	10803fcc 	andi	r2,r2,255
  801c80:	1004c03a 	cmpne	r2,r2,zero
  801c84:	1000291e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801c88:	e0bffdc3 	ldbu	r2,-9(fp)
  801c8c:	10803fcc 	andi	r2,r2,255
  801c90:	1004c03a 	cmpne	r2,r2,zero
  801c94:	1000251e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801c98:	e0bffe03 	ldbu	r2,-8(fp)
  801c9c:	10803fcc 	andi	r2,r2,255
  801ca0:	10801658 	cmpnei	r2,r2,89
  801ca4:	1000211e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801ca8:	e0bffe43 	ldbu	r2,-7(fp)
  801cac:	10803fcc 	andi	r2,r2,255
  801cb0:	1004c03a 	cmpne	r2,r2,zero
  801cb4:	10001d1e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801cb8:	e0bffe83 	ldbu	r2,-6(fp)
  801cbc:	10803fcc 	andi	r2,r2,255
  801cc0:	1004c03a 	cmpne	r2,r2,zero
  801cc4:	1000191e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
  801cc8:	e0bffec3 	ldbu	r2,-5(fp)
  801ccc:	10803fcc 	andi	r2,r2,255
  801cd0:	1004c03a 	cmpne	r2,r2,zero
  801cd4:	1000151e 	bne	r2,zero,801d2c <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
  801cd8:	e0ffff17 	ldw	r3,-4(fp)
  801cdc:	00800104 	movi	r2,4
  801ce0:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
  801ce4:	e0ffff17 	ldw	r3,-4(fp)
  801ce8:	00800104 	movi	r2,4
  801cec:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  801cf0:	e0bfff17 	ldw	r2,-4(fp)
  801cf4:	10800a17 	ldw	r2,40(r2)
  801cf8:	10802804 	addi	r2,r2,160
  801cfc:	10800037 	ldwio	r2,0(r2)
  801d00:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
  801d04:	e0bffa0b 	ldhu	r2,-24(fp)
  801d08:	10800044 	addi	r2,r2,1
  801d0c:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
  801d10:	e0bffa0b 	ldhu	r2,-24(fp)
  801d14:	1080010c 	andi	r2,r2,4
  801d18:	1004c03a 	cmpne	r2,r2,zero
  801d1c:	1000be1e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
  801d20:	00bffb44 	movi	r2,-19
  801d24:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
  801d28:	0000bb06 	br	802018 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801d2c:	e0bfff17 	ldw	r2,-4(fp)
  801d30:	11000a17 	ldw	r4,40(r2)
  801d34:	01401544 	movi	r5,85
  801d38:	01802604 	movi	r6,152
  801d3c:	0800e740 	call	800e74 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
  801d40:	e03ffb15 	stw	zero,-20(fp)
  801d44:	00000f06 	br	801d84 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  801d48:	e13ffb17 	ldw	r4,-20(fp)
  801d4c:	e0bfff17 	ldw	r2,-4(fp)
  801d50:	10800a17 	ldw	r2,40(r2)
  801d54:	1007883a 	mov	r3,r2
  801d58:	e0bffb17 	ldw	r2,-20(fp)
  801d5c:	1885883a 	add	r2,r3,r2
  801d60:	10801004 	addi	r2,r2,64
  801d64:	10800023 	ldbuio	r2,0(r2)
  801d68:	1007883a 	mov	r3,r2
  801d6c:	e0bffc04 	addi	r2,fp,-16
  801d70:	1105883a 	add	r2,r2,r4
  801d74:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
  801d78:	e0bffb17 	ldw	r2,-20(fp)
  801d7c:	10800044 	addi	r2,r2,1
  801d80:	e0bffb15 	stw	r2,-20(fp)
  801d84:	e0bffb17 	ldw	r2,-20(fp)
  801d88:	10800310 	cmplti	r2,r2,12
  801d8c:	103fee1e 	bne	r2,zero,801d48 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
  801d90:	e0bffc03 	ldbu	r2,-16(fp)
  801d94:	10803fcc 	andi	r2,r2,255
  801d98:	10801458 	cmpnei	r2,r2,81
  801d9c:	1000411e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801da0:	e0bffc43 	ldbu	r2,-15(fp)
  801da4:	10803fcc 	andi	r2,r2,255
  801da8:	1004c03a 	cmpne	r2,r2,zero
  801dac:	10003d1e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801db0:	e0bffc83 	ldbu	r2,-14(fp)
  801db4:	10803fcc 	andi	r2,r2,255
  801db8:	10801458 	cmpnei	r2,r2,81
  801dbc:	1000391e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801dc0:	e0bffcc3 	ldbu	r2,-13(fp)
  801dc4:	10803fcc 	andi	r2,r2,255
  801dc8:	1004c03a 	cmpne	r2,r2,zero
  801dcc:	1000351e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801dd0:	e0bffd03 	ldbu	r2,-12(fp)
  801dd4:	10803fcc 	andi	r2,r2,255
  801dd8:	10801498 	cmpnei	r2,r2,82
  801ddc:	1000311e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801de0:	e0bffd43 	ldbu	r2,-11(fp)
  801de4:	10803fcc 	andi	r2,r2,255
  801de8:	1004c03a 	cmpne	r2,r2,zero
  801dec:	10002d1e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801df0:	e0bffd83 	ldbu	r2,-10(fp)
  801df4:	10803fcc 	andi	r2,r2,255
  801df8:	10801498 	cmpnei	r2,r2,82
  801dfc:	1000291e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801e00:	e0bffdc3 	ldbu	r2,-9(fp)
  801e04:	10803fcc 	andi	r2,r2,255
  801e08:	1004c03a 	cmpne	r2,r2,zero
  801e0c:	1000251e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801e10:	e0bffe03 	ldbu	r2,-8(fp)
  801e14:	10803fcc 	andi	r2,r2,255
  801e18:	10801658 	cmpnei	r2,r2,89
  801e1c:	1000211e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801e20:	e0bffe43 	ldbu	r2,-7(fp)
  801e24:	10803fcc 	andi	r2,r2,255
  801e28:	1004c03a 	cmpne	r2,r2,zero
  801e2c:	10001d1e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801e30:	e0bffe83 	ldbu	r2,-6(fp)
  801e34:	10803fcc 	andi	r2,r2,255
  801e38:	10801658 	cmpnei	r2,r2,89
  801e3c:	1000191e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
  801e40:	e0bffec3 	ldbu	r2,-5(fp)
  801e44:	10803fcc 	andi	r2,r2,255
  801e48:	1004c03a 	cmpne	r2,r2,zero
  801e4c:	1000151e 	bne	r2,zero,801ea4 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
  801e50:	e0ffff17 	ldw	r3,-4(fp)
  801e54:	00800084 	movi	r2,2
  801e58:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
  801e5c:	e0ffff17 	ldw	r3,-4(fp)
  801e60:	00800104 	movi	r2,4
  801e64:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  801e68:	e0bfff17 	ldw	r2,-4(fp)
  801e6c:	10800a17 	ldw	r2,40(r2)
  801e70:	10802804 	addi	r2,r2,160
  801e74:	10800037 	ldwio	r2,0(r2)
  801e78:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
  801e7c:	e0bffa0b 	ldhu	r2,-24(fp)
  801e80:	10800044 	addi	r2,r2,1
  801e84:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
  801e88:	e0bffa0b 	ldhu	r2,-24(fp)
  801e8c:	1080010c 	andi	r2,r2,4
  801e90:	1004c03a 	cmpne	r2,r2,zero
  801e94:	1000601e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
  801e98:	00bffb44 	movi	r2,-19
  801e9c:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
  801ea0:	00005d06 	br	802018 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801ea4:	e0bfff17 	ldw	r2,-4(fp)
  801ea8:	11000a17 	ldw	r4,40(r2)
  801eac:	01401544 	movi	r5,85
  801eb0:	01802604 	movi	r6,152
  801eb4:	0800de80 	call	800de8 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
  801eb8:	e03ffb15 	stw	zero,-20(fp)
  801ebc:	00000f06 	br	801efc <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  801ec0:	e13ffb17 	ldw	r4,-20(fp)
  801ec4:	e0bfff17 	ldw	r2,-4(fp)
  801ec8:	10800a17 	ldw	r2,40(r2)
  801ecc:	1007883a 	mov	r3,r2
  801ed0:	e0bffb17 	ldw	r2,-20(fp)
  801ed4:	1885883a 	add	r2,r3,r2
  801ed8:	10801004 	addi	r2,r2,64
  801edc:	10800023 	ldbuio	r2,0(r2)
  801ee0:	1007883a 	mov	r3,r2
  801ee4:	e0bffc04 	addi	r2,fp,-16
  801ee8:	1105883a 	add	r2,r2,r4
  801eec:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
  801ef0:	e0bffb17 	ldw	r2,-20(fp)
  801ef4:	10800044 	addi	r2,r2,1
  801ef8:	e0bffb15 	stw	r2,-20(fp)
  801efc:	e0bffb17 	ldw	r2,-20(fp)
  801f00:	10800310 	cmplti	r2,r2,12
  801f04:	103fee1e 	bne	r2,zero,801ec0 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
  801f08:	e0bffc03 	ldbu	r2,-16(fp)
  801f0c:	10803fcc 	andi	r2,r2,255
  801f10:	10801458 	cmpnei	r2,r2,81
  801f14:	1000401e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f18:	e0bffc43 	ldbu	r2,-15(fp)
  801f1c:	10803fcc 	andi	r2,r2,255
  801f20:	10801458 	cmpnei	r2,r2,81
  801f24:	10003c1e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f28:	e0bffc83 	ldbu	r2,-14(fp)
  801f2c:	10803fcc 	andi	r2,r2,255
  801f30:	10801458 	cmpnei	r2,r2,81
  801f34:	1000381e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f38:	e0bffcc3 	ldbu	r2,-13(fp)
  801f3c:	10803fcc 	andi	r2,r2,255
  801f40:	10801458 	cmpnei	r2,r2,81
  801f44:	1000341e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f48:	e0bffd03 	ldbu	r2,-12(fp)
  801f4c:	10803fcc 	andi	r2,r2,255
  801f50:	10801498 	cmpnei	r2,r2,82
  801f54:	1000301e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f58:	e0bffd43 	ldbu	r2,-11(fp)
  801f5c:	10803fcc 	andi	r2,r2,255
  801f60:	10801498 	cmpnei	r2,r2,82
  801f64:	10002c1e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f68:	e0bffd83 	ldbu	r2,-10(fp)
  801f6c:	10803fcc 	andi	r2,r2,255
  801f70:	10801498 	cmpnei	r2,r2,82
  801f74:	1000281e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f78:	e0bffdc3 	ldbu	r2,-9(fp)
  801f7c:	10803fcc 	andi	r2,r2,255
  801f80:	10801498 	cmpnei	r2,r2,82
  801f84:	1000241e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f88:	e0bffe03 	ldbu	r2,-8(fp)
  801f8c:	10803fcc 	andi	r2,r2,255
  801f90:	10801658 	cmpnei	r2,r2,89
  801f94:	1000201e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801f98:	e0bffe43 	ldbu	r2,-7(fp)
  801f9c:	10803fcc 	andi	r2,r2,255
  801fa0:	10801658 	cmpnei	r2,r2,89
  801fa4:	10001c1e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801fa8:	e0bffe83 	ldbu	r2,-6(fp)
  801fac:	10803fcc 	andi	r2,r2,255
  801fb0:	10801658 	cmpnei	r2,r2,89
  801fb4:	1000181e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
  801fb8:	e0bffec3 	ldbu	r2,-5(fp)
  801fbc:	10803fcc 	andi	r2,r2,255
  801fc0:	10801658 	cmpnei	r2,r2,89
  801fc4:	1000141e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
  801fc8:	e0ffff17 	ldw	r3,-4(fp)
  801fcc:	00800044 	movi	r2,1
  801fd0:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
  801fd4:	e0ffff17 	ldw	r3,-4(fp)
  801fd8:	00800104 	movi	r2,4
  801fdc:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  801fe0:	e0bfff17 	ldw	r2,-4(fp)
  801fe4:	10800a17 	ldw	r2,40(r2)
  801fe8:	10802804 	addi	r2,r2,160
  801fec:	10800037 	ldwio	r2,0(r2)
  801ff0:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
  801ff4:	e0bffa0b 	ldhu	r2,-24(fp)
  801ff8:	10800044 	addi	r2,r2,1
  801ffc:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
  802000:	e0bffa0b 	ldhu	r2,-24(fp)
  802004:	1080010c 	andi	r2,r2,4
  802008:	1004c03a 	cmpne	r2,r2,zero
  80200c:	1000021e 	bne	r2,zero,802018 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
  802010:	00bffb44 	movi	r2,-19
  802014:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
  802018:	e0bff917 	ldw	r2,-28(fp)
}
  80201c:	e037883a 	mov	sp,fp
  802020:	dfc00117 	ldw	ra,4(sp)
  802024:	df000017 	ldw	fp,0(sp)
  802028:	dec00204 	addi	sp,sp,8
  80202c:	f800283a 	ret

00802030 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
  802030:	defff904 	addi	sp,sp,-28
  802034:	dfc00615 	stw	ra,24(sp)
  802038:	df000515 	stw	fp,20(sp)
  80203c:	dc000415 	stw	r16,16(sp)
  802040:	df000404 	addi	fp,sp,16
  802044:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
  802048:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
  80204c:	e13fff17 	ldw	r4,-4(fp)
  802050:	01400544 	movi	r5,21
  802054:	08012280 	call	801228 <alt_read_16bit_query_entry>
  802058:	10ffffcc 	andi	r3,r2,65535
  80205c:	e0bfff17 	ldw	r2,-4(fp)
  802060:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  802064:	e03ffd15 	stw	zero,-12(fp)
  802068:	00001006 	br	8020ac <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
  80206c:	e43ffd17 	ldw	r16,-12(fp)
  802070:	e0bfff17 	ldw	r2,-4(fp)
  802074:	11803417 	ldw	r6,208(r2)
  802078:	e0bfff17 	ldw	r2,-4(fp)
  80207c:	10c03217 	ldw	r3,200(r2)
  802080:	e0bffd17 	ldw	r2,-12(fp)
  802084:	188b883a 	add	r5,r3,r2
  802088:	e13fff17 	ldw	r4,-4(fp)
  80208c:	303ee83a 	callr	r6
  802090:	1007883a 	mov	r3,r2
  802094:	e0bffe04 	addi	r2,fp,-8
  802098:	1405883a 	add	r2,r2,r16
  80209c:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  8020a0:	e0bffd17 	ldw	r2,-12(fp)
  8020a4:	10800044 	addi	r2,r2,1
  8020a8:	e0bffd15 	stw	r2,-12(fp)
  8020ac:	e0bffd17 	ldw	r2,-12(fp)
  8020b0:	108000d0 	cmplti	r2,r2,3
  8020b4:	103fed1e 	bne	r2,zero,80206c <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
  8020b8:	e0bffe03 	ldbu	r2,-8(fp)
  8020bc:	10803fcc 	andi	r2,r2,255
  8020c0:	10801418 	cmpnei	r2,r2,80
  8020c4:	1000081e 	bne	r2,zero,8020e8 <alt_check_primary_table+0xb8>
  8020c8:	e0bffe43 	ldbu	r2,-7(fp)
  8020cc:	10803fcc 	andi	r2,r2,255
  8020d0:	10801498 	cmpnei	r2,r2,82
  8020d4:	1000041e 	bne	r2,zero,8020e8 <alt_check_primary_table+0xb8>
  8020d8:	e0bffe83 	ldbu	r2,-6(fp)
  8020dc:	10803fcc 	andi	r2,r2,255
  8020e0:	10801260 	cmpeqi	r2,r2,73
  8020e4:	1000021e 	bne	r2,zero,8020f0 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
  8020e8:	00bffb44 	movi	r2,-19
  8020ec:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
  8020f0:	e0bffc17 	ldw	r2,-16(fp)
}
  8020f4:	e037883a 	mov	sp,fp
  8020f8:	dfc00217 	ldw	ra,8(sp)
  8020fc:	df000117 	ldw	fp,4(sp)
  802100:	dc000017 	ldw	r16,0(sp)
  802104:	dec00304 	addi	sp,sp,12
  802108:	f800283a 	ret

0080210c <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
  80210c:	defffc04 	addi	sp,sp,-16
  802110:	dfc00315 	stw	ra,12(sp)
  802114:	df000215 	stw	fp,8(sp)
  802118:	df000204 	addi	fp,sp,8
  80211c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  802120:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
  802124:	e13fff17 	ldw	r4,-4(fp)
  802128:	08021980 	call	802198 <alt_epcs_flash_query>
  80212c:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
  802130:	e0bffe17 	ldw	r2,-8(fp)
  802134:	1004c03a 	cmpne	r2,r2,zero
  802138:	1000031e 	bne	r2,zero,802148 <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
  80213c:	e13fff17 	ldw	r4,-4(fp)
  802140:	08021600 	call	802160 <alt_flash_device_register>
  802144:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
  802148:	e0bffe17 	ldw	r2,-8(fp)
}
  80214c:	e037883a 	mov	sp,fp
  802150:	dfc00117 	ldw	ra,4(sp)
  802154:	df000017 	ldw	fp,0(sp)
  802158:	dec00204 	addi	sp,sp,8
  80215c:	f800283a 	ret

00802160 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  802160:	defffd04 	addi	sp,sp,-12
  802164:	dfc00215 	stw	ra,8(sp)
  802168:	df000115 	stw	fp,4(sp)
  80216c:	df000104 	addi	fp,sp,4
  802170:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
  802174:	e13fff17 	ldw	r4,-4(fp)
  802178:	01402074 	movhi	r5,129
  80217c:	2965f904 	addi	r5,r5,-26652
  802180:	08059b40 	call	8059b4 <alt_dev_llist_insert>
}
  802184:	e037883a 	mov	sp,fp
  802188:	dfc00117 	ldw	ra,4(sp)
  80218c:	df000017 	ldw	fp,0(sp)
  802190:	dec00204 	addi	sp,sp,8
  802194:	f800283a 	ret

00802198 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
  802198:	defffc04 	addi	sp,sp,-16
  80219c:	dfc00315 	stw	ra,12(sp)
  8021a0:	df000215 	stw	fp,8(sp)
  8021a4:	df000204 	addi	fp,sp,8
  8021a8:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  8021ac:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  8021b0:	e0bfff17 	ldw	r2,-4(fp)
  8021b4:	10003115 	stw	zero,196(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
  8021b8:	e0bfff17 	ldw	r2,-4(fp)
  8021bc:	11002d17 	ldw	r4,180(r2)
  8021c0:	08054c40 	call	8054c4 <epcs_read_electronic_signature>
  8021c4:	10c03fcc 	andi	r3,r2,255
  8021c8:	e0bfff17 	ldw	r2,-4(fp)
  8021cc:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
  8021d0:	e0bfff17 	ldw	r2,-4(fp)
  8021d4:	10802f17 	ldw	r2,188(r2)
  8021d8:	10800598 	cmpnei	r2,r2,22
  8021dc:	10000a1e 	bne	r2,zero,802208 <alt_epcs_flash_query+0x70>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
  8021e0:	e0ffff17 	ldw	r3,-4(fp)
  8021e4:	00802034 	movhi	r2,128
  8021e8:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 128;
  8021ec:	e0ffff17 	ldw	r3,-4(fp)
  8021f0:	00802004 	movi	r2,128
  8021f4:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  8021f8:	e0ffff17 	ldw	r3,-4(fp)
  8021fc:	00800074 	movhi	r2,1
  802200:	18801015 	stw	r2,64(r3)
  802204:	00007306 	br	8023d4 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
  802208:	e0bfff17 	ldw	r2,-4(fp)
  80220c:	10802f17 	ldw	r2,188(r2)
  802210:	10800518 	cmpnei	r2,r2,20
  802214:	10000a1e 	bne	r2,zero,802240 <alt_epcs_flash_query+0xa8>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
  802218:	e0ffff17 	ldw	r3,-4(fp)
  80221c:	00800834 	movhi	r2,32
  802220:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 32;
  802224:	e0ffff17 	ldw	r3,-4(fp)
  802228:	00800804 	movi	r2,32
  80222c:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  802230:	e0ffff17 	ldw	r3,-4(fp)
  802234:	00800074 	movhi	r2,1
  802238:	18801015 	stw	r2,64(r3)
  80223c:	00006506 	br	8023d4 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
  802240:	e0bfff17 	ldw	r2,-4(fp)
  802244:	10802f17 	ldw	r2,188(r2)
  802248:	108004d8 	cmpnei	r2,r2,19
  80224c:	10000a1e 	bne	r2,zero,802278 <alt_epcs_flash_query+0xe0>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
  802250:	e0ffff17 	ldw	r3,-4(fp)
  802254:	00800434 	movhi	r2,16
  802258:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 16;
  80225c:	e0ffff17 	ldw	r3,-4(fp)
  802260:	00800404 	movi	r2,16
  802264:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  802268:	e0ffff17 	ldw	r3,-4(fp)
  80226c:	00800074 	movhi	r2,1
  802270:	18801015 	stw	r2,64(r3)
  802274:	00005706 	br	8023d4 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
  802278:	e0bfff17 	ldw	r2,-4(fp)
  80227c:	10802f17 	ldw	r2,188(r2)
  802280:	10800498 	cmpnei	r2,r2,18
  802284:	10000a1e 	bne	r2,zero,8022b0 <alt_epcs_flash_query+0x118>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
  802288:	e0ffff17 	ldw	r3,-4(fp)
  80228c:	00800234 	movhi	r2,8
  802290:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 8;
  802294:	e0ffff17 	ldw	r3,-4(fp)
  802298:	00800204 	movi	r2,8
  80229c:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  8022a0:	e0ffff17 	ldw	r3,-4(fp)
  8022a4:	00800074 	movhi	r2,1
  8022a8:	18801015 	stw	r2,64(r3)
  8022ac:	00004906 	br	8023d4 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
  8022b0:	e0bfff17 	ldw	r2,-4(fp)
  8022b4:	10802f17 	ldw	r2,188(r2)
  8022b8:	10800418 	cmpnei	r2,r2,16
  8022bc:	10000a1e 	bne	r2,zero,8022e8 <alt_epcs_flash_query+0x150>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
  8022c0:	e0ffff17 	ldw	r3,-4(fp)
  8022c4:	008000b4 	movhi	r2,2
  8022c8:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 4;
  8022cc:	e0ffff17 	ldw	r3,-4(fp)
  8022d0:	00800104 	movi	r2,4
  8022d4:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 32768;
  8022d8:	e0ffff17 	ldw	r3,-4(fp)
  8022dc:	00a00014 	movui	r2,32768
  8022e0:	18801015 	stw	r2,64(r3)
  8022e4:	00003b06 	br	8023d4 <alt_epcs_flash_query+0x23c>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
  8022e8:	e0bfff17 	ldw	r2,-4(fp)
  8022ec:	11002d17 	ldw	r4,180(r2)
  8022f0:	08055300 	call	805530 <epcs_read_device_id>
  8022f4:	1007883a 	mov	r3,r2
  8022f8:	e0bfff17 	ldw	r2,-4(fp)
  8022fc:	10c02f15 	stw	r3,188(r2)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
  802300:	e0bfff17 	ldw	r2,-4(fp)
  802304:	10c02f17 	ldw	r3,188(r2)
  802308:	00804034 	movhi	r2,256
  80230c:	10bfffc4 	addi	r2,r2,-1
  802310:	1886703a 	and	r3,r3,r2
  802314:	00800874 	movhi	r2,33
  802318:	10ae8604 	addi	r2,r2,-17896
  80231c:	18800a1e 	bne	r3,r2,802348 <alt_epcs_flash_query+0x1b0>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
  802320:	e0ffff17 	ldw	r3,-4(fp)
  802324:	00804034 	movhi	r2,256
  802328:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
  80232c:	e0ffff17 	ldw	r3,-4(fp)
  802330:	00804004 	movi	r2,256
  802334:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
  802338:	e0ffff17 	ldw	r3,-4(fp)
  80233c:	00800074 	movhi	r2,1
  802340:	18801015 	stw	r2,64(r3)
  802344:	00002306 	br	8023d4 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
  802348:	e0bfff17 	ldw	r2,-4(fp)
  80234c:	10802f17 	ldw	r2,188(r2)
  802350:	10803fcc 	andi	r2,r2,255
  802354:	10800618 	cmpnei	r2,r2,24
  802358:	10000a1e 	bne	r2,zero,802384 <alt_epcs_flash_query+0x1ec>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
  80235c:	e0ffff17 	ldw	r3,-4(fp)
  802360:	00804034 	movhi	r2,256
  802364:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 64;
  802368:	e0ffff17 	ldw	r3,-4(fp)
  80236c:	00801004 	movi	r2,64
  802370:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 262144;
  802374:	e0ffff17 	ldw	r3,-4(fp)
  802378:	00800134 	movhi	r2,4
  80237c:	18801015 	stw	r2,64(r3)
  802380:	00001406 	br	8023d4 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
  802384:	e0bfff17 	ldw	r2,-4(fp)
  802388:	10802f17 	ldw	r2,188(r2)
  80238c:	10803fcc 	andi	r2,r2,255
  802390:	10800658 	cmpnei	r2,r2,25
  802394:	10000d1e 	bne	r2,zero,8023cc <alt_epcs_flash_query+0x234>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
  802398:	e0ffff17 	ldw	r3,-4(fp)
  80239c:	00808034 	movhi	r2,512
  8023a0:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
  8023a4:	e0ffff17 	ldw	r3,-4(fp)
  8023a8:	00808004 	movi	r2,512
  8023ac:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
  8023b0:	e0ffff17 	ldw	r3,-4(fp)
  8023b4:	00800074 	movhi	r2,1
  8023b8:	18801015 	stw	r2,64(r3)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
  8023bc:	e0ffff17 	ldw	r3,-4(fp)
  8023c0:	00800044 	movi	r2,1
  8023c4:	18803115 	stw	r2,196(r3)
  8023c8:	00000206 	br	8023d4 <alt_epcs_flash_query+0x23c>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
  8023cc:	00bffb44 	movi	r2,-19
  8023d0:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
  8023d4:	e0bfff17 	ldw	r2,-4(fp)
  8023d8:	10800e17 	ldw	r2,56(r2)
  8023dc:	1007883a 	mov	r3,r2
  8023e0:	e0bfff17 	ldw	r2,-4(fp)
  8023e4:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
  8023e8:	e0ffff17 	ldw	r3,-4(fp)
  8023ec:	00800044 	movi	r2,1
  8023f0:	18800c15 	stw	r2,48(r3)
  flash->dev.region_info[0].offset = 0;
  8023f4:	e0bfff17 	ldw	r2,-4(fp)
  8023f8:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
  8023fc:	e0ffff17 	ldw	r3,-4(fp)
  802400:	00804004 	movi	r2,256
  802404:	18803015 	stw	r2,192(r3)

  /* Consider clearing all BP bits here. */
  return ret_code;
  802408:	e0bffe17 	ldw	r2,-8(fp)
}
  80240c:	e037883a 	mov	sp,fp
  802410:	dfc00117 	ldw	ra,4(sp)
  802414:	df000017 	ldw	fp,0(sp)
  802418:	dec00204 	addi	sp,sp,8
  80241c:	f800283a 	ret

00802420 <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
  802420:	deffeb04 	addi	sp,sp,-84
  802424:	dfc01415 	stw	ra,80(sp)
  802428:	df001315 	stw	fp,76(sp)
  80242c:	df001304 	addi	fp,sp,76
  802430:	e13ff915 	stw	r4,-28(fp)
  802434:	e17ffa15 	stw	r5,-24(fp)
  802438:	e1bffb15 	stw	r6,-20(fp)
  80243c:	e1fffc15 	stw	r7,-16(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  802440:	00800804 	movi	r2,32
  802444:	e0bff015 	stw	r2,-64(fp)
  int current_offset = 0;
  802448:	e03fef15 	stw	zero,-68(fp)

  while (n > 0)
  80244c:	00002c06 	br	802500 <alt_epcs_flash_memcmp+0xe0>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
  802450:	e0bff017 	ldw	r2,-64(fp)
  802454:	e0bfff15 	stw	r2,-4(fp)
  802458:	e0fffc17 	ldw	r3,-16(fp)
  80245c:	e0fffe15 	stw	r3,-8(fp)
  802460:	e0bfff17 	ldw	r2,-4(fp)
  802464:	e0fffe17 	ldw	r3,-8(fp)
  802468:	10c0022e 	bgeu	r2,r3,802474 <alt_epcs_flash_memcmp+0x54>
  80246c:	e0bfff17 	ldw	r2,-4(fp)
  802470:	e0bffe15 	stw	r2,-8(fp)
  802474:	e0fffe17 	ldw	r3,-8(fp)
  802478:	e0ffee15 	stw	r3,-72(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
  80247c:	e0fffb17 	ldw	r3,-20(fp)
  802480:	e0bfef17 	ldw	r2,-68(fp)
  802484:	188b883a 	add	r5,r3,r2
  802488:	e1bff104 	addi	r6,fp,-60
  80248c:	e13ff917 	ldw	r4,-28(fp)
  802490:	e1ffee17 	ldw	r7,-72(fp)
  802494:	0802a580 	call	802a58 <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
  802498:	1004403a 	cmpge	r2,r2,zero
  80249c:	1000031e 	bne	r2,zero,8024ac <alt_epcs_flash_memcmp+0x8c>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
  8024a0:	00bfffc4 	movi	r2,-1
  8024a4:	e0bffd15 	stw	r2,-12(fp)
  8024a8:	00001906 	br	802510 <alt_epcs_flash_memcmp+0xf0>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
  8024ac:	e0fffa17 	ldw	r3,-24(fp)
  8024b0:	e0bfef17 	ldw	r2,-68(fp)
  8024b4:	1889883a 	add	r4,r3,r2
  8024b8:	e1bfee17 	ldw	r6,-72(fp)
  8024bc:	e17ff104 	addi	r5,fp,-60
  8024c0:	080747c0 	call	80747c <memcmp>
  8024c4:	e0bfed15 	stw	r2,-76(fp)
    if (this_chunk_cmp)
  8024c8:	e0bfed17 	ldw	r2,-76(fp)
  8024cc:	1005003a 	cmpeq	r2,r2,zero
  8024d0:	1000031e 	bne	r2,zero,8024e0 <alt_epcs_flash_memcmp+0xc0>
    {
      return this_chunk_cmp;
  8024d4:	e0ffed17 	ldw	r3,-76(fp)
  8024d8:	e0fffd15 	stw	r3,-12(fp)
  8024dc:	00000c06 	br	802510 <alt_epcs_flash_memcmp+0xf0>
    }

    n -= this_chunk_size;
  8024e0:	e0ffee17 	ldw	r3,-72(fp)
  8024e4:	e0bffc17 	ldw	r2,-16(fp)
  8024e8:	10c5c83a 	sub	r2,r2,r3
  8024ec:	e0bffc15 	stw	r2,-16(fp)
    current_offset += this_chunk_size;
  8024f0:	e0ffef17 	ldw	r3,-68(fp)
  8024f4:	e0bfee17 	ldw	r2,-72(fp)
  8024f8:	1885883a 	add	r2,r3,r2
  8024fc:	e0bfef15 	stw	r2,-68(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
  802500:	e0bffc17 	ldw	r2,-16(fp)
  802504:	1004c03a 	cmpne	r2,r2,zero
  802508:	103fd11e 	bne	r2,zero,802450 <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
  80250c:	e03ffd15 	stw	zero,-12(fp)
  802510:	e0bffd17 	ldw	r2,-12(fp)
}
  802514:	e037883a 	mov	sp,fp
  802518:	dfc00117 	ldw	ra,4(sp)
  80251c:	df000017 	ldw	fp,0(sp)
  802520:	dec00204 	addi	sp,sp,8
  802524:	f800283a 	ret

00802528 <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
  802528:	defff204 	addi	sp,sp,-56
  80252c:	dfc00d15 	stw	ra,52(sp)
  802530:	df000c15 	stw	fp,48(sp)
  802534:	df000c04 	addi	fp,sp,48
  802538:	e13ffa15 	stw	r4,-24(fp)
  80253c:	e17ffb15 	stw	r5,-20(fp)
  802540:	e1bffc15 	stw	r6,-16(fp)
  802544:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
  802548:	e03ff915 	stw	zero,-28(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  80254c:	e03ff815 	stw	zero,-32(fp)
  802550:	00008b06 	br	802780 <alt_epcs_flash_write+0x258>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
  802554:	e0bff817 	ldw	r2,-32(fp)
  802558:	e0fffa17 	ldw	r3,-24(fp)
  80255c:	1004913a 	slli	r2,r2,4
  802560:	10c5883a 	add	r2,r2,r3
  802564:	10800d04 	addi	r2,r2,52
  802568:	10c00017 	ldw	r3,0(r2)
  80256c:	e0bffb17 	ldw	r2,-20(fp)
  802570:	10c08016 	blt	r2,r3,802774 <alt_epcs_flash_write+0x24c>
  802574:	e0bff817 	ldw	r2,-32(fp)
  802578:	e0fffa17 	ldw	r3,-24(fp)
  80257c:	1004913a 	slli	r2,r2,4
  802580:	10c5883a 	add	r2,r2,r3
  802584:	10800d04 	addi	r2,r2,52
  802588:	11000017 	ldw	r4,0(r2)
  80258c:	e0bff817 	ldw	r2,-32(fp)
  802590:	e0fffa17 	ldw	r3,-24(fp)
  802594:	1004913a 	slli	r2,r2,4
  802598:	10c5883a 	add	r2,r2,r3
  80259c:	10800e04 	addi	r2,r2,56
  8025a0:	10800017 	ldw	r2,0(r2)
  8025a4:	2087883a 	add	r3,r4,r2
  8025a8:	e0bffb17 	ldw	r2,-20(fp)
  8025ac:	10c0710e 	bge	r2,r3,802774 <alt_epcs_flash_write+0x24c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
  8025b0:	e0bff817 	ldw	r2,-32(fp)
  8025b4:	e0fffa17 	ldw	r3,-24(fp)
  8025b8:	1004913a 	slli	r2,r2,4
  8025bc:	10c5883a 	add	r2,r2,r3
  8025c0:	10800d04 	addi	r2,r2,52
  8025c4:	10800017 	ldw	r2,0(r2)
  8025c8:	e0bff515 	stw	r2,-44(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
  8025cc:	e03ff715 	stw	zero,-36(fp)
  8025d0:	00006006 	br	802754 <alt_epcs_flash_write+0x22c>
      {
        if ((offset >= current_offset ) &&
  8025d4:	e0fffb17 	ldw	r3,-20(fp)
  8025d8:	e0bff517 	ldw	r2,-44(fp)
  8025dc:	18805116 	blt	r3,r2,802724 <alt_epcs_flash_write+0x1fc>
  8025e0:	e0bff817 	ldw	r2,-32(fp)
  8025e4:	e0fffa17 	ldw	r3,-24(fp)
  8025e8:	1004913a 	slli	r2,r2,4
  8025ec:	10c5883a 	add	r2,r2,r3
  8025f0:	10801004 	addi	r2,r2,64
  8025f4:	10c00017 	ldw	r3,0(r2)
  8025f8:	e0bff517 	ldw	r2,-44(fp)
  8025fc:	1887883a 	add	r3,r3,r2
  802600:	e0bffb17 	ldw	r2,-20(fp)
  802604:	10c0470e 	bge	r2,r3,802724 <alt_epcs_flash_write+0x1fc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
  802608:	e0bff817 	ldw	r2,-32(fp)
  80260c:	e0fffa17 	ldw	r3,-24(fp)
  802610:	1004913a 	slli	r2,r2,4
  802614:	10c5883a 	add	r2,r2,r3
  802618:	10801004 	addi	r2,r2,64
  80261c:	10c00017 	ldw	r3,0(r2)
  802620:	e0bff517 	ldw	r2,-44(fp)
  802624:	1887883a 	add	r3,r3,r2
  802628:	e0bffb17 	ldw	r2,-20(fp)
  80262c:	1885c83a 	sub	r2,r3,r2
  802630:	e0bff615 	stw	r2,-40(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
  802634:	e0bff617 	ldw	r2,-40(fp)
  802638:	e0bfff15 	stw	r2,-4(fp)
  80263c:	e0fffd17 	ldw	r3,-12(fp)
  802640:	e0fffe15 	stw	r3,-8(fp)
  802644:	e0bfff17 	ldw	r2,-4(fp)
  802648:	e0fffe17 	ldw	r3,-8(fp)
  80264c:	10c0020e 	bge	r2,r3,802658 <alt_epcs_flash_write+0x130>
  802650:	e0bfff17 	ldw	r2,-4(fp)
  802654:	e0bffe15 	stw	r2,-8(fp)
  802658:	e0fffe17 	ldw	r3,-8(fp)
  80265c:	e0fff615 	stw	r3,-40(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
  802660:	e1fff617 	ldw	r7,-40(fp)
  802664:	e13ffa17 	ldw	r4,-24(fp)
  802668:	e17ffc17 	ldw	r5,-16(fp)
  80266c:	e1bffb17 	ldw	r6,-20(fp)
  802670:	08024200 	call	802420 <alt_epcs_flash_memcmp>
  802674:	1005003a 	cmpeq	r2,r2,zero
  802678:	1000131e 	bne	r2,zero,8026c8 <alt_epcs_flash_write+0x1a0>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
  80267c:	e0bffa17 	ldw	r2,-24(fp)
  802680:	10800817 	ldw	r2,32(r2)
  802684:	e13ffa17 	ldw	r4,-24(fp)
  802688:	e17ff517 	ldw	r5,-44(fp)
  80268c:	103ee83a 	callr	r2
  802690:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
  802694:	e0bff917 	ldw	r2,-28(fp)
  802698:	1004c03a 	cmpne	r2,r2,zero
  80269c:	10000a1e 	bne	r2,zero,8026c8 <alt_epcs_flash_write+0x1a0>
            {
              ret_code = (*flash_info->write_block)(
  8026a0:	e0bffa17 	ldw	r2,-24(fp)
  8026a4:	10c00917 	ldw	r3,36(r2)
  8026a8:	e0bff617 	ldw	r2,-40(fp)
  8026ac:	d8800015 	stw	r2,0(sp)
  8026b0:	e13ffa17 	ldw	r4,-24(fp)
  8026b4:	e17ff517 	ldw	r5,-44(fp)
  8026b8:	e1bffb17 	ldw	r6,-20(fp)
  8026bc:	e1fffc17 	ldw	r7,-16(fp)
  8026c0:	183ee83a 	callr	r3
  8026c4:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
  8026c8:	e0fffd17 	ldw	r3,-12(fp)
  8026cc:	e0bff617 	ldw	r2,-40(fp)
  8026d0:	18802f26 	beq	r3,r2,802790 <alt_epcs_flash_write+0x268>
  8026d4:	e0bff917 	ldw	r2,-28(fp)
  8026d8:	1004c03a 	cmpne	r2,r2,zero
  8026dc:	10002c1e 	bne	r2,zero,802790 <alt_epcs_flash_write+0x268>
          {
            goto finished;
          }

          length -= data_to_write;
  8026e0:	e0fffd17 	ldw	r3,-12(fp)
  8026e4:	e0bff617 	ldw	r2,-40(fp)
  8026e8:	1885c83a 	sub	r2,r3,r2
  8026ec:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
  8026f0:	e0bff817 	ldw	r2,-32(fp)
  8026f4:	e0fffa17 	ldw	r3,-24(fp)
  8026f8:	1004913a 	slli	r2,r2,4
  8026fc:	10c5883a 	add	r2,r2,r3
  802700:	10801004 	addi	r2,r2,64
  802704:	10c00017 	ldw	r3,0(r2)
  802708:	e0bff517 	ldw	r2,-44(fp)
  80270c:	1885883a 	add	r2,r3,r2
  802710:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
  802714:	e0fffc17 	ldw	r3,-16(fp)
  802718:	e0bff617 	ldw	r2,-40(fp)
  80271c:	1885883a 	add	r2,r3,r2
  802720:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
  802724:	e0bff817 	ldw	r2,-32(fp)
  802728:	e0fffa17 	ldw	r3,-24(fp)
  80272c:	1004913a 	slli	r2,r2,4
  802730:	10c5883a 	add	r2,r2,r3
  802734:	10801004 	addi	r2,r2,64
  802738:	10c00017 	ldw	r3,0(r2)
  80273c:	e0bff517 	ldw	r2,-44(fp)
  802740:	10c5883a 	add	r2,r2,r3
  802744:	e0bff515 	stw	r2,-44(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
  802748:	e0bff717 	ldw	r2,-36(fp)
  80274c:	10800044 	addi	r2,r2,1
  802750:	e0bff715 	stw	r2,-36(fp)
  802754:	e0bff817 	ldw	r2,-32(fp)
  802758:	e0fffa17 	ldw	r3,-24(fp)
  80275c:	1004913a 	slli	r2,r2,4
  802760:	10c5883a 	add	r2,r2,r3
  802764:	10800f04 	addi	r2,r2,60
  802768:	10c00017 	ldw	r3,0(r2)
  80276c:	e0bff717 	ldw	r2,-36(fp)
  802770:	10ff9816 	blt	r2,r3,8025d4 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  802774:	e0bff817 	ldw	r2,-32(fp)
  802778:	10800044 	addi	r2,r2,1
  80277c:	e0bff815 	stw	r2,-32(fp)
  802780:	e0bffa17 	ldw	r2,-24(fp)
  802784:	10c00c17 	ldw	r3,48(r2)
  802788:	e0bff817 	ldw	r2,-32(fp)
  80278c:	10ff7116 	blt	r2,r3,802554 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
  802790:	e0bff917 	ldw	r2,-28(fp)
}
  802794:	e037883a 	mov	sp,fp
  802798:	dfc00117 	ldw	ra,4(sp)
  80279c:	df000017 	ldw	fp,0(sp)
  8027a0:	dec00204 	addi	sp,sp,8
  8027a4:	f800283a 	ret

008027a8 <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
  8027a8:	defffa04 	addi	sp,sp,-24
  8027ac:	df000515 	stw	fp,20(sp)
  8027b0:	df000504 	addi	fp,sp,20
  8027b4:	e13ffd15 	stw	r4,-12(fp)
  8027b8:	e17ffe15 	stw	r5,-8(fp)
  8027bc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  8027c0:	e03ffc15 	stw	zero,-16(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
  8027c4:	e0bffd17 	ldw	r2,-12(fp)
  8027c8:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
  8027cc:	e0bffb17 	ldw	r2,-20(fp)
  8027d0:	10c00c17 	ldw	r3,48(r2)
  8027d4:	e0bfff17 	ldw	r2,-4(fp)
  8027d8:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
  8027dc:	e0bffb17 	ldw	r2,-20(fp)
  8027e0:	10800c17 	ldw	r2,48(r2)
  8027e4:	1004c03a 	cmpne	r2,r2,zero
  8027e8:	1000031e 	bne	r2,zero,8027f8 <alt_epcs_flash_get_info+0x50>
  {
    ret_code = -EIO;
  8027ec:	00bffec4 	movi	r2,-5
  8027f0:	e0bffc15 	stw	r2,-16(fp)
  8027f4:	00000b06 	br	802824 <alt_epcs_flash_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  8027f8:	e0bffb17 	ldw	r2,-20(fp)
  8027fc:	10800c17 	ldw	r2,48(r2)
  802800:	10800250 	cmplti	r2,r2,9
  802804:	1000031e 	bne	r2,zero,802814 <alt_epcs_flash_get_info+0x6c>
  {
    ret_code = -ENOMEM;
  802808:	00bffd04 	movi	r2,-12
  80280c:	e0bffc15 	stw	r2,-16(fp)
  802810:	00000406 	br	802824 <alt_epcs_flash_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
  802814:	e0bffb17 	ldw	r2,-20(fp)
  802818:	10c00d04 	addi	r3,r2,52
  80281c:	e0bffe17 	ldw	r2,-8(fp)
  802820:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
  802824:	e0bffc17 	ldw	r2,-16(fp)
}
  802828:	e037883a 	mov	sp,fp
  80282c:	df000017 	ldw	fp,0(sp)
  802830:	dec00104 	addi	sp,sp,4
  802834:	f800283a 	ret

00802838 <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
  802838:	defffa04 	addi	sp,sp,-24
  80283c:	dfc00515 	stw	ra,20(sp)
  802840:	df000415 	stw	fp,16(sp)
  802844:	df000404 	addi	fp,sp,16
  802848:	e13ffe15 	stw	r4,-8(fp)
  80284c:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
  802850:	e03ffd15 	stw	zero,-12(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  802854:	e0bffe17 	ldw	r2,-8(fp)
  802858:	e0bffc15 	stw	r2,-16(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
  80285c:	e13ffe17 	ldw	r4,-8(fp)
  802860:	e17fff17 	ldw	r5,-4(fp)
  802864:	08028a80 	call	8028a8 <alt_epcs_test_address>
  802868:	e0bffd15 	stw	r2,-12(fp)

  if (ret_code >= 0)
  80286c:	e0bffd17 	ldw	r2,-12(fp)
  802870:	1004803a 	cmplt	r2,r2,zero
  802874:	1000061e 	bne	r2,zero,802890 <alt_epcs_flash_erase_block+0x58>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
  802878:	e0bffc17 	ldw	r2,-16(fp)
  80287c:	11002d17 	ldw	r4,180(r2)
  802880:	e17fff17 	ldw	r5,-4(fp)
  802884:	e0bffc17 	ldw	r2,-16(fp)
  802888:	11803117 	ldw	r6,196(r2)
  80288c:	0804fec0 	call	804fec <epcs_sector_erase>
  }
  return ret_code;
  802890:	e0bffd17 	ldw	r2,-12(fp)
}
  802894:	e037883a 	mov	sp,fp
  802898:	dfc00117 	ldw	ra,4(sp)
  80289c:	df000017 	ldw	fp,0(sp)
  8028a0:	dec00204 	addi	sp,sp,8
  8028a4:	f800283a 	ret

008028a8 <alt_epcs_test_address>:
}


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
  8028a8:	defff904 	addi	sp,sp,-28
  8028ac:	df000615 	stw	fp,24(sp)
  8028b0:	df000604 	addi	fp,sp,24
  8028b4:	e13ffe15 	stw	r4,-8(fp)
  8028b8:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
  8028bc:	e03ffd15 	stw	zero,-12(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  8028c0:	e0bffe17 	ldw	r2,-8(fp)
  8028c4:	e0bffc15 	stw	r2,-16(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  8028c8:	e0bffc17 	ldw	r2,-16(fp)
  8028cc:	10800c17 	ldw	r2,48(r2)
  8028d0:	10bfffc4 	addi	r2,r2,-1
  8028d4:	e0bffb15 	stw	r2,-20(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
  8028d8:	e0bffb17 	ldw	r2,-20(fp)
  8028dc:	e0fffc17 	ldw	r3,-16(fp)
  8028e0:	1004913a 	slli	r2,r2,4
  8028e4:	10c5883a 	add	r2,r2,r3
  8028e8:	10800d04 	addi	r2,r2,52
  8028ec:	11000017 	ldw	r4,0(r2)
  8028f0:	e0bffb17 	ldw	r2,-20(fp)
  8028f4:	e0fffc17 	ldw	r3,-16(fp)
  8028f8:	1004913a 	slli	r2,r2,4
  8028fc:	10c5883a 	add	r2,r2,r3
  802900:	10800e04 	addi	r2,r2,56
  802904:	10800017 	ldw	r2,0(r2)
  802908:	2085883a 	add	r2,r4,r2
  80290c:	10bfffc4 	addi	r2,r2,-1
  802910:	e0bffa15 	stw	r2,-24(fp)

  if (offset > last_device_address)
  802914:	e0ffff17 	ldw	r3,-4(fp)
  802918:	e0bffa17 	ldw	r2,-24(fp)
  80291c:	10c0022e 	bgeu	r2,r3,802928 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
  802920:	00bffec4 	movi	r2,-5
  802924:	e0bffd15 	stw	r2,-12(fp)
  }
  return ret_code;
  802928:	e0bffd17 	ldw	r2,-12(fp)
}
  80292c:	e037883a 	mov	sp,fp
  802930:	df000017 	ldw	fp,0(sp)
  802934:	dec00104 	addi	sp,sp,4
  802938:	f800283a 	ret

0080293c <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
  80293c:	defff204 	addi	sp,sp,-56
  802940:	dfc00d15 	stw	ra,52(sp)
  802944:	df000c15 	stw	fp,48(sp)
  802948:	df000c04 	addi	fp,sp,48
  80294c:	e13ffa15 	stw	r4,-24(fp)
  802950:	e17ffb15 	stw	r5,-20(fp)
  802954:	e1bffc15 	stw	r6,-16(fp)
  802958:	e1fffd15 	stw	r7,-12(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  80295c:	e0bffa17 	ldw	r2,-24(fp)
  802960:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
  802964:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
  802968:	e13ffa17 	ldw	r4,-24(fp)
  80296c:	e17ffc17 	ldw	r5,-16(fp)
  802970:	08028a80 	call	8028a8 <alt_epcs_test_address>
  802974:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
  802978:	e0bff917 	ldw	r2,-28(fp)
  80297c:	1004803a 	cmplt	r2,r2,zero
  802980:	10002f1e 	bne	r2,zero,802a40 <alt_epcs_flash_write_block+0x104>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
  802984:	00002b06 	br	802a34 <alt_epcs_flash_write_block+0xf8>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
  802988:	e0bff817 	ldw	r2,-32(fp)
  80298c:	10c03017 	ldw	r3,192(r2)
  802990:	e0bffc17 	ldw	r2,-16(fp)
  802994:	1887883a 	add	r3,r3,r2
  802998:	e0bff817 	ldw	r2,-32(fp)
  80299c:	10803017 	ldw	r2,192(r2)
  8029a0:	0085c83a 	sub	r2,zero,r2
  8029a4:	1884703a 	and	r2,r3,r2
  8029a8:	e0bff515 	stw	r2,-44(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
  8029ac:	e0fff517 	ldw	r3,-44(fp)
  8029b0:	e0bffc17 	ldw	r2,-16(fp)
  8029b4:	1885c83a 	sub	r2,r3,r2
  8029b8:	e0c00217 	ldw	r3,8(fp)
  8029bc:	e0ffff15 	stw	r3,-4(fp)
  8029c0:	e0bffe15 	stw	r2,-8(fp)
  8029c4:	e0bfff17 	ldw	r2,-4(fp)
  8029c8:	e0fffe17 	ldw	r3,-8(fp)
  8029cc:	10c0020e 	bge	r2,r3,8029d8 <alt_epcs_flash_write_block+0x9c>
  8029d0:	e0bfff17 	ldw	r2,-4(fp)
  8029d4:	e0bffe15 	stw	r2,-8(fp)
  8029d8:	e0fffe17 	ldw	r3,-8(fp)
  8029dc:	e0fff615 	stw	r3,-40(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
  8029e0:	e0bff817 	ldw	r2,-32(fp)
  8029e4:	11002d17 	ldw	r4,180(r2)
  8029e8:	e0fffd17 	ldw	r3,-12(fp)
  8029ec:	e0bff717 	ldw	r2,-36(fp)
  8029f0:	188d883a 	add	r6,r3,r2
  8029f4:	e0bff817 	ldw	r2,-32(fp)
  8029f8:	10803117 	ldw	r2,196(r2)
  8029fc:	d8800015 	stw	r2,0(sp)
  802a00:	e17ffc17 	ldw	r5,-16(fp)
  802a04:	e1fff617 	ldw	r7,-40(fp)
  802a08:	08053540 	call	805354 <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
  802a0c:	e0c00217 	ldw	r3,8(fp)
  802a10:	e0bff617 	ldw	r2,-40(fp)
  802a14:	1885c83a 	sub	r2,r3,r2
  802a18:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
  802a1c:	e0fff717 	ldw	r3,-36(fp)
  802a20:	e0bff617 	ldw	r2,-40(fp)
  802a24:	1885883a 	add	r2,r3,r2
  802a28:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
  802a2c:	e0bff517 	ldw	r2,-44(fp)
  802a30:	e0bffc15 	stw	r2,-16(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
  802a34:	e0800217 	ldw	r2,8(fp)
  802a38:	1004c03a 	cmpne	r2,r2,zero
  802a3c:	103fd21e 	bne	r2,zero,802988 <alt_epcs_flash_write_block+0x4c>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
  802a40:	e0bff917 	ldw	r2,-28(fp)
}
  802a44:	e037883a 	mov	sp,fp
  802a48:	dfc00117 	ldw	ra,4(sp)
  802a4c:	df000017 	ldw	fp,0(sp)
  802a50:	dec00204 	addi	sp,sp,8
  802a54:	f800283a 	ret

00802a58 <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
  802a58:	defff704 	addi	sp,sp,-36
  802a5c:	dfc00815 	stw	ra,32(sp)
  802a60:	df000715 	stw	fp,28(sp)
  802a64:	df000704 	addi	fp,sp,28
  802a68:	e13ffc15 	stw	r4,-16(fp)
  802a6c:	e17ffd15 	stw	r5,-12(fp)
  802a70:	e1bffe15 	stw	r6,-8(fp)
  802a74:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  802a78:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  802a7c:	e0bffc17 	ldw	r2,-16(fp)
  802a80:	e0bffa15 	stw	r2,-24(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
  802a84:	e13ffc17 	ldw	r4,-16(fp)
  802a88:	e17ffd17 	ldw	r5,-12(fp)
  802a8c:	08028a80 	call	8028a8 <alt_epcs_test_address>
  802a90:	e0bffb15 	stw	r2,-20(fp)

  if (ret_code >= 0)
  802a94:	e0bffb17 	ldw	r2,-20(fp)
  802a98:	1004803a 	cmplt	r2,r2,zero
  802a9c:	10000e1e 	bne	r2,zero,802ad8 <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
  802aa0:	e0bffa17 	ldw	r2,-24(fp)
  802aa4:	11002d17 	ldw	r4,180(r2)
  802aa8:	e1bffe17 	ldw	r6,-8(fp)
  802aac:	e0bffa17 	ldw	r2,-24(fp)
  802ab0:	10803117 	ldw	r2,196(r2)
  802ab4:	d8800015 	stw	r2,0(sp)
  802ab8:	e17ffd17 	ldw	r5,-12(fp)
  802abc:	e1ffff17 	ldw	r7,-4(fp)
  802ac0:	08051540 	call	805154 <epcs_read_buffer>
  802ac4:	e0bffb15 	stw	r2,-20(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
  802ac8:	e0fffb17 	ldw	r3,-20(fp)
  802acc:	e0bfff17 	ldw	r2,-4(fp)
  802ad0:	1880011e 	bne	r3,r2,802ad8 <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
  802ad4:	e03ffb15 	stw	zero,-20(fp)
    }
  }
  return ret_code;
  802ad8:	e0bffb17 	ldw	r2,-20(fp)
}
  802adc:	e037883a 	mov	sp,fp
  802ae0:	dfc00117 	ldw	ra,4(sp)
  802ae4:	df000017 	ldw	fp,0(sp)
  802ae8:	dec00204 	addi	sp,sp,8
  802aec:	f800283a 	ret

00802af0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  802af0:	defffa04 	addi	sp,sp,-24
  802af4:	dfc00515 	stw	ra,20(sp)
  802af8:	df000415 	stw	fp,16(sp)
  802afc:	df000404 	addi	fp,sp,16
  802b00:	e13ffd15 	stw	r4,-12(fp)
  802b04:	e17ffe15 	stw	r5,-8(fp)
  802b08:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802b0c:	e0bffd17 	ldw	r2,-12(fp)
  802b10:	10800017 	ldw	r2,0(r2)
  802b14:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  802b18:	e0bffc17 	ldw	r2,-16(fp)
  802b1c:	11000a04 	addi	r4,r2,40
  802b20:	e0bffd17 	ldw	r2,-12(fp)
  802b24:	11c00217 	ldw	r7,8(r2)
  802b28:	e17ffe17 	ldw	r5,-8(fp)
  802b2c:	e1bfff17 	ldw	r6,-4(fp)
  802b30:	08031380 	call	803138 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  802b34:	e037883a 	mov	sp,fp
  802b38:	dfc00117 	ldw	ra,4(sp)
  802b3c:	df000017 	ldw	fp,0(sp)
  802b40:	dec00204 	addi	sp,sp,8
  802b44:	f800283a 	ret

00802b48 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  802b48:	defffa04 	addi	sp,sp,-24
  802b4c:	dfc00515 	stw	ra,20(sp)
  802b50:	df000415 	stw	fp,16(sp)
  802b54:	df000404 	addi	fp,sp,16
  802b58:	e13ffd15 	stw	r4,-12(fp)
  802b5c:	e17ffe15 	stw	r5,-8(fp)
  802b60:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802b64:	e0bffd17 	ldw	r2,-12(fp)
  802b68:	10800017 	ldw	r2,0(r2)
  802b6c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  802b70:	e0bffc17 	ldw	r2,-16(fp)
  802b74:	11000a04 	addi	r4,r2,40
  802b78:	e0bffd17 	ldw	r2,-12(fp)
  802b7c:	11c00217 	ldw	r7,8(r2)
  802b80:	e17ffe17 	ldw	r5,-8(fp)
  802b84:	e1bfff17 	ldw	r6,-4(fp)
  802b88:	080335c0 	call	80335c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  802b8c:	e037883a 	mov	sp,fp
  802b90:	dfc00117 	ldw	ra,4(sp)
  802b94:	df000017 	ldw	fp,0(sp)
  802b98:	dec00204 	addi	sp,sp,8
  802b9c:	f800283a 	ret

00802ba0 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  802ba0:	defffc04 	addi	sp,sp,-16
  802ba4:	dfc00315 	stw	ra,12(sp)
  802ba8:	df000215 	stw	fp,8(sp)
  802bac:	df000204 	addi	fp,sp,8
  802bb0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802bb4:	e0bfff17 	ldw	r2,-4(fp)
  802bb8:	10800017 	ldw	r2,0(r2)
  802bbc:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  802bc0:	e0bffe17 	ldw	r2,-8(fp)
  802bc4:	11000a04 	addi	r4,r2,40
  802bc8:	e0bfff17 	ldw	r2,-4(fp)
  802bcc:	11400217 	ldw	r5,8(r2)
  802bd0:	0802fd00 	call	802fd0 <altera_avalon_jtag_uart_close>
}
  802bd4:	e037883a 	mov	sp,fp
  802bd8:	dfc00117 	ldw	ra,4(sp)
  802bdc:	df000017 	ldw	fp,0(sp)
  802be0:	dec00204 	addi	sp,sp,8
  802be4:	f800283a 	ret

00802be8 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  802be8:	defffa04 	addi	sp,sp,-24
  802bec:	dfc00515 	stw	ra,20(sp)
  802bf0:	df000415 	stw	fp,16(sp)
  802bf4:	df000404 	addi	fp,sp,16
  802bf8:	e13ffd15 	stw	r4,-12(fp)
  802bfc:	e17ffe15 	stw	r5,-8(fp)
  802c00:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  802c04:	e0bffd17 	ldw	r2,-12(fp)
  802c08:	10800017 	ldw	r2,0(r2)
  802c0c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  802c10:	e0bffc17 	ldw	r2,-16(fp)
  802c14:	11000a04 	addi	r4,r2,40
  802c18:	e17ffe17 	ldw	r5,-8(fp)
  802c1c:	e1bfff17 	ldw	r6,-4(fp)
  802c20:	08030440 	call	803044 <altera_avalon_jtag_uart_ioctl>
}
  802c24:	e037883a 	mov	sp,fp
  802c28:	dfc00117 	ldw	ra,4(sp)
  802c2c:	df000017 	ldw	fp,0(sp)
  802c30:	dec00204 	addi	sp,sp,8
  802c34:	f800283a 	ret

00802c38 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  802c38:	defffa04 	addi	sp,sp,-24
  802c3c:	dfc00515 	stw	ra,20(sp)
  802c40:	df000415 	stw	fp,16(sp)
  802c44:	df000404 	addi	fp,sp,16
  802c48:	e13ffd15 	stw	r4,-12(fp)
  802c4c:	e17ffe15 	stw	r5,-8(fp)
  802c50:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802c54:	e0fffd17 	ldw	r3,-12(fp)
  802c58:	00800044 	movi	r2,1
  802c5c:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  802c60:	e0bffd17 	ldw	r2,-12(fp)
  802c64:	10800017 	ldw	r2,0(r2)
  802c68:	11000104 	addi	r4,r2,4
  802c6c:	e0bffd17 	ldw	r2,-12(fp)
  802c70:	10800817 	ldw	r2,32(r2)
  802c74:	1007883a 	mov	r3,r2
  802c78:	2005883a 	mov	r2,r4
  802c7c:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  802c80:	e13ffe17 	ldw	r4,-8(fp)
  802c84:	e17fff17 	ldw	r5,-4(fp)
  802c88:	d8000015 	stw	zero,0(sp)
  802c8c:	01802034 	movhi	r6,128
  802c90:	318b3e04 	addi	r6,r6,11512
  802c94:	e1fffd17 	ldw	r7,-12(fp)
  802c98:	0805c600 	call	805c60 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  802c9c:	e0bffd17 	ldw	r2,-12(fp)
  802ca0:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  802ca4:	e0bffd17 	ldw	r2,-12(fp)
  802ca8:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  802cac:	00802074 	movhi	r2,129
  802cb0:	10a60504 	addi	r2,r2,-26604
  802cb4:	10800017 	ldw	r2,0(r2)
  802cb8:	100b883a 	mov	r5,r2
  802cbc:	01802034 	movhi	r6,128
  802cc0:	318bc804 	addi	r6,r6,12064
  802cc4:	e1fffd17 	ldw	r7,-12(fp)
  802cc8:	08056600 	call	805660 <alt_alarm_start>
  802ccc:	1004403a 	cmpge	r2,r2,zero
  802cd0:	1000041e 	bne	r2,zero,802ce4 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  802cd4:	e0fffd17 	ldw	r3,-12(fp)
  802cd8:	00a00034 	movhi	r2,32768
  802cdc:	10bfffc4 	addi	r2,r2,-1
  802ce0:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  802ce4:	e037883a 	mov	sp,fp
  802ce8:	dfc00117 	ldw	ra,4(sp)
  802cec:	df000017 	ldw	fp,0(sp)
  802cf0:	dec00204 	addi	sp,sp,8
  802cf4:	f800283a 	ret

00802cf8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  802cf8:	defff804 	addi	sp,sp,-32
  802cfc:	df000715 	stw	fp,28(sp)
  802d00:	df000704 	addi	fp,sp,28
  802d04:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  802d08:	e0bfff17 	ldw	r2,-4(fp)
  802d0c:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
  802d10:	e0bffe17 	ldw	r2,-8(fp)
  802d14:	10800017 	ldw	r2,0(r2)
  802d18:	e0bffd15 	stw	r2,-12(fp)
  802d1c:	00000006 	br	802d20 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802d20:	e0bffd17 	ldw	r2,-12(fp)
  802d24:	10800104 	addi	r2,r2,4
  802d28:	10800037 	ldwio	r2,0(r2)
  802d2c:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  802d30:	e0bffc17 	ldw	r2,-16(fp)
  802d34:	1080c00c 	andi	r2,r2,768
  802d38:	1005003a 	cmpeq	r2,r2,zero
  802d3c:	1000741e 	bne	r2,zero,802f10 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  802d40:	e0bffc17 	ldw	r2,-16(fp)
  802d44:	1080400c 	andi	r2,r2,256
  802d48:	1005003a 	cmpeq	r2,r2,zero
  802d4c:	1000351e 	bne	r2,zero,802e24 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  802d50:	00800074 	movhi	r2,1
  802d54:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802d58:	e0bffe17 	ldw	r2,-8(fp)
  802d5c:	10800a17 	ldw	r2,40(r2)
  802d60:	10800044 	addi	r2,r2,1
  802d64:	1081ffcc 	andi	r2,r2,2047
  802d68:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
  802d6c:	e0bffe17 	ldw	r2,-8(fp)
  802d70:	10c00b17 	ldw	r3,44(r2)
  802d74:	e0bffa17 	ldw	r2,-24(fp)
  802d78:	18801626 	beq	r3,r2,802dd4 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  802d7c:	e0bffd17 	ldw	r2,-12(fp)
  802d80:	10800037 	ldwio	r2,0(r2)
  802d84:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  802d88:	e0bffb17 	ldw	r2,-20(fp)
  802d8c:	10a0000c 	andi	r2,r2,32768
  802d90:	1005003a 	cmpeq	r2,r2,zero
  802d94:	10000f1e 	bne	r2,zero,802dd4 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  802d98:	e0bffe17 	ldw	r2,-8(fp)
  802d9c:	10c00a17 	ldw	r3,40(r2)
  802da0:	e0bffb17 	ldw	r2,-20(fp)
  802da4:	1009883a 	mov	r4,r2
  802da8:	e0bffe17 	ldw	r2,-8(fp)
  802dac:	1885883a 	add	r2,r3,r2
  802db0:	10800e04 	addi	r2,r2,56
  802db4:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802db8:	e0bffe17 	ldw	r2,-8(fp)
  802dbc:	10800a17 	ldw	r2,40(r2)
  802dc0:	10800044 	addi	r2,r2,1
  802dc4:	10c1ffcc 	andi	r3,r2,2047
  802dc8:	e0bffe17 	ldw	r2,-8(fp)
  802dcc:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  802dd0:	003fe106 	br	802d58 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  802dd4:	e0bffb17 	ldw	r2,-20(fp)
  802dd8:	10bfffec 	andhi	r2,r2,65535
  802ddc:	1005003a 	cmpeq	r2,r2,zero
  802de0:	1000101e 	bne	r2,zero,802e24 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802de4:	e0bffe17 	ldw	r2,-8(fp)
  802de8:	10c00817 	ldw	r3,32(r2)
  802dec:	00bfff84 	movi	r2,-2
  802df0:	1886703a 	and	r3,r3,r2
  802df4:	e0bffe17 	ldw	r2,-8(fp)
  802df8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  802dfc:	e0bffd17 	ldw	r2,-12(fp)
  802e00:	11000104 	addi	r4,r2,4
  802e04:	e0bffe17 	ldw	r2,-8(fp)
  802e08:	10800817 	ldw	r2,32(r2)
  802e0c:	1007883a 	mov	r3,r2
  802e10:	2005883a 	mov	r2,r4
  802e14:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802e18:	e0bffd17 	ldw	r2,-12(fp)
  802e1c:	10800104 	addi	r2,r2,4
  802e20:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  802e24:	e0bffc17 	ldw	r2,-16(fp)
  802e28:	1080800c 	andi	r2,r2,512
  802e2c:	1005003a 	cmpeq	r2,r2,zero
  802e30:	103fbb1e 	bne	r2,zero,802d20 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  802e34:	e0bffc17 	ldw	r2,-16(fp)
  802e38:	10bfffec 	andhi	r2,r2,65535
  802e3c:	1004d43a 	srli	r2,r2,16
  802e40:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  802e44:	00001506 	br	802e9c <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  802e48:	e13ffd17 	ldw	r4,-12(fp)
  802e4c:	e0bffe17 	ldw	r2,-8(fp)
  802e50:	10c00d17 	ldw	r3,52(r2)
  802e54:	e0bffe17 	ldw	r2,-8(fp)
  802e58:	1885883a 	add	r2,r3,r2
  802e5c:	10820e04 	addi	r2,r2,2104
  802e60:	10800003 	ldbu	r2,0(r2)
  802e64:	10c03fcc 	andi	r3,r2,255
  802e68:	18c0201c 	xori	r3,r3,128
  802e6c:	18ffe004 	addi	r3,r3,-128
  802e70:	2005883a 	mov	r2,r4
  802e74:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802e78:	e0bffe17 	ldw	r2,-8(fp)
  802e7c:	10800d17 	ldw	r2,52(r2)
  802e80:	10800044 	addi	r2,r2,1
  802e84:	10c1ffcc 	andi	r3,r2,2047
  802e88:	e0bffe17 	ldw	r2,-8(fp)
  802e8c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  802e90:	e0bff917 	ldw	r2,-28(fp)
  802e94:	10bfffc4 	addi	r2,r2,-1
  802e98:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  802e9c:	e0bff917 	ldw	r2,-28(fp)
  802ea0:	1005003a 	cmpeq	r2,r2,zero
  802ea4:	1000051e 	bne	r2,zero,802ebc <altera_avalon_jtag_uart_irq+0x1c4>
  802ea8:	e0bffe17 	ldw	r2,-8(fp)
  802eac:	10c00d17 	ldw	r3,52(r2)
  802eb0:	e0bffe17 	ldw	r2,-8(fp)
  802eb4:	10800c17 	ldw	r2,48(r2)
  802eb8:	18bfe31e 	bne	r3,r2,802e48 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  802ebc:	e0bff917 	ldw	r2,-28(fp)
  802ec0:	1005003a 	cmpeq	r2,r2,zero
  802ec4:	103f961e 	bne	r2,zero,802d20 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  802ec8:	e0bffe17 	ldw	r2,-8(fp)
  802ecc:	10c00817 	ldw	r3,32(r2)
  802ed0:	00bfff44 	movi	r2,-3
  802ed4:	1886703a 	and	r3,r3,r2
  802ed8:	e0bffe17 	ldw	r2,-8(fp)
  802edc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  802ee0:	e0bffe17 	ldw	r2,-8(fp)
  802ee4:	10800017 	ldw	r2,0(r2)
  802ee8:	11000104 	addi	r4,r2,4
  802eec:	e0bffe17 	ldw	r2,-8(fp)
  802ef0:	10800817 	ldw	r2,32(r2)
  802ef4:	1007883a 	mov	r3,r2
  802ef8:	2005883a 	mov	r2,r4
  802efc:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802f00:	e0bffd17 	ldw	r2,-12(fp)
  802f04:	10800104 	addi	r2,r2,4
  802f08:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  802f0c:	003f8406 	br	802d20 <altera_avalon_jtag_uart_irq+0x28>
}
  802f10:	e037883a 	mov	sp,fp
  802f14:	df000017 	ldw	fp,0(sp)
  802f18:	dec00104 	addi	sp,sp,4
  802f1c:	f800283a 	ret

00802f20 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  802f20:	defffc04 	addi	sp,sp,-16
  802f24:	df000315 	stw	fp,12(sp)
  802f28:	df000304 	addi	fp,sp,12
  802f2c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  802f30:	e0bfff17 	ldw	r2,-4(fp)
  802f34:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  802f38:	e0bffe17 	ldw	r2,-8(fp)
  802f3c:	10800017 	ldw	r2,0(r2)
  802f40:	10800104 	addi	r2,r2,4
  802f44:	10800037 	ldwio	r2,0(r2)
  802f48:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  802f4c:	e0bffd17 	ldw	r2,-12(fp)
  802f50:	1081000c 	andi	r2,r2,1024
  802f54:	1005003a 	cmpeq	r2,r2,zero
  802f58:	10000c1e 	bne	r2,zero,802f8c <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  802f5c:	e0bffe17 	ldw	r2,-8(fp)
  802f60:	10800017 	ldw	r2,0(r2)
  802f64:	11000104 	addi	r4,r2,4
  802f68:	e0bffe17 	ldw	r2,-8(fp)
  802f6c:	10800817 	ldw	r2,32(r2)
  802f70:	10810014 	ori	r2,r2,1024
  802f74:	1007883a 	mov	r3,r2
  802f78:	2005883a 	mov	r2,r4
  802f7c:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
  802f80:	e0bffe17 	ldw	r2,-8(fp)
  802f84:	10000915 	stw	zero,36(r2)
  802f88:	00000a06 	br	802fb4 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  802f8c:	e0bffe17 	ldw	r2,-8(fp)
  802f90:	10c00917 	ldw	r3,36(r2)
  802f94:	00a00034 	movhi	r2,32768
  802f98:	10bfff04 	addi	r2,r2,-4
  802f9c:	10c00536 	bltu	r2,r3,802fb4 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
  802fa0:	e0bffe17 	ldw	r2,-8(fp)
  802fa4:	10800917 	ldw	r2,36(r2)
  802fa8:	10c00044 	addi	r3,r2,1
  802fac:	e0bffe17 	ldw	r2,-8(fp)
  802fb0:	10c00915 	stw	r3,36(r2)
  802fb4:	00802074 	movhi	r2,129
  802fb8:	10a60504 	addi	r2,r2,-26604
  802fbc:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  802fc0:	e037883a 	mov	sp,fp
  802fc4:	df000017 	ldw	fp,0(sp)
  802fc8:	dec00104 	addi	sp,sp,4
  802fcc:	f800283a 	ret

00802fd0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  802fd0:	defffc04 	addi	sp,sp,-16
  802fd4:	df000315 	stw	fp,12(sp)
  802fd8:	df000304 	addi	fp,sp,12
  802fdc:	e13ffd15 	stw	r4,-12(fp)
  802fe0:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  802fe4:	00000706 	br	803004 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
  802fe8:	e0bffe17 	ldw	r2,-8(fp)
  802fec:	1090000c 	andi	r2,r2,16384
  802ff0:	1005003a 	cmpeq	r2,r2,zero
  802ff4:	1000031e 	bne	r2,zero,803004 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
  802ff8:	00bffd44 	movi	r2,-11
  802ffc:	e0bfff15 	stw	r2,-4(fp)
  803000:	00000b06 	br	803030 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  803004:	e0bffd17 	ldw	r2,-12(fp)
  803008:	10c00d17 	ldw	r3,52(r2)
  80300c:	e0bffd17 	ldw	r2,-12(fp)
  803010:	10800c17 	ldw	r2,48(r2)
  803014:	18800526 	beq	r3,r2,80302c <altera_avalon_jtag_uart_close+0x5c>
  803018:	e0bffd17 	ldw	r2,-12(fp)
  80301c:	10c00917 	ldw	r3,36(r2)
  803020:	e0bffd17 	ldw	r2,-12(fp)
  803024:	10800117 	ldw	r2,4(r2)
  803028:	18bfef36 	bltu	r3,r2,802fe8 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  80302c:	e03fff15 	stw	zero,-4(fp)
  803030:	e0bfff17 	ldw	r2,-4(fp)
}
  803034:	e037883a 	mov	sp,fp
  803038:	df000017 	ldw	fp,0(sp)
  80303c:	dec00104 	addi	sp,sp,4
  803040:	f800283a 	ret

00803044 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  803044:	defff804 	addi	sp,sp,-32
  803048:	df000715 	stw	fp,28(sp)
  80304c:	df000704 	addi	fp,sp,28
  803050:	e13ffb15 	stw	r4,-20(fp)
  803054:	e17ffc15 	stw	r5,-16(fp)
  803058:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
  80305c:	00bff9c4 	movi	r2,-25
  803060:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
  803064:	e0bffc17 	ldw	r2,-16(fp)
  803068:	e0bfff15 	stw	r2,-4(fp)
  80306c:	e0ffff17 	ldw	r3,-4(fp)
  803070:	189a8060 	cmpeqi	r2,r3,27137
  803074:	1000041e 	bne	r2,zero,803088 <altera_avalon_jtag_uart_ioctl+0x44>
  803078:	e0ffff17 	ldw	r3,-4(fp)
  80307c:	189a80a0 	cmpeqi	r2,r3,27138
  803080:	10001b1e 	bne	r2,zero,8030f0 <altera_avalon_jtag_uart_ioctl+0xac>
  803084:	00002706 	br	803124 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  803088:	e0bffb17 	ldw	r2,-20(fp)
  80308c:	10c00117 	ldw	r3,4(r2)
  803090:	00a00034 	movhi	r2,32768
  803094:	10bfffc4 	addi	r2,r2,-1
  803098:	18802226 	beq	r3,r2,803124 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
  80309c:	e0bffd17 	ldw	r2,-12(fp)
  8030a0:	10800017 	ldw	r2,0(r2)
  8030a4:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  8030a8:	e0bff917 	ldw	r2,-28(fp)
  8030ac:	10800090 	cmplti	r2,r2,2
  8030b0:	1000071e 	bne	r2,zero,8030d0 <altera_avalon_jtag_uart_ioctl+0x8c>
  8030b4:	e0fff917 	ldw	r3,-28(fp)
  8030b8:	00a00034 	movhi	r2,32768
  8030bc:	10bfffc4 	addi	r2,r2,-1
  8030c0:	18800326 	beq	r3,r2,8030d0 <altera_avalon_jtag_uart_ioctl+0x8c>
  8030c4:	e0bff917 	ldw	r2,-28(fp)
  8030c8:	e0bffe15 	stw	r2,-8(fp)
  8030cc:	00000306 	br	8030dc <altera_avalon_jtag_uart_ioctl+0x98>
  8030d0:	00e00034 	movhi	r3,32768
  8030d4:	18ffff84 	addi	r3,r3,-2
  8030d8:	e0fffe15 	stw	r3,-8(fp)
  8030dc:	e0bffb17 	ldw	r2,-20(fp)
  8030e0:	e0fffe17 	ldw	r3,-8(fp)
  8030e4:	10c00115 	stw	r3,4(r2)
      rc = 0;
  8030e8:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
  8030ec:	00000d06 	br	803124 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  8030f0:	e0bffb17 	ldw	r2,-20(fp)
  8030f4:	10c00117 	ldw	r3,4(r2)
  8030f8:	00a00034 	movhi	r2,32768
  8030fc:	10bfffc4 	addi	r2,r2,-1
  803100:	18800826 	beq	r3,r2,803124 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  803104:	e13ffd17 	ldw	r4,-12(fp)
  803108:	e0bffb17 	ldw	r2,-20(fp)
  80310c:	10c00917 	ldw	r3,36(r2)
  803110:	e0bffb17 	ldw	r2,-20(fp)
  803114:	10800117 	ldw	r2,4(r2)
  803118:	1885803a 	cmpltu	r2,r3,r2
  80311c:	20800015 	stw	r2,0(r4)
      rc = 0;
  803120:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
  803124:	e0bffa17 	ldw	r2,-24(fp)
}
  803128:	e037883a 	mov	sp,fp
  80312c:	df000017 	ldw	fp,0(sp)
  803130:	dec00104 	addi	sp,sp,4
  803134:	f800283a 	ret

00803138 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  803138:	defff204 	addi	sp,sp,-56
  80313c:	dfc00d15 	stw	ra,52(sp)
  803140:	df000c15 	stw	fp,48(sp)
  803144:	df000c04 	addi	fp,sp,48
  803148:	e13ffb15 	stw	r4,-20(fp)
  80314c:	e17ffc15 	stw	r5,-16(fp)
  803150:	e1bffd15 	stw	r6,-12(fp)
  803154:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
  803158:	e0bffc17 	ldw	r2,-16(fp)
  80315c:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  803160:	00004806 	br	803284 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  803164:	e0bffb17 	ldw	r2,-20(fp)
  803168:	10800a17 	ldw	r2,40(r2)
  80316c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  803170:	e0bffb17 	ldw	r2,-20(fp)
  803174:	10800b17 	ldw	r2,44(r2)
  803178:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
  80317c:	e0fff717 	ldw	r3,-36(fp)
  803180:	e0bff617 	ldw	r2,-40(fp)
  803184:	18800536 	bltu	r3,r2,80319c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  803188:	e0bff717 	ldw	r2,-36(fp)
  80318c:	e0fff617 	ldw	r3,-40(fp)
  803190:	10c5c83a 	sub	r2,r2,r3
  803194:	e0bff815 	stw	r2,-32(fp)
  803198:	00000406 	br	8031ac <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  80319c:	00820004 	movi	r2,2048
  8031a0:	e0fff617 	ldw	r3,-40(fp)
  8031a4:	10c5c83a 	sub	r2,r2,r3
  8031a8:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
  8031ac:	e0bff817 	ldw	r2,-32(fp)
  8031b0:	1005003a 	cmpeq	r2,r2,zero
  8031b4:	10001f1e 	bne	r2,zero,803234 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
  8031b8:	e0fffd17 	ldw	r3,-12(fp)
  8031bc:	e0bff817 	ldw	r2,-32(fp)
  8031c0:	1880022e 	bgeu	r3,r2,8031cc <altera_avalon_jtag_uart_read+0x94>
        n = space;
  8031c4:	e0bffd17 	ldw	r2,-12(fp)
  8031c8:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  8031cc:	e0bffb17 	ldw	r2,-20(fp)
  8031d0:	10c00e04 	addi	r3,r2,56
  8031d4:	e0bff617 	ldw	r2,-40(fp)
  8031d8:	1887883a 	add	r3,r3,r2
  8031dc:	e0bffa17 	ldw	r2,-24(fp)
  8031e0:	1009883a 	mov	r4,r2
  8031e4:	180b883a 	mov	r5,r3
  8031e8:	e1bff817 	ldw	r6,-32(fp)
  8031ec:	08074f00 	call	8074f0 <memcpy>
      ptr   += n;
  8031f0:	e0fff817 	ldw	r3,-32(fp)
  8031f4:	e0bffa17 	ldw	r2,-24(fp)
  8031f8:	10c5883a 	add	r2,r2,r3
  8031fc:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
  803200:	e0fffd17 	ldw	r3,-12(fp)
  803204:	e0bff817 	ldw	r2,-32(fp)
  803208:	1885c83a 	sub	r2,r3,r2
  80320c:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  803210:	e0fff617 	ldw	r3,-40(fp)
  803214:	e0bff817 	ldw	r2,-32(fp)
  803218:	1885883a 	add	r2,r3,r2
  80321c:	10c1ffcc 	andi	r3,r2,2047
  803220:	e0bffb17 	ldw	r2,-20(fp)
  803224:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  803228:	e0bffd17 	ldw	r2,-12(fp)
  80322c:	10800048 	cmpgei	r2,r2,1
  803230:	103fcc1e 	bne	r2,zero,803164 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
  803234:	e0fffa17 	ldw	r3,-24(fp)
  803238:	e0bffc17 	ldw	r2,-16(fp)
  80323c:	1880141e 	bne	r3,r2,803290 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  803240:	e0bffe17 	ldw	r2,-8(fp)
  803244:	1090000c 	andi	r2,r2,16384
  803248:	1004c03a 	cmpne	r2,r2,zero
  80324c:	1000101e 	bne	r2,zero,803290 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  803250:	e0bffb17 	ldw	r2,-20(fp)
  803254:	10c00a17 	ldw	r3,40(r2)
  803258:	e0bff717 	ldw	r2,-36(fp)
  80325c:	1880051e 	bne	r3,r2,803274 <altera_avalon_jtag_uart_read+0x13c>
  803260:	e0bffb17 	ldw	r2,-20(fp)
  803264:	10c00917 	ldw	r3,36(r2)
  803268:	e0bffb17 	ldw	r2,-20(fp)
  80326c:	10800117 	ldw	r2,4(r2)
  803270:	18bff736 	bltu	r3,r2,803250 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  803274:	e0bffb17 	ldw	r2,-20(fp)
  803278:	10c00a17 	ldw	r3,40(r2)
  80327c:	e0bff717 	ldw	r2,-36(fp)
  803280:	18800326 	beq	r3,r2,803290 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  803284:	e0bffd17 	ldw	r2,-12(fp)
  803288:	10800048 	cmpgei	r2,r2,1
  80328c:	103fb51e 	bne	r2,zero,803164 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  803290:	e0fffa17 	ldw	r3,-24(fp)
  803294:	e0bffc17 	ldw	r2,-16(fp)
  803298:	18801926 	beq	r3,r2,803300 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80329c:	0005303a 	rdctl	r2,status
  8032a0:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8032a4:	e0fff517 	ldw	r3,-44(fp)
  8032a8:	00bfff84 	movi	r2,-2
  8032ac:	1884703a 	and	r2,r3,r2
  8032b0:	1001703a 	wrctl	status,r2
  
  return context;
  8032b4:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  8032b8:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  8032bc:	e0bffb17 	ldw	r2,-20(fp)
  8032c0:	10800817 	ldw	r2,32(r2)
  8032c4:	10c00054 	ori	r3,r2,1
  8032c8:	e0bffb17 	ldw	r2,-20(fp)
  8032cc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8032d0:	e0bffb17 	ldw	r2,-20(fp)
  8032d4:	10800017 	ldw	r2,0(r2)
  8032d8:	11000104 	addi	r4,r2,4
  8032dc:	e0bffb17 	ldw	r2,-20(fp)
  8032e0:	10800817 	ldw	r2,32(r2)
  8032e4:	1007883a 	mov	r3,r2
  8032e8:	2005883a 	mov	r2,r4
  8032ec:	10c00035 	stwio	r3,0(r2)
  8032f0:	e0bff917 	ldw	r2,-28(fp)
  8032f4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8032f8:	e0bff417 	ldw	r2,-48(fp)
  8032fc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  803300:	e0fffa17 	ldw	r3,-24(fp)
  803304:	e0bffc17 	ldw	r2,-16(fp)
  803308:	18800526 	beq	r3,r2,803320 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
  80330c:	e0fffa17 	ldw	r3,-24(fp)
  803310:	e0bffc17 	ldw	r2,-16(fp)
  803314:	1887c83a 	sub	r3,r3,r2
  803318:	e0ffff15 	stw	r3,-4(fp)
  80331c:	00000906 	br	803344 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
  803320:	e0bffe17 	ldw	r2,-8(fp)
  803324:	1090000c 	andi	r2,r2,16384
  803328:	1005003a 	cmpeq	r2,r2,zero
  80332c:	1000031e 	bne	r2,zero,80333c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  803330:	00bffd44 	movi	r2,-11
  803334:	e0bfff15 	stw	r2,-4(fp)
  803338:	00000206 	br	803344 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
  80333c:	00bffec4 	movi	r2,-5
  803340:	e0bfff15 	stw	r2,-4(fp)
  803344:	e0bfff17 	ldw	r2,-4(fp)
}
  803348:	e037883a 	mov	sp,fp
  80334c:	dfc00117 	ldw	ra,4(sp)
  803350:	df000017 	ldw	fp,0(sp)
  803354:	dec00204 	addi	sp,sp,8
  803358:	f800283a 	ret

0080335c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  80335c:	defff204 	addi	sp,sp,-56
  803360:	dfc00d15 	stw	ra,52(sp)
  803364:	df000c15 	stw	fp,48(sp)
  803368:	df000c04 	addi	fp,sp,48
  80336c:	e13ffb15 	stw	r4,-20(fp)
  803370:	e17ffc15 	stw	r5,-16(fp)
  803374:	e1bffd15 	stw	r6,-12(fp)
  803378:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  80337c:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  803380:	e0bffc17 	ldw	r2,-16(fp)
  803384:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  803388:	00003a06 	br	803474 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  80338c:	e0bffb17 	ldw	r2,-20(fp)
  803390:	10800c17 	ldw	r2,48(r2)
  803394:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
  803398:	e0bffb17 	ldw	r2,-20(fp)
  80339c:	10800d17 	ldw	r2,52(r2)
  8033a0:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
  8033a4:	e0fffa17 	ldw	r3,-24(fp)
  8033a8:	e0bff917 	ldw	r2,-28(fp)
  8033ac:	1880062e 	bgeu	r3,r2,8033c8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  8033b0:	e0fff917 	ldw	r3,-28(fp)
  8033b4:	e0bffa17 	ldw	r2,-24(fp)
  8033b8:	1885c83a 	sub	r2,r3,r2
  8033bc:	10bfffc4 	addi	r2,r2,-1
  8033c0:	e0bff815 	stw	r2,-32(fp)
  8033c4:	00000c06 	br	8033f8 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
  8033c8:	e0bff917 	ldw	r2,-28(fp)
  8033cc:	1005003a 	cmpeq	r2,r2,zero
  8033d0:	1000051e 	bne	r2,zero,8033e8 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  8033d4:	00820004 	movi	r2,2048
  8033d8:	e0fffa17 	ldw	r3,-24(fp)
  8033dc:	10c5c83a 	sub	r2,r2,r3
  8033e0:	e0bff815 	stw	r2,-32(fp)
  8033e4:	00000406 	br	8033f8 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  8033e8:	0081ffc4 	movi	r2,2047
  8033ec:	e0fffa17 	ldw	r3,-24(fp)
  8033f0:	10c5c83a 	sub	r2,r2,r3
  8033f4:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
  8033f8:	e0bff817 	ldw	r2,-32(fp)
  8033fc:	1005003a 	cmpeq	r2,r2,zero
  803400:	10001f1e 	bne	r2,zero,803480 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
  803404:	e0fffd17 	ldw	r3,-12(fp)
  803408:	e0bff817 	ldw	r2,-32(fp)
  80340c:	1880022e 	bgeu	r3,r2,803418 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
  803410:	e0bffd17 	ldw	r2,-12(fp)
  803414:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  803418:	e0bffb17 	ldw	r2,-20(fp)
  80341c:	10c20e04 	addi	r3,r2,2104
  803420:	e0bffa17 	ldw	r2,-24(fp)
  803424:	1885883a 	add	r2,r3,r2
  803428:	e0fffc17 	ldw	r3,-16(fp)
  80342c:	1009883a 	mov	r4,r2
  803430:	180b883a 	mov	r5,r3
  803434:	e1bff817 	ldw	r6,-32(fp)
  803438:	08074f00 	call	8074f0 <memcpy>
      ptr   += n;
  80343c:	e0fff817 	ldw	r3,-32(fp)
  803440:	e0bffc17 	ldw	r2,-16(fp)
  803444:	10c5883a 	add	r2,r2,r3
  803448:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
  80344c:	e0fffd17 	ldw	r3,-12(fp)
  803450:	e0bff817 	ldw	r2,-32(fp)
  803454:	1885c83a 	sub	r2,r3,r2
  803458:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  80345c:	e0fffa17 	ldw	r3,-24(fp)
  803460:	e0bff817 	ldw	r2,-32(fp)
  803464:	1885883a 	add	r2,r3,r2
  803468:	10c1ffcc 	andi	r3,r2,2047
  80346c:	e0bffb17 	ldw	r2,-20(fp)
  803470:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  803474:	e0bffd17 	ldw	r2,-12(fp)
  803478:	10800048 	cmpgei	r2,r2,1
  80347c:	103fc31e 	bne	r2,zero,80338c <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803480:	0005303a 	rdctl	r2,status
  803484:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803488:	e0fff517 	ldw	r3,-44(fp)
  80348c:	00bfff84 	movi	r2,-2
  803490:	1884703a 	and	r2,r3,r2
  803494:	1001703a 	wrctl	status,r2
  
  return context;
  803498:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  80349c:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  8034a0:	e0bffb17 	ldw	r2,-20(fp)
  8034a4:	10800817 	ldw	r2,32(r2)
  8034a8:	10c00094 	ori	r3,r2,2
  8034ac:	e0bffb17 	ldw	r2,-20(fp)
  8034b0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8034b4:	e0bffb17 	ldw	r2,-20(fp)
  8034b8:	10800017 	ldw	r2,0(r2)
  8034bc:	11000104 	addi	r4,r2,4
  8034c0:	e0bffb17 	ldw	r2,-20(fp)
  8034c4:	10800817 	ldw	r2,32(r2)
  8034c8:	1007883a 	mov	r3,r2
  8034cc:	2005883a 	mov	r2,r4
  8034d0:	10c00035 	stwio	r3,0(r2)
  8034d4:	e0bff717 	ldw	r2,-36(fp)
  8034d8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8034dc:	e0bff417 	ldw	r2,-48(fp)
  8034e0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  8034e4:	e0bffd17 	ldw	r2,-12(fp)
  8034e8:	10800050 	cmplti	r2,r2,1
  8034ec:	1000111e 	bne	r2,zero,803534 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
  8034f0:	e0bffe17 	ldw	r2,-8(fp)
  8034f4:	1090000c 	andi	r2,r2,16384
  8034f8:	1004c03a 	cmpne	r2,r2,zero
  8034fc:	1000101e 	bne	r2,zero,803540 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  803500:	e0bffb17 	ldw	r2,-20(fp)
  803504:	10c00d17 	ldw	r3,52(r2)
  803508:	e0bff917 	ldw	r2,-28(fp)
  80350c:	1880051e 	bne	r3,r2,803524 <altera_avalon_jtag_uart_write+0x1c8>
  803510:	e0bffb17 	ldw	r2,-20(fp)
  803514:	10c00917 	ldw	r3,36(r2)
  803518:	e0bffb17 	ldw	r2,-20(fp)
  80351c:	10800117 	ldw	r2,4(r2)
  803520:	18bff736 	bltu	r3,r2,803500 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
  803524:	e0bffb17 	ldw	r2,-20(fp)
  803528:	10c00d17 	ldw	r3,52(r2)
  80352c:	e0bff917 	ldw	r2,-28(fp)
  803530:	18800326 	beq	r3,r2,803540 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
  803534:	e0bffd17 	ldw	r2,-12(fp)
  803538:	10800048 	cmpgei	r2,r2,1
  80353c:	103fcd1e 	bne	r2,zero,803474 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  803540:	e0fffc17 	ldw	r3,-16(fp)
  803544:	e0bff617 	ldw	r2,-40(fp)
  803548:	18800526 	beq	r3,r2,803560 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
  80354c:	e0fffc17 	ldw	r3,-16(fp)
  803550:	e0bff617 	ldw	r2,-40(fp)
  803554:	1887c83a 	sub	r3,r3,r2
  803558:	e0ffff15 	stw	r3,-4(fp)
  80355c:	00000906 	br	803584 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
  803560:	e0bffe17 	ldw	r2,-8(fp)
  803564:	1090000c 	andi	r2,r2,16384
  803568:	1005003a 	cmpeq	r2,r2,zero
  80356c:	1000031e 	bne	r2,zero,80357c <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
  803570:	00bffd44 	movi	r2,-11
  803574:	e0bfff15 	stw	r2,-4(fp)
  803578:	00000206 	br	803584 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  80357c:	00bffec4 	movi	r2,-5
  803580:	e0bfff15 	stw	r2,-4(fp)
  803584:	e0bfff17 	ldw	r2,-4(fp)
}
  803588:	e037883a 	mov	sp,fp
  80358c:	dfc00117 	ldw	ra,4(sp)
  803590:	df000017 	ldw	fp,0(sp)
  803594:	dec00204 	addi	sp,sp,8
  803598:	f800283a 	ret

0080359c <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  80359c:	defffa04 	addi	sp,sp,-24
  8035a0:	dfc00515 	stw	ra,20(sp)
  8035a4:	df000415 	stw	fp,16(sp)
  8035a8:	df000404 	addi	fp,sp,16
  8035ac:	e13ffe15 	stw	r4,-8(fp)
  8035b0:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
  8035b4:	e0bffe17 	ldw	r2,-8(fp)
  8035b8:	10800017 	ldw	r2,0(r2)
  8035bc:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  8035c0:	008003f4 	movhi	r2,15
  8035c4:	10909004 	addi	r2,r2,16960
  8035c8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  8035cc:	e0bffe17 	ldw	r2,-8(fp)
  8035d0:	10800803 	ldbu	r2,32(r2)
  8035d4:	10803fcc 	andi	r2,r2,255
  8035d8:	1080201c 	xori	r2,r2,128
  8035dc:	10bfe004 	addi	r2,r2,-128
  8035e0:	1004c03a 	cmpne	r2,r2,zero
  8035e4:	1000161e 	bne	r2,zero,803640 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8035e8:	00000a06 	br	803614 <lcd_write_command+0x78>
    if (--i == 0)
  8035ec:	e0bffc17 	ldw	r2,-16(fp)
  8035f0:	10bfffc4 	addi	r2,r2,-1
  8035f4:	e0bffc15 	stw	r2,-16(fp)
  8035f8:	e0bffc17 	ldw	r2,-16(fp)
  8035fc:	1004c03a 	cmpne	r2,r2,zero
  803600:	1000041e 	bne	r2,zero,803614 <lcd_write_command+0x78>
    {
      sp->broken = 1;
  803604:	e0fffe17 	ldw	r3,-8(fp)
  803608:	00800044 	movi	r2,1
  80360c:	18800805 	stb	r2,32(r3)
      return;
  803610:	00000b06 	br	803640 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  803614:	e0bffd17 	ldw	r2,-12(fp)
  803618:	10800104 	addi	r2,r2,4
  80361c:	10800037 	ldwio	r2,0(r2)
  803620:	1080200c 	andi	r2,r2,128
  803624:	1004c03a 	cmpne	r2,r2,zero
  803628:	103ff01e 	bne	r2,zero,8035ec <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  80362c:	01001904 	movi	r4,100
  803630:	08065300 	call	806530 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  803634:	e0bffd17 	ldw	r2,-12(fp)
  803638:	e0ffff03 	ldbu	r3,-4(fp)
  80363c:	10c00035 	stwio	r3,0(r2)
}
  803640:	e037883a 	mov	sp,fp
  803644:	dfc00117 	ldw	ra,4(sp)
  803648:	df000017 	ldw	fp,0(sp)
  80364c:	dec00204 	addi	sp,sp,8
  803650:	f800283a 	ret

00803654 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  803654:	defffa04 	addi	sp,sp,-24
  803658:	dfc00515 	stw	ra,20(sp)
  80365c:	df000415 	stw	fp,16(sp)
  803660:	df000404 	addi	fp,sp,16
  803664:	e13ffe15 	stw	r4,-8(fp)
  803668:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
  80366c:	e0bffe17 	ldw	r2,-8(fp)
  803670:	10800017 	ldw	r2,0(r2)
  803674:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  803678:	008003f4 	movhi	r2,15
  80367c:	10909004 	addi	r2,r2,16960
  803680:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  803684:	e0bffe17 	ldw	r2,-8(fp)
  803688:	10800803 	ldbu	r2,32(r2)
  80368c:	10803fcc 	andi	r2,r2,255
  803690:	1080201c 	xori	r2,r2,128
  803694:	10bfe004 	addi	r2,r2,-128
  803698:	1004c03a 	cmpne	r2,r2,zero
  80369c:	10001d1e 	bne	r2,zero,803714 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8036a0:	00000a06 	br	8036cc <lcd_write_data+0x78>
    if (--i == 0)
  8036a4:	e0bffc17 	ldw	r2,-16(fp)
  8036a8:	10bfffc4 	addi	r2,r2,-1
  8036ac:	e0bffc15 	stw	r2,-16(fp)
  8036b0:	e0bffc17 	ldw	r2,-16(fp)
  8036b4:	1004c03a 	cmpne	r2,r2,zero
  8036b8:	1000041e 	bne	r2,zero,8036cc <lcd_write_data+0x78>
    {
      sp->broken = 1;
  8036bc:	e0fffe17 	ldw	r3,-8(fp)
  8036c0:	00800044 	movi	r2,1
  8036c4:	18800805 	stb	r2,32(r3)
      return;
  8036c8:	00001206 	br	803714 <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8036cc:	e0bffd17 	ldw	r2,-12(fp)
  8036d0:	10800104 	addi	r2,r2,4
  8036d4:	10800037 	ldwio	r2,0(r2)
  8036d8:	1080200c 	andi	r2,r2,128
  8036dc:	1004c03a 	cmpne	r2,r2,zero
  8036e0:	103ff01e 	bne	r2,zero,8036a4 <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  8036e4:	01001904 	movi	r4,100
  8036e8:	08065300 	call	806530 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  8036ec:	e0bffd17 	ldw	r2,-12(fp)
  8036f0:	10800204 	addi	r2,r2,8
  8036f4:	e0ffff03 	ldbu	r3,-4(fp)
  8036f8:	10c00035 	stwio	r3,0(r2)

  sp->address++;
  8036fc:	e0bffe17 	ldw	r2,-8(fp)
  803700:	108008c3 	ldbu	r2,35(r2)
  803704:	10800044 	addi	r2,r2,1
  803708:	1007883a 	mov	r3,r2
  80370c:	e0bffe17 	ldw	r2,-8(fp)
  803710:	10c008c5 	stb	r3,35(r2)
}
  803714:	e037883a 	mov	sp,fp
  803718:	dfc00117 	ldw	ra,4(sp)
  80371c:	df000017 	ldw	fp,0(sp)
  803720:	dec00204 	addi	sp,sp,8
  803724:	f800283a 	ret

00803728 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  803728:	defffc04 	addi	sp,sp,-16
  80372c:	dfc00315 	stw	ra,12(sp)
  803730:	df000215 	stw	fp,8(sp)
  803734:	df000204 	addi	fp,sp,8
  803738:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  80373c:	e13fff17 	ldw	r4,-4(fp)
  803740:	01400044 	movi	r5,1
  803744:	080359c0 	call	80359c <lcd_write_command>

  sp->x = 0;
  803748:	e0bfff17 	ldw	r2,-4(fp)
  80374c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  803750:	e0bfff17 	ldw	r2,-4(fp)
  803754:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  803758:	e0bfff17 	ldw	r2,-4(fp)
  80375c:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803760:	e03ffe15 	stw	zero,-8(fp)
  803764:	00001906 	br	8037cc <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  803768:	e0bffe17 	ldw	r2,-8(fp)
  80376c:	108018e4 	muli	r2,r2,99
  803770:	10c01004 	addi	r3,r2,64
  803774:	e0bfff17 	ldw	r2,-4(fp)
  803778:	1889883a 	add	r4,r3,r2
  80377c:	01400804 	movi	r5,32
  803780:	01801444 	movi	r6,81
  803784:	08075900 	call	807590 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  803788:	e0bffe17 	ldw	r2,-8(fp)
  80378c:	108018e4 	muli	r2,r2,99
  803790:	10c00c04 	addi	r3,r2,48
  803794:	e0bfff17 	ldw	r2,-4(fp)
  803798:	1889883a 	add	r4,r3,r2
  80379c:	01400804 	movi	r5,32
  8037a0:	01800404 	movi	r6,16
  8037a4:	08075900 	call	807590 <memset>
    sp->line[y].width = 0;
  8037a8:	e0bffe17 	ldw	r2,-8(fp)
  8037ac:	e0ffff17 	ldw	r3,-4(fp)
  8037b0:	108018e4 	muli	r2,r2,99
  8037b4:	10c5883a 	add	r2,r2,r3
  8037b8:	10802404 	addi	r2,r2,144
  8037bc:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8037c0:	e0bffe17 	ldw	r2,-8(fp)
  8037c4:	10800044 	addi	r2,r2,1
  8037c8:	e0bffe15 	stw	r2,-8(fp)
  8037cc:	e0bffe17 	ldw	r2,-8(fp)
  8037d0:	10800090 	cmplti	r2,r2,2
  8037d4:	103fe41e 	bne	r2,zero,803768 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  8037d8:	e037883a 	mov	sp,fp
  8037dc:	dfc00117 	ldw	ra,4(sp)
  8037e0:	df000017 	ldw	fp,0(sp)
  8037e4:	dec00204 	addi	sp,sp,8
  8037e8:	f800283a 	ret

008037ec <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  8037ec:	defff604 	addi	sp,sp,-40
  8037f0:	dfc00915 	stw	ra,36(sp)
  8037f4:	df000815 	stw	fp,32(sp)
  8037f8:	dc000715 	stw	r16,28(sp)
  8037fc:	df000704 	addi	fp,sp,28
  803800:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  803804:	e0bfff17 	ldw	r2,-4(fp)
  803808:	10800943 	ldbu	r2,37(r2)
  80380c:	10803fcc 	andi	r2,r2,255
  803810:	1080201c 	xori	r2,r2,128
  803814:	10bfe004 	addi	r2,r2,-128
  803818:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80381c:	e03ffe15 	stw	zero,-8(fp)
  803820:	00006406 	br	8039b4 <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  803824:	e0bffe17 	ldw	r2,-8(fp)
  803828:	e0ffff17 	ldw	r3,-4(fp)
  80382c:	108018e4 	muli	r2,r2,99
  803830:	10c5883a 	add	r2,r2,r3
  803834:	10802404 	addi	r2,r2,144
  803838:	10800043 	ldbu	r2,1(r2)
  80383c:	10803fcc 	andi	r2,r2,255
  803840:	1080201c 	xori	r2,r2,128
  803844:	10bfe004 	addi	r2,r2,-128
  803848:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  80384c:	e0bffe17 	ldw	r2,-8(fp)
  803850:	e0ffff17 	ldw	r3,-4(fp)
  803854:	108018e4 	muli	r2,r2,99
  803858:	10c5883a 	add	r2,r2,r3
  80385c:	10802404 	addi	r2,r2,144
  803860:	10800083 	ldbu	r2,2(r2)
  803864:	10c03fcc 	andi	r3,r2,255
  803868:	e0bffc17 	ldw	r2,-16(fp)
  80386c:	1885383a 	mul	r2,r3,r2
  803870:	1005d23a 	srai	r2,r2,8
  803874:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
  803878:	e0fffa17 	ldw	r3,-24(fp)
  80387c:	e0bffb17 	ldw	r2,-20(fp)
  803880:	18800116 	blt	r3,r2,803888 <lcd_repaint_screen+0x9c>
      offset = 0;
  803884:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  803888:	e03ffd15 	stw	zero,-12(fp)
  80388c:	00004306 	br	80399c <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  803890:	e43ffe17 	ldw	r16,-8(fp)
  803894:	e0fffd17 	ldw	r3,-12(fp)
  803898:	e0bffa17 	ldw	r2,-24(fp)
  80389c:	1889883a 	add	r4,r3,r2
  8038a0:	e17ffb17 	ldw	r5,-20(fp)
  8038a4:	0807a600 	call	807a60 <__modsi3>
  8038a8:	1009883a 	mov	r4,r2
  8038ac:	e0ffff17 	ldw	r3,-4(fp)
  8038b0:	808018e4 	muli	r2,r16,99
  8038b4:	10c5883a 	add	r2,r2,r3
  8038b8:	1105883a 	add	r2,r2,r4
  8038bc:	10801004 	addi	r2,r2,64
  8038c0:	10800003 	ldbu	r2,0(r2)
  8038c4:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  8038c8:	e0bffe17 	ldw	r2,-8(fp)
  8038cc:	e13ffd17 	ldw	r4,-12(fp)
  8038d0:	e0ffff17 	ldw	r3,-4(fp)
  8038d4:	108018e4 	muli	r2,r2,99
  8038d8:	10c5883a 	add	r2,r2,r3
  8038dc:	1105883a 	add	r2,r2,r4
  8038e0:	10800c04 	addi	r2,r2,48
  8038e4:	10800003 	ldbu	r2,0(r2)
  8038e8:	10c03fcc 	andi	r3,r2,255
  8038ec:	18c0201c 	xori	r3,r3,128
  8038f0:	18ffe004 	addi	r3,r3,-128
  8038f4:	e0bff947 	ldb	r2,-27(fp)
  8038f8:	18802526 	beq	r3,r2,803990 <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  8038fc:	e0fffe17 	ldw	r3,-8(fp)
  803900:	d0a00004 	addi	r2,gp,-32768
  803904:	1885883a 	add	r2,r3,r2
  803908:	10800003 	ldbu	r2,0(r2)
  80390c:	1007883a 	mov	r3,r2
  803910:	e0bffd17 	ldw	r2,-12(fp)
  803914:	1885883a 	add	r2,r3,r2
  803918:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
  80391c:	e0fff903 	ldbu	r3,-28(fp)
  803920:	e0bfff17 	ldw	r2,-4(fp)
  803924:	108008c3 	ldbu	r2,35(r2)
  803928:	10803fcc 	andi	r2,r2,255
  80392c:	1080201c 	xori	r2,r2,128
  803930:	10bfe004 	addi	r2,r2,-128
  803934:	18800926 	beq	r3,r2,80395c <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  803938:	e0fff903 	ldbu	r3,-28(fp)
  80393c:	00bfe004 	movi	r2,-128
  803940:	1884b03a 	or	r2,r3,r2
  803944:	11403fcc 	andi	r5,r2,255
  803948:	e13fff17 	ldw	r4,-4(fp)
  80394c:	080359c0 	call	80359c <lcd_write_command>
          sp->address = address;
  803950:	e0fff903 	ldbu	r3,-28(fp)
  803954:	e0bfff17 	ldw	r2,-4(fp)
  803958:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  80395c:	e0bff943 	ldbu	r2,-27(fp)
  803960:	11403fcc 	andi	r5,r2,255
  803964:	e13fff17 	ldw	r4,-4(fp)
  803968:	08036540 	call	803654 <lcd_write_data>
        sp->line[y].visible[x] = c;
  80396c:	e0bffe17 	ldw	r2,-8(fp)
  803970:	e13ffd17 	ldw	r4,-12(fp)
  803974:	e0ffff17 	ldw	r3,-4(fp)
  803978:	108018e4 	muli	r2,r2,99
  80397c:	10c5883a 	add	r2,r2,r3
  803980:	1105883a 	add	r2,r2,r4
  803984:	10c00c04 	addi	r3,r2,48
  803988:	e0bff943 	ldbu	r2,-27(fp)
  80398c:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  803990:	e0bffd17 	ldw	r2,-12(fp)
  803994:	10800044 	addi	r2,r2,1
  803998:	e0bffd15 	stw	r2,-12(fp)
  80399c:	e0bffd17 	ldw	r2,-12(fp)
  8039a0:	10800410 	cmplti	r2,r2,16
  8039a4:	103fba1e 	bne	r2,zero,803890 <lcd_repaint_screen+0xa4>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8039a8:	e0bffe17 	ldw	r2,-8(fp)
  8039ac:	10800044 	addi	r2,r2,1
  8039b0:	e0bffe15 	stw	r2,-8(fp)
  8039b4:	e0bffe17 	ldw	r2,-8(fp)
  8039b8:	10800090 	cmplti	r2,r2,2
  8039bc:	103f991e 	bne	r2,zero,803824 <lcd_repaint_screen+0x38>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  8039c0:	e037883a 	mov	sp,fp
  8039c4:	dfc00217 	ldw	ra,8(sp)
  8039c8:	df000117 	ldw	fp,4(sp)
  8039cc:	dc000017 	ldw	r16,0(sp)
  8039d0:	dec00304 	addi	sp,sp,12
  8039d4:	f800283a 	ret

008039d8 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  8039d8:	defffc04 	addi	sp,sp,-16
  8039dc:	dfc00315 	stw	ra,12(sp)
  8039e0:	df000215 	stw	fp,8(sp)
  8039e4:	df000204 	addi	fp,sp,8
  8039e8:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8039ec:	e03ffe15 	stw	zero,-8(fp)
  8039f0:	00001d06 	br	803a68 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  8039f4:	e0bffe17 	ldw	r2,-8(fp)
  8039f8:	10800048 	cmpgei	r2,r2,1
  8039fc:	10000f1e 	bne	r2,zero,803a3c <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  803a00:	e0bffe17 	ldw	r2,-8(fp)
  803a04:	108018e4 	muli	r2,r2,99
  803a08:	10c01004 	addi	r3,r2,64
  803a0c:	e0bfff17 	ldw	r2,-4(fp)
  803a10:	1889883a 	add	r4,r3,r2
  803a14:	e0bffe17 	ldw	r2,-8(fp)
  803a18:	10800044 	addi	r2,r2,1
  803a1c:	108018e4 	muli	r2,r2,99
  803a20:	10c01004 	addi	r3,r2,64
  803a24:	e0bfff17 	ldw	r2,-4(fp)
  803a28:	1885883a 	add	r2,r3,r2
  803a2c:	100b883a 	mov	r5,r2
  803a30:	01801404 	movi	r6,80
  803a34:	08074f00 	call	8074f0 <memcpy>
  803a38:	00000806 	br	803a5c <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  803a3c:	e0bffe17 	ldw	r2,-8(fp)
  803a40:	108018e4 	muli	r2,r2,99
  803a44:	10c01004 	addi	r3,r2,64
  803a48:	e0bfff17 	ldw	r2,-4(fp)
  803a4c:	1889883a 	add	r4,r3,r2
  803a50:	01400804 	movi	r5,32
  803a54:	01801404 	movi	r6,80
  803a58:	08075900 	call	807590 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803a5c:	e0bffe17 	ldw	r2,-8(fp)
  803a60:	10800044 	addi	r2,r2,1
  803a64:	e0bffe15 	stw	r2,-8(fp)
  803a68:	e0bffe17 	ldw	r2,-8(fp)
  803a6c:	10800090 	cmplti	r2,r2,2
  803a70:	103fe01e 	bne	r2,zero,8039f4 <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  803a74:	e0bfff17 	ldw	r2,-4(fp)
  803a78:	10800883 	ldbu	r2,34(r2)
  803a7c:	10bfffc4 	addi	r2,r2,-1
  803a80:	1007883a 	mov	r3,r2
  803a84:	e0bfff17 	ldw	r2,-4(fp)
  803a88:	10c00885 	stb	r3,34(r2)
}
  803a8c:	e037883a 	mov	sp,fp
  803a90:	dfc00117 	ldw	ra,4(sp)
  803a94:	df000017 	ldw	fp,0(sp)
  803a98:	dec00204 	addi	sp,sp,8
  803a9c:	f800283a 	ret

00803aa0 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  803aa0:	defff804 	addi	sp,sp,-32
  803aa4:	dfc00715 	stw	ra,28(sp)
  803aa8:	df000615 	stw	fp,24(sp)
  803aac:	df000604 	addi	fp,sp,24
  803ab0:	e13ffd15 	stw	r4,-12(fp)
  803ab4:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
  803ab8:	e03ffc15 	stw	zero,-16(fp)
  803abc:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
  803ac0:	e0bffd17 	ldw	r2,-12(fp)
  803ac4:	10800a03 	ldbu	r2,40(r2)
  803ac8:	10803fcc 	andi	r2,r2,255
  803acc:	1080201c 	xori	r2,r2,128
  803ad0:	10bfe004 	addi	r2,r2,-128
  803ad4:	108016d8 	cmpnei	r2,r2,91
  803ad8:	1000491e 	bne	r2,zero,803c00 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
  803adc:	e0bffd17 	ldw	r2,-12(fp)
  803ae0:	10800a04 	addi	r2,r2,40
  803ae4:	10800044 	addi	r2,r2,1
  803ae8:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
  803aec:	00000d06 	br	803b24 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  803af0:	e0bffc17 	ldw	r2,-16(fp)
  803af4:	10c002a4 	muli	r3,r2,10
  803af8:	e0bffa17 	ldw	r2,-24(fp)
  803afc:	10800003 	ldbu	r2,0(r2)
  803b00:	10803fcc 	andi	r2,r2,255
  803b04:	1080201c 	xori	r2,r2,128
  803b08:	10bfe004 	addi	r2,r2,-128
  803b0c:	1885883a 	add	r2,r3,r2
  803b10:	10bff404 	addi	r2,r2,-48
  803b14:	e0bffc15 	stw	r2,-16(fp)
  803b18:	e0bffa17 	ldw	r2,-24(fp)
  803b1c:	10800044 	addi	r2,r2,1
  803b20:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  803b24:	e0bffa17 	ldw	r2,-24(fp)
  803b28:	10800003 	ldbu	r2,0(r2)
  803b2c:	10803fcc 	andi	r2,r2,255
  803b30:	1080201c 	xori	r2,r2,128
  803b34:	10bfe004 	addi	r2,r2,-128
  803b38:	1007883a 	mov	r3,r2
  803b3c:	00802074 	movhi	r2,129
  803b40:	10a5fe04 	addi	r2,r2,-26632
  803b44:	10800017 	ldw	r2,0(r2)
  803b48:	1885883a 	add	r2,r3,r2
  803b4c:	10800003 	ldbu	r2,0(r2)
  803b50:	10803fcc 	andi	r2,r2,255
  803b54:	1080010c 	andi	r2,r2,4
  803b58:	1004c03a 	cmpne	r2,r2,zero
  803b5c:	103fe41e 	bne	r2,zero,803af0 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  803b60:	e0bffa17 	ldw	r2,-24(fp)
  803b64:	10800003 	ldbu	r2,0(r2)
  803b68:	10803fcc 	andi	r2,r2,255
  803b6c:	1080201c 	xori	r2,r2,128
  803b70:	10bfe004 	addi	r2,r2,-128
  803b74:	10800ed8 	cmpnei	r2,r2,59
  803b78:	1000231e 	bne	r2,zero,803c08 <lcd_handle_escape+0x168>
    {
      ptr++;
  803b7c:	e0bffa17 	ldw	r2,-24(fp)
  803b80:	10800044 	addi	r2,r2,1
  803b84:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
  803b88:	00000d06 	br	803bc0 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  803b8c:	e0bffb17 	ldw	r2,-20(fp)
  803b90:	10c002a4 	muli	r3,r2,10
  803b94:	e0bffa17 	ldw	r2,-24(fp)
  803b98:	10800003 	ldbu	r2,0(r2)
  803b9c:	10803fcc 	andi	r2,r2,255
  803ba0:	1080201c 	xori	r2,r2,128
  803ba4:	10bfe004 	addi	r2,r2,-128
  803ba8:	1885883a 	add	r2,r3,r2
  803bac:	10bff404 	addi	r2,r2,-48
  803bb0:	e0bffb15 	stw	r2,-20(fp)
  803bb4:	e0bffa17 	ldw	r2,-24(fp)
  803bb8:	10800044 	addi	r2,r2,1
  803bbc:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  803bc0:	e0bffa17 	ldw	r2,-24(fp)
  803bc4:	10800003 	ldbu	r2,0(r2)
  803bc8:	10803fcc 	andi	r2,r2,255
  803bcc:	1080201c 	xori	r2,r2,128
  803bd0:	10bfe004 	addi	r2,r2,-128
  803bd4:	1007883a 	mov	r3,r2
  803bd8:	00802074 	movhi	r2,129
  803bdc:	10a5fe04 	addi	r2,r2,-26632
  803be0:	10800017 	ldw	r2,0(r2)
  803be4:	1885883a 	add	r2,r3,r2
  803be8:	10800003 	ldbu	r2,0(r2)
  803bec:	10803fcc 	andi	r2,r2,255
  803bf0:	1080010c 	andi	r2,r2,4
  803bf4:	1004c03a 	cmpne	r2,r2,zero
  803bf8:	103fe41e 	bne	r2,zero,803b8c <lcd_handle_escape+0xec>
  803bfc:	00000206 	br	803c08 <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  803c00:	00bfffc4 	movi	r2,-1
  803c04:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
  803c08:	e0bffe07 	ldb	r2,-8(fp)
  803c0c:	e0bfff15 	stw	r2,-4(fp)
  803c10:	e0ffff17 	ldw	r3,-4(fp)
  803c14:	188012a0 	cmpeqi	r2,r3,74
  803c18:	10002f1e 	bne	r2,zero,803cd8 <lcd_handle_escape+0x238>
  803c1c:	e0ffff17 	ldw	r3,-4(fp)
  803c20:	188012c8 	cmpgei	r2,r3,75
  803c24:	1000041e 	bne	r2,zero,803c38 <lcd_handle_escape+0x198>
  803c28:	e0ffff17 	ldw	r3,-4(fp)
  803c2c:	18801220 	cmpeqi	r2,r3,72
  803c30:	1000081e 	bne	r2,zero,803c54 <lcd_handle_escape+0x1b4>
  803c34:	00004906 	br	803d5c <lcd_handle_escape+0x2bc>
  803c38:	e0ffff17 	ldw	r3,-4(fp)
  803c3c:	188012e0 	cmpeqi	r2,r3,75
  803c40:	10002b1e 	bne	r2,zero,803cf0 <lcd_handle_escape+0x250>
  803c44:	e0ffff17 	ldw	r3,-4(fp)
  803c48:	188019a0 	cmpeqi	r2,r3,102
  803c4c:	1000011e 	bne	r2,zero,803c54 <lcd_handle_escape+0x1b4>
  803c50:	00004206 	br	803d5c <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  803c54:	e0bffb17 	ldw	r2,-20(fp)
  803c58:	10800050 	cmplti	r2,r2,1
  803c5c:	1000051e 	bne	r2,zero,803c74 <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
  803c60:	e0bffb17 	ldw	r2,-20(fp)
  803c64:	10bfffc4 	addi	r2,r2,-1
  803c68:	1007883a 	mov	r3,r2
  803c6c:	e0bffd17 	ldw	r2,-12(fp)
  803c70:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  803c74:	e0bffc17 	ldw	r2,-16(fp)
  803c78:	10800050 	cmplti	r2,r2,1
  803c7c:	1000371e 	bne	r2,zero,803d5c <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
  803c80:	e0bffc17 	ldw	r2,-16(fp)
  803c84:	10bfffc4 	addi	r2,r2,-1
  803c88:	1007883a 	mov	r3,r2
  803c8c:	e0bffd17 	ldw	r2,-12(fp)
  803c90:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  803c94:	e0bffd17 	ldw	r2,-12(fp)
  803c98:	10800883 	ldbu	r2,34(r2)
  803c9c:	10803fcc 	andi	r2,r2,255
  803ca0:	10800170 	cmpltui	r2,r2,5
  803ca4:	1000061e 	bne	r2,zero,803cc0 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
  803ca8:	e0fffd17 	ldw	r3,-12(fp)
  803cac:	00800104 	movi	r2,4
  803cb0:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
  803cb4:	00000206 	br	803cc0 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
  803cb8:	e13ffd17 	ldw	r4,-12(fp)
  803cbc:	08039d80 	call	8039d8 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  803cc0:	e0bffd17 	ldw	r2,-12(fp)
  803cc4:	10800883 	ldbu	r2,34(r2)
  803cc8:	10803fcc 	andi	r2,r2,255
  803ccc:	108000e8 	cmpgeui	r2,r2,3
  803cd0:	103ff91e 	bne	r2,zero,803cb8 <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
  803cd4:	00002106 	br	803d5c <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  803cd8:	e0bffc17 	ldw	r2,-16(fp)
  803cdc:	10800098 	cmpnei	r2,r2,2
  803ce0:	10001e1e 	bne	r2,zero,803d5c <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
  803ce4:	e13ffd17 	ldw	r4,-12(fp)
  803ce8:	08037280 	call	803728 <lcd_clear_screen>
    break;
  803cec:	00001b06 	br	803d5c <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  803cf0:	e0bffc17 	ldw	r2,-16(fp)
  803cf4:	10800048 	cmpgei	r2,r2,1
  803cf8:	1000181e 	bne	r2,zero,803d5c <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  803cfc:	e0bffd17 	ldw	r2,-12(fp)
  803d00:	10800843 	ldbu	r2,33(r2)
  803d04:	10803fcc 	andi	r2,r2,255
  803d08:	10801428 	cmpgeui	r2,r2,80
  803d0c:	1000131e 	bne	r2,zero,803d5c <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  803d10:	e0bffd17 	ldw	r2,-12(fp)
  803d14:	10800883 	ldbu	r2,34(r2)
  803d18:	10803fcc 	andi	r2,r2,255
  803d1c:	108018e4 	muli	r2,r2,99
  803d20:	10c01004 	addi	r3,r2,64
  803d24:	e0bffd17 	ldw	r2,-12(fp)
  803d28:	1887883a 	add	r3,r3,r2
  803d2c:	e0bffd17 	ldw	r2,-12(fp)
  803d30:	10800843 	ldbu	r2,33(r2)
  803d34:	10803fcc 	andi	r2,r2,255
  803d38:	1889883a 	add	r4,r3,r2
  803d3c:	e0bffd17 	ldw	r2,-12(fp)
  803d40:	10800843 	ldbu	r2,33(r2)
  803d44:	10c03fcc 	andi	r3,r2,255
  803d48:	00801404 	movi	r2,80
  803d4c:	10c5c83a 	sub	r2,r2,r3
  803d50:	100d883a 	mov	r6,r2
  803d54:	01400804 	movi	r5,32
  803d58:	08075900 	call	807590 <memset>
    }
    break;
  }
}
  803d5c:	e037883a 	mov	sp,fp
  803d60:	dfc00117 	ldw	ra,4(sp)
  803d64:	df000017 	ldw	fp,0(sp)
  803d68:	dec00204 	addi	sp,sp,8
  803d6c:	f800283a 	ret

00803d70 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  803d70:	defff204 	addi	sp,sp,-56
  803d74:	dfc00d15 	stw	ra,52(sp)
  803d78:	df000c15 	stw	fp,48(sp)
  803d7c:	dc000b15 	stw	r16,44(sp)
  803d80:	df000b04 	addi	fp,sp,44
  803d84:	e13ffc15 	stw	r4,-16(fp)
  803d88:	e17ffd15 	stw	r5,-12(fp)
  803d8c:	e1bffe15 	stw	r6,-8(fp)
  803d90:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  803d94:	e0bffe17 	ldw	r2,-8(fp)
  803d98:	1007883a 	mov	r3,r2
  803d9c:	e0bffd17 	ldw	r2,-12(fp)
  803da0:	10c5883a 	add	r2,r2,r3
  803da4:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  803da8:	e0fffc17 	ldw	r3,-16(fp)
  803dac:	00800044 	movi	r2,1
  803db0:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
  803db4:	0000a206 	br	804040 <altera_avalon_lcd_16207_write+0x2d0>
  {
    char c = *ptr;
  803db8:	e0bffd17 	ldw	r2,-12(fp)
  803dbc:	10800003 	ldbu	r2,0(r2)
  803dc0:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
  803dc4:	e0bffc17 	ldw	r2,-16(fp)
  803dc8:	10800903 	ldbu	r2,36(r2)
  803dcc:	10803fcc 	andi	r2,r2,255
  803dd0:	1080201c 	xori	r2,r2,128
  803dd4:	10bfe004 	addi	r2,r2,-128
  803dd8:	1004803a 	cmplt	r2,r2,zero
  803ddc:	10003b1e 	bne	r2,zero,803ecc <altera_avalon_lcd_16207_write+0x15c>
    {
      unsigned int esccount = sp->esccount;
  803de0:	e0bffc17 	ldw	r2,-16(fp)
  803de4:	10800903 	ldbu	r2,36(r2)
  803de8:	10803fcc 	andi	r2,r2,255
  803dec:	1080201c 	xori	r2,r2,128
  803df0:	10bfe004 	addi	r2,r2,-128
  803df4:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  803df8:	e0bff717 	ldw	r2,-36(fp)
  803dfc:	1004c03a 	cmpne	r2,r2,zero
  803e00:	1000031e 	bne	r2,zero,803e10 <altera_avalon_lcd_16207_write+0xa0>
  803e04:	e0bff807 	ldb	r2,-32(fp)
  803e08:	108016d8 	cmpnei	r2,r2,91
  803e0c:	1000111e 	bne	r2,zero,803e54 <altera_avalon_lcd_16207_write+0xe4>
  803e10:	e0bff717 	ldw	r2,-36(fp)
  803e14:	1005003a 	cmpeq	r2,r2,zero
  803e18:	10001a1e 	bne	r2,zero,803e84 <altera_avalon_lcd_16207_write+0x114>
  803e1c:	e0bff807 	ldb	r2,-32(fp)
  803e20:	1007883a 	mov	r3,r2
  803e24:	00802074 	movhi	r2,129
  803e28:	10a5fe04 	addi	r2,r2,-26632
  803e2c:	10800017 	ldw	r2,0(r2)
  803e30:	1885883a 	add	r2,r3,r2
  803e34:	10800003 	ldbu	r2,0(r2)
  803e38:	10803fcc 	andi	r2,r2,255
  803e3c:	1080010c 	andi	r2,r2,4
  803e40:	1004c03a 	cmpne	r2,r2,zero
  803e44:	10000f1e 	bne	r2,zero,803e84 <altera_avalon_lcd_16207_write+0x114>
  803e48:	e0bff807 	ldb	r2,-32(fp)
  803e4c:	10800ee0 	cmpeqi	r2,r2,59
  803e50:	10000c1e 	bne	r2,zero,803e84 <altera_avalon_lcd_16207_write+0x114>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
  803e54:	e0fff717 	ldw	r3,-36(fp)
  803e58:	e0bffc17 	ldw	r2,-16(fp)
  803e5c:	1885883a 	add	r2,r3,r2
  803e60:	10800a04 	addi	r2,r2,40
  803e64:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  803e68:	e17ff807 	ldb	r5,-32(fp)
  803e6c:	e13ffc17 	ldw	r4,-16(fp)
  803e70:	0803aa00 	call	803aa0 <lcd_handle_escape>

        sp->esccount = -1;
  803e74:	e0fffc17 	ldw	r3,-16(fp)
  803e78:	00bfffc4 	movi	r2,-1
  803e7c:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  803e80:	00006c06 	br	804034 <altera_avalon_lcd_16207_write+0x2c4>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  803e84:	e0bffc17 	ldw	r2,-16(fp)
  803e88:	10800903 	ldbu	r2,36(r2)
  803e8c:	10803fcc 	andi	r2,r2,255
  803e90:	108001e8 	cmpgeui	r2,r2,7
  803e94:	1000671e 	bne	r2,zero,804034 <altera_avalon_lcd_16207_write+0x2c4>
      {
        sp->escape[esccount] = c;
  803e98:	e0fff717 	ldw	r3,-36(fp)
  803e9c:	e0bffc17 	ldw	r2,-16(fp)
  803ea0:	1885883a 	add	r2,r3,r2
  803ea4:	10c00a04 	addi	r3,r2,40
  803ea8:	e0bff803 	ldbu	r2,-32(fp)
  803eac:	18800005 	stb	r2,0(r3)
        sp->esccount++;
  803eb0:	e0bffc17 	ldw	r2,-16(fp)
  803eb4:	10800903 	ldbu	r2,36(r2)
  803eb8:	10800044 	addi	r2,r2,1
  803ebc:	1007883a 	mov	r3,r2
  803ec0:	e0bffc17 	ldw	r2,-16(fp)
  803ec4:	10c00905 	stb	r3,36(r2)
  803ec8:	00005a06 	br	804034 <altera_avalon_lcd_16207_write+0x2c4>
      }
    }
    else if (c == 27) /* ESC */
  803ecc:	e0bff807 	ldb	r2,-32(fp)
  803ed0:	108006d8 	cmpnei	r2,r2,27
  803ed4:	1000031e 	bne	r2,zero,803ee4 <altera_avalon_lcd_16207_write+0x174>
    {
      sp->esccount = 0;
  803ed8:	e0bffc17 	ldw	r2,-16(fp)
  803edc:	10000905 	stb	zero,36(r2)
  803ee0:	00005406 	br	804034 <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\r')
  803ee4:	e0bff807 	ldb	r2,-32(fp)
  803ee8:	10800358 	cmpnei	r2,r2,13
  803eec:	1000031e 	bne	r2,zero,803efc <altera_avalon_lcd_16207_write+0x18c>
    {
      sp->x = 0;
  803ef0:	e0bffc17 	ldw	r2,-16(fp)
  803ef4:	10000845 	stb	zero,33(r2)
  803ef8:	00004e06 	br	804034 <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\n')
  803efc:	e0bff807 	ldb	r2,-32(fp)
  803f00:	10800298 	cmpnei	r2,r2,10
  803f04:	1000101e 	bne	r2,zero,803f48 <altera_avalon_lcd_16207_write+0x1d8>
    {
      sp->x = 0;
  803f08:	e0bffc17 	ldw	r2,-16(fp)
  803f0c:	10000845 	stb	zero,33(r2)
      sp->y++;
  803f10:	e0bffc17 	ldw	r2,-16(fp)
  803f14:	10800883 	ldbu	r2,34(r2)
  803f18:	10800044 	addi	r2,r2,1
  803f1c:	1007883a 	mov	r3,r2
  803f20:	e0bffc17 	ldw	r2,-16(fp)
  803f24:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  803f28:	e0bffc17 	ldw	r2,-16(fp)
  803f2c:	10800883 	ldbu	r2,34(r2)
  803f30:	10803fcc 	andi	r2,r2,255
  803f34:	108000f0 	cmpltui	r2,r2,3
  803f38:	10003e1e 	bne	r2,zero,804034 <altera_avalon_lcd_16207_write+0x2c4>
        lcd_scroll_up(sp);
  803f3c:	e13ffc17 	ldw	r4,-16(fp)
  803f40:	08039d80 	call	8039d8 <lcd_scroll_up>
  803f44:	00003b06 	br	804034 <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\b')
  803f48:	e0bff807 	ldb	r2,-32(fp)
  803f4c:	10800218 	cmpnei	r2,r2,8
  803f50:	10000c1e 	bne	r2,zero,803f84 <altera_avalon_lcd_16207_write+0x214>
    {
      if (sp->x > 0)
  803f54:	e0bffc17 	ldw	r2,-16(fp)
  803f58:	10800843 	ldbu	r2,33(r2)
  803f5c:	10803fcc 	andi	r2,r2,255
  803f60:	1005003a 	cmpeq	r2,r2,zero
  803f64:	1000331e 	bne	r2,zero,804034 <altera_avalon_lcd_16207_write+0x2c4>
        sp->x--;
  803f68:	e0bffc17 	ldw	r2,-16(fp)
  803f6c:	10800843 	ldbu	r2,33(r2)
  803f70:	10bfffc4 	addi	r2,r2,-1
  803f74:	1007883a 	mov	r3,r2
  803f78:	e0bffc17 	ldw	r2,-16(fp)
  803f7c:	10c00845 	stb	r3,33(r2)
  803f80:	00002c06 	br	804034 <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (isprint(c))
  803f84:	e0bff807 	ldb	r2,-32(fp)
  803f88:	1007883a 	mov	r3,r2
  803f8c:	00802074 	movhi	r2,129
  803f90:	10a5fe04 	addi	r2,r2,-26632
  803f94:	10800017 	ldw	r2,0(r2)
  803f98:	1885883a 	add	r2,r3,r2
  803f9c:	10800003 	ldbu	r2,0(r2)
  803fa0:	10803fcc 	andi	r2,r2,255
  803fa4:	1080201c 	xori	r2,r2,128
  803fa8:	10bfe004 	addi	r2,r2,-128
  803fac:	108025cc 	andi	r2,r2,151
  803fb0:	1005003a 	cmpeq	r2,r2,zero
  803fb4:	10001f1e 	bne	r2,zero,804034 <altera_avalon_lcd_16207_write+0x2c4>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  803fb8:	e0bffc17 	ldw	r2,-16(fp)
  803fbc:	10800883 	ldbu	r2,34(r2)
  803fc0:	10803fcc 	andi	r2,r2,255
  803fc4:	108000b0 	cmpltui	r2,r2,2
  803fc8:	1000021e 	bne	r2,zero,803fd4 <altera_avalon_lcd_16207_write+0x264>
        lcd_scroll_up(sp);
  803fcc:	e13ffc17 	ldw	r4,-16(fp)
  803fd0:	08039d80 	call	8039d8 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  803fd4:	e0bffc17 	ldw	r2,-16(fp)
  803fd8:	10800843 	ldbu	r2,33(r2)
  803fdc:	10803fcc 	andi	r2,r2,255
  803fe0:	10801428 	cmpgeui	r2,r2,80
  803fe4:	10000d1e 	bne	r2,zero,80401c <altera_avalon_lcd_16207_write+0x2ac>
        sp->line[sp->y].data[sp->x] = c;
  803fe8:	e0bffc17 	ldw	r2,-16(fp)
  803fec:	10800883 	ldbu	r2,34(r2)
  803ff0:	11003fcc 	andi	r4,r2,255
  803ff4:	e0bffc17 	ldw	r2,-16(fp)
  803ff8:	10800843 	ldbu	r2,33(r2)
  803ffc:	11403fcc 	andi	r5,r2,255
  804000:	e0fffc17 	ldw	r3,-16(fp)
  804004:	208018e4 	muli	r2,r4,99
  804008:	10c5883a 	add	r2,r2,r3
  80400c:	1145883a 	add	r2,r2,r5
  804010:	10c01004 	addi	r3,r2,64
  804014:	e0bff803 	ldbu	r2,-32(fp)
  804018:	18800005 	stb	r2,0(r3)

      sp->x++;
  80401c:	e0bffc17 	ldw	r2,-16(fp)
  804020:	10800843 	ldbu	r2,33(r2)
  804024:	10800044 	addi	r2,r2,1
  804028:	1007883a 	mov	r3,r2
  80402c:	e0bffc17 	ldw	r2,-16(fp)
  804030:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  804034:	e0bffd17 	ldw	r2,-12(fp)
  804038:	10800044 	addi	r2,r2,1
  80403c:	e0bffd15 	stw	r2,-12(fp)
  804040:	e0fffd17 	ldw	r3,-12(fp)
  804044:	e0bffb17 	ldw	r2,-20(fp)
  804048:	18bf5b36 	bltu	r3,r2,803db8 <altera_avalon_lcd_16207_write+0x48>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  80404c:	00800404 	movi	r2,16
  804050:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804054:	e03ffa15 	stw	zero,-24(fp)
  804058:	00003606 	br	804134 <altera_avalon_lcd_16207_write+0x3c4>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  80405c:	00801404 	movi	r2,80
  804060:	e0bff615 	stw	r2,-40(fp)
  804064:	00001106 	br	8040ac <altera_avalon_lcd_16207_write+0x33c>
      if (sp->line[y].data[width-1] != ' ')
  804068:	e13ffa17 	ldw	r4,-24(fp)
  80406c:	e0bff617 	ldw	r2,-40(fp)
  804070:	117fffc4 	addi	r5,r2,-1
  804074:	e0fffc17 	ldw	r3,-16(fp)
  804078:	208018e4 	muli	r2,r4,99
  80407c:	10c5883a 	add	r2,r2,r3
  804080:	1145883a 	add	r2,r2,r5
  804084:	10801004 	addi	r2,r2,64
  804088:	10800003 	ldbu	r2,0(r2)
  80408c:	10803fcc 	andi	r2,r2,255
  804090:	1080201c 	xori	r2,r2,128
  804094:	10bfe004 	addi	r2,r2,-128
  804098:	10800818 	cmpnei	r2,r2,32
  80409c:	1000061e 	bne	r2,zero,8040b8 <altera_avalon_lcd_16207_write+0x348>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  8040a0:	e0bff617 	ldw	r2,-40(fp)
  8040a4:	10bfffc4 	addi	r2,r2,-1
  8040a8:	e0bff615 	stw	r2,-40(fp)
  8040ac:	e0bff617 	ldw	r2,-40(fp)
  8040b0:	10800048 	cmpgei	r2,r2,1
  8040b4:	103fec1e 	bne	r2,zero,804068 <altera_avalon_lcd_16207_write+0x2f8>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  8040b8:	e0bff617 	ldw	r2,-40(fp)
  8040bc:	10800448 	cmpgei	r2,r2,17
  8040c0:	1000031e 	bne	r2,zero,8040d0 <altera_avalon_lcd_16207_write+0x360>
      width = ALT_LCD_WIDTH;
  8040c4:	00800404 	movi	r2,16
  8040c8:	e0bff615 	stw	r2,-40(fp)
  8040cc:	00000306 	br	8040dc <altera_avalon_lcd_16207_write+0x36c>
    else
      width++;
  8040d0:	e0bff617 	ldw	r2,-40(fp)
  8040d4:	10800044 	addi	r2,r2,1
  8040d8:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
  8040dc:	e13ffa17 	ldw	r4,-24(fp)
  8040e0:	e0bff617 	ldw	r2,-40(fp)
  8040e4:	100b883a 	mov	r5,r2
  8040e8:	e0fffc17 	ldw	r3,-16(fp)
  8040ec:	208018e4 	muli	r2,r4,99
  8040f0:	10c5883a 	add	r2,r2,r3
  8040f4:	10802404 	addi	r2,r2,144
  8040f8:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
  8040fc:	e0fff917 	ldw	r3,-28(fp)
  804100:	e0bff617 	ldw	r2,-40(fp)
  804104:	1880020e 	bge	r3,r2,804110 <altera_avalon_lcd_16207_write+0x3a0>
      widthmax = width;
  804108:	e0bff617 	ldw	r2,-40(fp)
  80410c:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  804110:	e0bffa17 	ldw	r2,-24(fp)
  804114:	e0fffc17 	ldw	r3,-16(fp)
  804118:	108018e4 	muli	r2,r2,99
  80411c:	10c5883a 	add	r2,r2,r3
  804120:	10802404 	addi	r2,r2,144
  804124:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804128:	e0bffa17 	ldw	r2,-24(fp)
  80412c:	10800044 	addi	r2,r2,1
  804130:	e0bffa15 	stw	r2,-24(fp)
  804134:	e0bffa17 	ldw	r2,-24(fp)
  804138:	10800090 	cmplti	r2,r2,2
  80413c:	103fc71e 	bne	r2,zero,80405c <altera_avalon_lcd_16207_write+0x2ec>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  804140:	e0bff917 	ldw	r2,-28(fp)
  804144:	10800448 	cmpgei	r2,r2,17
  804148:	1000031e 	bne	r2,zero,804158 <altera_avalon_lcd_16207_write+0x3e8>
    sp->scrollmax = 0;
  80414c:	e0bffc17 	ldw	r2,-16(fp)
  804150:	10000985 	stb	zero,38(r2)
  804154:	00002d06 	br	80420c <altera_avalon_lcd_16207_write+0x49c>
  else
  {
    widthmax *= 2;
  804158:	e0bff917 	ldw	r2,-28(fp)
  80415c:	1085883a 	add	r2,r2,r2
  804160:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
  804164:	e0bff917 	ldw	r2,-28(fp)
  804168:	1007883a 	mov	r3,r2
  80416c:	e0bffc17 	ldw	r2,-16(fp)
  804170:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804174:	e03ffa15 	stw	zero,-24(fp)
  804178:	00002106 	br	804200 <altera_avalon_lcd_16207_write+0x490>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  80417c:	e0bffa17 	ldw	r2,-24(fp)
  804180:	e0fffc17 	ldw	r3,-16(fp)
  804184:	108018e4 	muli	r2,r2,99
  804188:	10c5883a 	add	r2,r2,r3
  80418c:	10802404 	addi	r2,r2,144
  804190:	10800043 	ldbu	r2,1(r2)
  804194:	10803fcc 	andi	r2,r2,255
  804198:	1080201c 	xori	r2,r2,128
  80419c:	10bfe004 	addi	r2,r2,-128
  8041a0:	10800450 	cmplti	r2,r2,17
  8041a4:	1000131e 	bne	r2,zero,8041f4 <altera_avalon_lcd_16207_write+0x484>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  8041a8:	e43ffa17 	ldw	r16,-24(fp)
  8041ac:	e0bffa17 	ldw	r2,-24(fp)
  8041b0:	e0fffc17 	ldw	r3,-16(fp)
  8041b4:	108018e4 	muli	r2,r2,99
  8041b8:	10c5883a 	add	r2,r2,r3
  8041bc:	10802404 	addi	r2,r2,144
  8041c0:	10800043 	ldbu	r2,1(r2)
  8041c4:	10803fcc 	andi	r2,r2,255
  8041c8:	1080201c 	xori	r2,r2,128
  8041cc:	10bfe004 	addi	r2,r2,-128
  8041d0:	1008923a 	slli	r4,r2,8
  8041d4:	e17ff917 	ldw	r5,-28(fp)
  8041d8:	0807a000 	call	807a00 <__divsi3>
  8041dc:	1009883a 	mov	r4,r2
  8041e0:	e0fffc17 	ldw	r3,-16(fp)
  8041e4:	808018e4 	muli	r2,r16,99
  8041e8:	10c5883a 	add	r2,r2,r3
  8041ec:	10802404 	addi	r2,r2,144
  8041f0:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8041f4:	e0bffa17 	ldw	r2,-24(fp)
  8041f8:	10800044 	addi	r2,r2,1
  8041fc:	e0bffa15 	stw	r2,-24(fp)
  804200:	e0bffa17 	ldw	r2,-24(fp)
  804204:	10800090 	cmplti	r2,r2,2
  804208:	103fdc1e 	bne	r2,zero,80417c <altera_avalon_lcd_16207_write+0x40c>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  80420c:	e0bffc17 	ldw	r2,-16(fp)
  804210:	10800943 	ldbu	r2,37(r2)
  804214:	10803fcc 	andi	r2,r2,255
  804218:	1080201c 	xori	r2,r2,128
  80421c:	10bfe004 	addi	r2,r2,-128
  804220:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
  804224:	e13ffc17 	ldw	r4,-16(fp)
  804228:	08037ec0 	call	8037ec <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  80422c:	e0bffc17 	ldw	r2,-16(fp)
  804230:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  804234:	e0bffc17 	ldw	r2,-16(fp)
  804238:	10800943 	ldbu	r2,37(r2)
  80423c:	10c03fcc 	andi	r3,r2,255
  804240:	18c0201c 	xori	r3,r3,128
  804244:	18ffe004 	addi	r3,r3,-128
  804248:	e0bff517 	ldw	r2,-44(fp)
  80424c:	18800426 	beq	r3,r2,804260 <altera_avalon_lcd_16207_write+0x4f0>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  804250:	e0fffc17 	ldw	r3,-16(fp)
  804254:	00800044 	movi	r2,1
  804258:	188009c5 	stb	r2,39(r3)
  }
  80425c:	003feb06 	br	80420c <altera_avalon_lcd_16207_write+0x49c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  804260:	e0bffe17 	ldw	r2,-8(fp)
}
  804264:	e037883a 	mov	sp,fp
  804268:	dfc00217 	ldw	ra,8(sp)
  80426c:	df000117 	ldw	fp,4(sp)
  804270:	dc000017 	ldw	r16,0(sp)
  804274:	dec00304 	addi	sp,sp,12
  804278:	f800283a 	ret

0080427c <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  80427c:	defffc04 	addi	sp,sp,-16
  804280:	dfc00315 	stw	ra,12(sp)
  804284:	df000215 	stw	fp,8(sp)
  804288:	df000204 	addi	fp,sp,8
  80428c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  804290:	e0bfff17 	ldw	r2,-4(fp)
  804294:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  804298:	e0bffe17 	ldw	r2,-8(fp)
  80429c:	10800943 	ldbu	r2,37(r2)
  8042a0:	10803fcc 	andi	r2,r2,255
  8042a4:	1080201c 	xori	r2,r2,128
  8042a8:	10bfe004 	addi	r2,r2,-128
  8042ac:	10c00044 	addi	r3,r2,1
  8042b0:	e0bffe17 	ldw	r2,-8(fp)
  8042b4:	10800983 	ldbu	r2,38(r2)
  8042b8:	10803fcc 	andi	r2,r2,255
  8042bc:	1080201c 	xori	r2,r2,128
  8042c0:	10bfe004 	addi	r2,r2,-128
  8042c4:	18800316 	blt	r3,r2,8042d4 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
  8042c8:	e0bffe17 	ldw	r2,-8(fp)
  8042cc:	10000945 	stb	zero,37(r2)
  8042d0:	00000606 	br	8042ec <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
  8042d4:	e0bffe17 	ldw	r2,-8(fp)
  8042d8:	10800943 	ldbu	r2,37(r2)
  8042dc:	10800044 	addi	r2,r2,1
  8042e0:	1007883a 	mov	r3,r2
  8042e4:	e0bffe17 	ldw	r2,-8(fp)
  8042e8:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  8042ec:	e0bffe17 	ldw	r2,-8(fp)
  8042f0:	10800983 	ldbu	r2,38(r2)
  8042f4:	10803fcc 	andi	r2,r2,255
  8042f8:	1080201c 	xori	r2,r2,128
  8042fc:	10bfe004 	addi	r2,r2,-128
  804300:	10800050 	cmplti	r2,r2,1
  804304:	1000091e 	bne	r2,zero,80432c <alt_lcd_16207_timeout+0xb0>
  804308:	e0bffe17 	ldw	r2,-8(fp)
  80430c:	108009c3 	ldbu	r2,39(r2)
  804310:	10803fcc 	andi	r2,r2,255
  804314:	1080201c 	xori	r2,r2,128
  804318:	10bfe004 	addi	r2,r2,-128
  80431c:	1004c03a 	cmpne	r2,r2,zero
  804320:	1000021e 	bne	r2,zero,80432c <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
  804324:	e13ffe17 	ldw	r4,-8(fp)
  804328:	08037ec0 	call	8037ec <lcd_repaint_screen>

  return sp->period;
  80432c:	e0bffe17 	ldw	r2,-8(fp)
  804330:	10800717 	ldw	r2,28(r2)
}
  804334:	e037883a 	mov	sp,fp
  804338:	dfc00117 	ldw	ra,4(sp)
  80433c:	df000017 	ldw	fp,0(sp)
  804340:	dec00204 	addi	sp,sp,8
  804344:	f800283a 	ret

00804348 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  804348:	defffc04 	addi	sp,sp,-16
  80434c:	dfc00315 	stw	ra,12(sp)
  804350:	df000215 	stw	fp,8(sp)
  804354:	df000204 	addi	fp,sp,8
  804358:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  80435c:	e0bfff17 	ldw	r2,-4(fp)
  804360:	10800017 	ldw	r2,0(r2)
  804364:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  804368:	e0bfff17 	ldw	r2,-4(fp)
  80436c:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  804370:	010ea604 	movi	r4,15000
  804374:	08065300 	call	806530 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  804378:	e0bffe17 	ldw	r2,-8(fp)
  80437c:	1007883a 	mov	r3,r2
  804380:	00800c04 	movi	r2,48
  804384:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  804388:	01040104 	movi	r4,4100
  80438c:	08065300 	call	806530 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  804390:	e0bffe17 	ldw	r2,-8(fp)
  804394:	1007883a 	mov	r3,r2
  804398:	00800c04 	movi	r2,48
  80439c:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  8043a0:	0100fa04 	movi	r4,1000
  8043a4:	08065300 	call	806530 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8043a8:	e0bffe17 	ldw	r2,-8(fp)
  8043ac:	1007883a 	mov	r3,r2
  8043b0:	00800c04 	movi	r2,48
  8043b4:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  8043b8:	e13fff17 	ldw	r4,-4(fp)
  8043bc:	01400e04 	movi	r5,56
  8043c0:	080359c0 	call	80359c <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  8043c4:	e13fff17 	ldw	r4,-4(fp)
  8043c8:	01400204 	movi	r5,8
  8043cc:	080359c0 	call	80359c <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  8043d0:	e13fff17 	ldw	r4,-4(fp)
  8043d4:	08037280 	call	803728 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  8043d8:	e13fff17 	ldw	r4,-4(fp)
  8043dc:	01400184 	movi	r5,6
  8043e0:	080359c0 	call	80359c <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  8043e4:	e13fff17 	ldw	r4,-4(fp)
  8043e8:	01400304 	movi	r5,12
  8043ec:	080359c0 	call	80359c <lcd_write_command>

  sp->esccount = -1;
  8043f0:	e0ffff17 	ldw	r3,-4(fp)
  8043f4:	00bfffc4 	movi	r2,-1
  8043f8:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
  8043fc:	e0bfff17 	ldw	r2,-4(fp)
  804400:	11000a04 	addi	r4,r2,40
  804404:	000b883a 	mov	r5,zero
  804408:	01800204 	movi	r6,8
  80440c:	08075900 	call	807590 <memset>

  sp->scrollpos = 0;
  804410:	e0bfff17 	ldw	r2,-4(fp)
  804414:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  804418:	e0bfff17 	ldw	r2,-4(fp)
  80441c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  804420:	e0bfff17 	ldw	r2,-4(fp)
  804424:	100009c5 	stb	zero,39(r2)
  804428:	00802074 	movhi	r2,129
  80442c:	10a60504 	addi	r2,r2,-26604
  804430:	10800017 	ldw	r2,0(r2)
  804434:	1009883a 	mov	r4,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  804438:	01400284 	movi	r5,10
  80443c:	0807ac00 	call	807ac0 <__udivsi3>
  804440:	1007883a 	mov	r3,r2
  804444:	e0bfff17 	ldw	r2,-4(fp)
  804448:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  80444c:	e0bfff17 	ldw	r2,-4(fp)
  804450:	11000104 	addi	r4,r2,4
  804454:	e0bfff17 	ldw	r2,-4(fp)
  804458:	10800717 	ldw	r2,28(r2)
  80445c:	100b883a 	mov	r5,r2
  804460:	01802034 	movhi	r6,128
  804464:	31909f04 	addi	r6,r6,17020
  804468:	e1ffff17 	ldw	r7,-4(fp)
  80446c:	08056600 	call	805660 <alt_alarm_start>
}
  804470:	e037883a 	mov	sp,fp
  804474:	dfc00117 	ldw	ra,4(sp)
  804478:	df000017 	ldw	fp,0(sp)
  80447c:	dec00204 	addi	sp,sp,8
  804480:	f800283a 	ret

00804484 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  804484:	defffa04 	addi	sp,sp,-24
  804488:	dfc00515 	stw	ra,20(sp)
  80448c:	df000415 	stw	fp,16(sp)
  804490:	df000404 	addi	fp,sp,16
  804494:	e13ffd15 	stw	r4,-12(fp)
  804498:	e17ffe15 	stw	r5,-8(fp)
  80449c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  8044a0:	e0bffd17 	ldw	r2,-12(fp)
  8044a4:	10800017 	ldw	r2,0(r2)
  8044a8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  8044ac:	e0bffc17 	ldw	r2,-16(fp)
  8044b0:	11000a04 	addi	r4,r2,40
  8044b4:	e0bffd17 	ldw	r2,-12(fp)
  8044b8:	11c00217 	ldw	r7,8(r2)
  8044bc:	e17ffe17 	ldw	r5,-8(fp)
  8044c0:	e1bfff17 	ldw	r6,-4(fp)
  8044c4:	0803d700 	call	803d70 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  8044c8:	e037883a 	mov	sp,fp
  8044cc:	dfc00117 	ldw	ra,4(sp)
  8044d0:	df000017 	ldw	fp,0(sp)
  8044d4:	dec00204 	addi	sp,sp,8
  8044d8:	f800283a 	ret

008044dc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  8044dc:	defffa04 	addi	sp,sp,-24
  8044e0:	dfc00515 	stw	ra,20(sp)
  8044e4:	df000415 	stw	fp,16(sp)
  8044e8:	df000404 	addi	fp,sp,16
  8044ec:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  8044f0:	e0bfff17 	ldw	r2,-4(fp)
  8044f4:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  8044f8:	e0bfff17 	ldw	r2,-4(fp)
  8044fc:	10800104 	addi	r2,r2,4
  804500:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804504:	0005303a 	rdctl	r2,status
  804508:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80450c:	e0fffd17 	ldw	r3,-12(fp)
  804510:	00bfff84 	movi	r2,-2
  804514:	1884703a 	and	r2,r3,r2
  804518:	1001703a 	wrctl	status,r2
  
  return context;
  80451c:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  804520:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
  804524:	08064240 	call	806424 <alt_tick>
  804528:	e0bffe17 	ldw	r2,-8(fp)
  80452c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804530:	e0bffc17 	ldw	r2,-16(fp)
  804534:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  804538:	e037883a 	mov	sp,fp
  80453c:	dfc00117 	ldw	ra,4(sp)
  804540:	df000017 	ldw	fp,0(sp)
  804544:	dec00204 	addi	sp,sp,8
  804548:	f800283a 	ret

0080454c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  80454c:	defff804 	addi	sp,sp,-32
  804550:	dfc00715 	stw	ra,28(sp)
  804554:	df000615 	stw	fp,24(sp)
  804558:	df000604 	addi	fp,sp,24
  80455c:	e13ffc15 	stw	r4,-16(fp)
  804560:	e17ffd15 	stw	r5,-12(fp)
  804564:	e1bffe15 	stw	r6,-8(fp)
  804568:	e1ffff15 	stw	r7,-4(fp)
  80456c:	e0bfff17 	ldw	r2,-4(fp)
  804570:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  804574:	00802074 	movhi	r2,129
  804578:	10a60504 	addi	r2,r2,-26604
  80457c:	10800017 	ldw	r2,0(r2)
  804580:	1004c03a 	cmpne	r2,r2,zero
  804584:	1000041e 	bne	r2,zero,804598 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
  804588:	00c02074 	movhi	r3,129
  80458c:	18e60504 	addi	r3,r3,-26604
  804590:	e0bffb17 	ldw	r2,-20(fp)
  804594:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  804598:	e0bffc17 	ldw	r2,-16(fp)
  80459c:	10800104 	addi	r2,r2,4
  8045a0:	1007883a 	mov	r3,r2
  8045a4:	008001c4 	movi	r2,7
  8045a8:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  8045ac:	d8000015 	stw	zero,0(sp)
  8045b0:	e13ffd17 	ldw	r4,-12(fp)
  8045b4:	e17ffe17 	ldw	r5,-8(fp)
  8045b8:	01802034 	movhi	r6,128
  8045bc:	31913704 	addi	r6,r6,17628
  8045c0:	e1fffc17 	ldw	r7,-16(fp)
  8045c4:	0805c600 	call	805c60 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  8045c8:	e037883a 	mov	sp,fp
  8045cc:	dfc00117 	ldw	ra,4(sp)
  8045d0:	df000017 	ldw	fp,0(sp)
  8045d4:	dec00204 	addi	sp,sp,8
  8045d8:	f800283a 	ret

008045dc <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  8045dc:	defffa04 	addi	sp,sp,-24
  8045e0:	dfc00515 	stw	ra,20(sp)
  8045e4:	df000415 	stw	fp,16(sp)
  8045e8:	df000404 	addi	fp,sp,16
  8045ec:	e13ffd15 	stw	r4,-12(fp)
  8045f0:	e17ffe15 	stw	r5,-8(fp)
  8045f4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8045f8:	e0bffd17 	ldw	r2,-12(fp)
  8045fc:	10800017 	ldw	r2,0(r2)
  804600:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  804604:	e0bffc17 	ldw	r2,-16(fp)
  804608:	11000a04 	addi	r4,r2,40
  80460c:	e0bffd17 	ldw	r2,-12(fp)
  804610:	11c00217 	ldw	r7,8(r2)
  804614:	e17ffe17 	ldw	r5,-8(fp)
  804618:	e1bfff17 	ldw	r6,-4(fp)
  80461c:	0804ad40 	call	804ad4 <altera_avalon_uart_read>
      fd->fd_flags);
}
  804620:	e037883a 	mov	sp,fp
  804624:	dfc00117 	ldw	ra,4(sp)
  804628:	df000017 	ldw	fp,0(sp)
  80462c:	dec00204 	addi	sp,sp,8
  804630:	f800283a 	ret

00804634 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  804634:	defffa04 	addi	sp,sp,-24
  804638:	dfc00515 	stw	ra,20(sp)
  80463c:	df000415 	stw	fp,16(sp)
  804640:	df000404 	addi	fp,sp,16
  804644:	e13ffd15 	stw	r4,-12(fp)
  804648:	e17ffe15 	stw	r5,-8(fp)
  80464c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  804650:	e0bffd17 	ldw	r2,-12(fp)
  804654:	10800017 	ldw	r2,0(r2)
  804658:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  80465c:	e0bffc17 	ldw	r2,-16(fp)
  804660:	11000a04 	addi	r4,r2,40
  804664:	e0bffd17 	ldw	r2,-12(fp)
  804668:	11c00217 	ldw	r7,8(r2)
  80466c:	e17ffe17 	ldw	r5,-8(fp)
  804670:	e1bfff17 	ldw	r6,-4(fp)
  804674:	0804d640 	call	804d64 <altera_avalon_uart_write>
      fd->fd_flags);
}
  804678:	e037883a 	mov	sp,fp
  80467c:	dfc00117 	ldw	ra,4(sp)
  804680:	df000017 	ldw	fp,0(sp)
  804684:	dec00204 	addi	sp,sp,8
  804688:	f800283a 	ret

0080468c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  80468c:	defffc04 	addi	sp,sp,-16
  804690:	dfc00315 	stw	ra,12(sp)
  804694:	df000215 	stw	fp,8(sp)
  804698:	df000204 	addi	fp,sp,8
  80469c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8046a0:	e0bfff17 	ldw	r2,-4(fp)
  8046a4:	10800017 	ldw	r2,0(r2)
  8046a8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  8046ac:	e0bffe17 	ldw	r2,-8(fp)
  8046b0:	11000a04 	addi	r4,r2,40
  8046b4:	e0bfff17 	ldw	r2,-4(fp)
  8046b8:	11400217 	ldw	r5,8(r2)
  8046bc:	0804a740 	call	804a74 <altera_avalon_uart_close>
}
  8046c0:	e037883a 	mov	sp,fp
  8046c4:	dfc00117 	ldw	ra,4(sp)
  8046c8:	df000017 	ldw	fp,0(sp)
  8046cc:	dec00204 	addi	sp,sp,8
  8046d0:	f800283a 	ret

008046d4 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  8046d4:	defff704 	addi	sp,sp,-36
  8046d8:	dfc00815 	stw	ra,32(sp)
  8046dc:	df000715 	stw	fp,28(sp)
  8046e0:	df000704 	addi	fp,sp,28
  8046e4:	e13ffc15 	stw	r4,-16(fp)
  8046e8:	e17ffd15 	stw	r5,-12(fp)
  8046ec:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
  8046f0:	e0bffc17 	ldw	r2,-16(fp)
  8046f4:	10800017 	ldw	r2,0(r2)
  8046f8:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  8046fc:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  804700:	1004c03a 	cmpne	r2,r2,zero
  804704:	1000061e 	bne	r2,zero,804720 <altera_avalon_uart_init+0x4c>
  804708:	0005883a 	mov	r2,zero
  80470c:	1004c03a 	cmpne	r2,r2,zero
  804710:	1000031e 	bne	r2,zero,804720 <altera_avalon_uart_init+0x4c>
  804714:	0005883a 	mov	r2,zero
  804718:	1005003a 	cmpeq	r2,r2,zero
  80471c:	1000031e 	bne	r2,zero,80472c <altera_avalon_uart_init+0x58>
  804720:	00800044 	movi	r2,1
  804724:	e0bfff15 	stw	r2,-4(fp)
  804728:	00000106 	br	804730 <altera_avalon_uart_init+0x5c>
  80472c:	e03fff15 	stw	zero,-4(fp)
  804730:	e0bfff17 	ldw	r2,-4(fp)
  804734:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  804738:	e0bffa17 	ldw	r2,-24(fp)
  80473c:	1004c03a 	cmpne	r2,r2,zero
  804740:	1000111e 	bne	r2,zero,804788 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  804744:	e0fffc17 	ldw	r3,-16(fp)
  804748:	00832004 	movi	r2,3200
  80474c:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  804750:	e0bffb17 	ldw	r2,-20(fp)
  804754:	11000304 	addi	r4,r2,12
  804758:	e0bffc17 	ldw	r2,-16(fp)
  80475c:	10800117 	ldw	r2,4(r2)
  804760:	1007883a 	mov	r3,r2
  804764:	2005883a 	mov	r2,r4
  804768:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  80476c:	d8000015 	stw	zero,0(sp)
  804770:	e13ffd17 	ldw	r4,-12(fp)
  804774:	e17ffe17 	ldw	r5,-8(fp)
  804778:	01802034 	movhi	r6,128
  80477c:	3191e704 	addi	r6,r6,18332
  804780:	e1fffc17 	ldw	r7,-16(fp)
  804784:	0805c600 	call	805c60 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  804788:	e037883a 	mov	sp,fp
  80478c:	dfc00117 	ldw	ra,4(sp)
  804790:	df000017 	ldw	fp,0(sp)
  804794:	dec00204 	addi	sp,sp,8
  804798:	f800283a 	ret

0080479c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  80479c:	defffa04 	addi	sp,sp,-24
  8047a0:	dfc00515 	stw	ra,20(sp)
  8047a4:	df000415 	stw	fp,16(sp)
  8047a8:	df000404 	addi	fp,sp,16
  8047ac:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  8047b0:	e0bfff17 	ldw	r2,-4(fp)
  8047b4:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
  8047b8:	e0bffd17 	ldw	r2,-12(fp)
  8047bc:	10800017 	ldw	r2,0(r2)
  8047c0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  8047c4:	e0bffc17 	ldw	r2,-16(fp)
  8047c8:	10800204 	addi	r2,r2,8
  8047cc:	10800037 	ldwio	r2,0(r2)
  8047d0:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  8047d4:	e0bffc17 	ldw	r2,-16(fp)
  8047d8:	10800204 	addi	r2,r2,8
  8047dc:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  8047e0:	e0bffc17 	ldw	r2,-16(fp)
  8047e4:	10800204 	addi	r2,r2,8
  8047e8:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  8047ec:	e0bffe17 	ldw	r2,-8(fp)
  8047f0:	1080200c 	andi	r2,r2,128
  8047f4:	1005003a 	cmpeq	r2,r2,zero
  8047f8:	1000031e 	bne	r2,zero,804808 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
  8047fc:	e13ffd17 	ldw	r4,-12(fp)
  804800:	e17ffe17 	ldw	r5,-8(fp)
  804804:	08048380 	call	804838 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  804808:	e0bffe17 	ldw	r2,-8(fp)
  80480c:	1081100c 	andi	r2,r2,1088
  804810:	1005003a 	cmpeq	r2,r2,zero
  804814:	1000031e 	bne	r2,zero,804824 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  804818:	e13ffd17 	ldw	r4,-12(fp)
  80481c:	e17ffe17 	ldw	r5,-8(fp)
  804820:	08049180 	call	804918 <altera_avalon_uart_txirq>
  }
  

}
  804824:	e037883a 	mov	sp,fp
  804828:	dfc00117 	ldw	ra,4(sp)
  80482c:	df000017 	ldw	fp,0(sp)
  804830:	dec00204 	addi	sp,sp,8
  804834:	f800283a 	ret

00804838 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  804838:	defffc04 	addi	sp,sp,-16
  80483c:	df000315 	stw	fp,12(sp)
  804840:	df000304 	addi	fp,sp,12
  804844:	e13ffe15 	stw	r4,-8(fp)
  804848:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  80484c:	e0bfff17 	ldw	r2,-4(fp)
  804850:	108000cc 	andi	r2,r2,3
  804854:	1004c03a 	cmpne	r2,r2,zero
  804858:	10002b1e 	bne	r2,zero,804908 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  80485c:	e0bffe17 	ldw	r2,-8(fp)
  804860:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  804864:	e0bffe17 	ldw	r2,-8(fp)
  804868:	10800317 	ldw	r2,12(r2)
  80486c:	10800044 	addi	r2,r2,1
  804870:	10800fcc 	andi	r2,r2,63
  804874:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  804878:	e0bffe17 	ldw	r2,-8(fp)
  80487c:	11000317 	ldw	r4,12(r2)
  804880:	e0bffe17 	ldw	r2,-8(fp)
  804884:	10800017 	ldw	r2,0(r2)
  804888:	10800037 	ldwio	r2,0(r2)
  80488c:	1007883a 	mov	r3,r2
  804890:	e0bffe17 	ldw	r2,-8(fp)
  804894:	2085883a 	add	r2,r4,r2
  804898:	10800704 	addi	r2,r2,28
  80489c:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
  8048a0:	e0fffe17 	ldw	r3,-8(fp)
  8048a4:	e0bffd17 	ldw	r2,-12(fp)
  8048a8:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8048ac:	e0bffe17 	ldw	r2,-8(fp)
  8048b0:	10800317 	ldw	r2,12(r2)
  8048b4:	10800044 	addi	r2,r2,1
  8048b8:	10800fcc 	andi	r2,r2,63
  8048bc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  8048c0:	e0bffe17 	ldw	r2,-8(fp)
  8048c4:	10c00217 	ldw	r3,8(r2)
  8048c8:	e0bffd17 	ldw	r2,-12(fp)
  8048cc:	18800e1e 	bne	r3,r2,804908 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  8048d0:	e0bffe17 	ldw	r2,-8(fp)
  8048d4:	10c00117 	ldw	r3,4(r2)
  8048d8:	00bfdfc4 	movi	r2,-129
  8048dc:	1886703a 	and	r3,r3,r2
  8048e0:	e0bffe17 	ldw	r2,-8(fp)
  8048e4:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  8048e8:	e0bffe17 	ldw	r2,-8(fp)
  8048ec:	10800017 	ldw	r2,0(r2)
  8048f0:	11000304 	addi	r4,r2,12
  8048f4:	e0bffe17 	ldw	r2,-8(fp)
  8048f8:	10800117 	ldw	r2,4(r2)
  8048fc:	1007883a 	mov	r3,r2
  804900:	2005883a 	mov	r2,r4
  804904:	10c00035 	stwio	r3,0(r2)
  }   
}
  804908:	e037883a 	mov	sp,fp
  80490c:	df000017 	ldw	fp,0(sp)
  804910:	dec00104 	addi	sp,sp,4
  804914:	f800283a 	ret

00804918 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  804918:	defffd04 	addi	sp,sp,-12
  80491c:	df000215 	stw	fp,8(sp)
  804920:	df000204 	addi	fp,sp,8
  804924:	e13ffe15 	stw	r4,-8(fp)
  804928:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  80492c:	e0bffe17 	ldw	r2,-8(fp)
  804930:	10c00417 	ldw	r3,16(r2)
  804934:	e0bffe17 	ldw	r2,-8(fp)
  804938:	10800517 	ldw	r2,20(r2)
  80493c:	18803626 	beq	r3,r2,804a18 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  804940:	e0bffe17 	ldw	r2,-8(fp)
  804944:	10800617 	ldw	r2,24(r2)
  804948:	1080008c 	andi	r2,r2,2
  80494c:	1005003a 	cmpeq	r2,r2,zero
  804950:	1000041e 	bne	r2,zero,804964 <altera_avalon_uart_txirq+0x4c>
  804954:	e0bfff17 	ldw	r2,-4(fp)
  804958:	1082000c 	andi	r2,r2,2048
  80495c:	1005003a 	cmpeq	r2,r2,zero
  804960:	10001e1e 	bne	r2,zero,8049dc <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  804964:	e0bffe17 	ldw	r2,-8(fp)
  804968:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  80496c:	e0bffe17 	ldw	r2,-8(fp)
  804970:	10800017 	ldw	r2,0(r2)
  804974:	11000104 	addi	r4,r2,4
  804978:	e0bffe17 	ldw	r2,-8(fp)
  80497c:	10c00417 	ldw	r3,16(r2)
  804980:	e0bffe17 	ldw	r2,-8(fp)
  804984:	1885883a 	add	r2,r3,r2
  804988:	10801704 	addi	r2,r2,92
  80498c:	10800003 	ldbu	r2,0(r2)
  804990:	10c03fcc 	andi	r3,r2,255
  804994:	2005883a 	mov	r2,r4
  804998:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  80499c:	e0bffe17 	ldw	r2,-8(fp)
  8049a0:	10800417 	ldw	r2,16(r2)
  8049a4:	10c00044 	addi	r3,r2,1
  8049a8:	e0bffe17 	ldw	r2,-8(fp)
  8049ac:	10c00415 	stw	r3,16(r2)
  8049b0:	e0bffe17 	ldw	r2,-8(fp)
  8049b4:	10800417 	ldw	r2,16(r2)
  8049b8:	10c00fcc 	andi	r3,r2,63
  8049bc:	e0bffe17 	ldw	r2,-8(fp)
  8049c0:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  8049c4:	e0bffe17 	ldw	r2,-8(fp)
  8049c8:	10800117 	ldw	r2,4(r2)
  8049cc:	10c01014 	ori	r3,r2,64
  8049d0:	e0bffe17 	ldw	r2,-8(fp)
  8049d4:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  8049d8:	00000f06 	br	804a18 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  8049dc:	e0bffe17 	ldw	r2,-8(fp)
  8049e0:	10800017 	ldw	r2,0(r2)
  8049e4:	10800204 	addi	r2,r2,8
  8049e8:	10800037 	ldwio	r2,0(r2)
  8049ec:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  8049f0:	e0bfff17 	ldw	r2,-4(fp)
  8049f4:	1082000c 	andi	r2,r2,2048
  8049f8:	1004c03a 	cmpne	r2,r2,zero
  8049fc:	1000061e 	bne	r2,zero,804a18 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  804a00:	e0bffe17 	ldw	r2,-8(fp)
  804a04:	10c00117 	ldw	r3,4(r2)
  804a08:	00bfefc4 	movi	r2,-65
  804a0c:	1886703a 	and	r3,r3,r2
  804a10:	e0bffe17 	ldw	r2,-8(fp)
  804a14:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  804a18:	e0bffe17 	ldw	r2,-8(fp)
  804a1c:	10c00417 	ldw	r3,16(r2)
  804a20:	e0bffe17 	ldw	r2,-8(fp)
  804a24:	10800517 	ldw	r2,20(r2)
  804a28:	1880061e 	bne	r3,r2,804a44 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804a2c:	e0bffe17 	ldw	r2,-8(fp)
  804a30:	10c00117 	ldw	r3,4(r2)
  804a34:	00beefc4 	movi	r2,-1089
  804a38:	1886703a 	and	r3,r3,r2
  804a3c:	e0bffe17 	ldw	r2,-8(fp)
  804a40:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804a44:	e0bffe17 	ldw	r2,-8(fp)
  804a48:	10800017 	ldw	r2,0(r2)
  804a4c:	11000304 	addi	r4,r2,12
  804a50:	e0bffe17 	ldw	r2,-8(fp)
  804a54:	10800117 	ldw	r2,4(r2)
  804a58:	1007883a 	mov	r3,r2
  804a5c:	2005883a 	mov	r2,r4
  804a60:	10c00035 	stwio	r3,0(r2)
}
  804a64:	e037883a 	mov	sp,fp
  804a68:	df000017 	ldw	fp,0(sp)
  804a6c:	dec00104 	addi	sp,sp,4
  804a70:	f800283a 	ret

00804a74 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  804a74:	defffc04 	addi	sp,sp,-16
  804a78:	df000315 	stw	fp,12(sp)
  804a7c:	df000304 	addi	fp,sp,12
  804a80:	e13ffd15 	stw	r4,-12(fp)
  804a84:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  804a88:	00000706 	br	804aa8 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
  804a8c:	e0bffe17 	ldw	r2,-8(fp)
  804a90:	1090000c 	andi	r2,r2,16384
  804a94:	1005003a 	cmpeq	r2,r2,zero
  804a98:	1000031e 	bne	r2,zero,804aa8 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
  804a9c:	00bffd44 	movi	r2,-11
  804aa0:	e0bfff15 	stw	r2,-4(fp)
  804aa4:	00000606 	br	804ac0 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  804aa8:	e0bffd17 	ldw	r2,-12(fp)
  804aac:	10c00417 	ldw	r3,16(r2)
  804ab0:	e0bffd17 	ldw	r2,-12(fp)
  804ab4:	10800517 	ldw	r2,20(r2)
  804ab8:	18bff41e 	bne	r3,r2,804a8c <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  804abc:	e03fff15 	stw	zero,-4(fp)
  804ac0:	e0bfff17 	ldw	r2,-4(fp)
}
  804ac4:	e037883a 	mov	sp,fp
  804ac8:	df000017 	ldw	fp,0(sp)
  804acc:	dec00104 	addi	sp,sp,4
  804ad0:	f800283a 	ret

00804ad4 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  804ad4:	defff004 	addi	sp,sp,-64
  804ad8:	dfc00f15 	stw	ra,60(sp)
  804adc:	df000e15 	stw	fp,56(sp)
  804ae0:	df000e04 	addi	fp,sp,56
  804ae4:	e13ffb15 	stw	r4,-20(fp)
  804ae8:	e17ffc15 	stw	r5,-16(fp)
  804aec:	e1bffd15 	stw	r6,-12(fp)
  804af0:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
  804af4:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
  804af8:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  804afc:	e0bffe17 	ldw	r2,-8(fp)
  804b00:	1090000c 	andi	r2,r2,16384
  804b04:	1005003a 	cmpeq	r2,r2,zero
  804b08:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
  804b0c:	e0bffb17 	ldw	r2,-20(fp)
  804b10:	10800217 	ldw	r2,8(r2)
  804b14:	10800044 	addi	r2,r2,1
  804b18:	10800fcc 	andi	r2,r2,63
  804b1c:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  804b20:	00001906 	br	804b88 <altera_avalon_uart_read+0xb4>
    {
      count++;
  804b24:	e0bff617 	ldw	r2,-40(fp)
  804b28:	10800044 	addi	r2,r2,1
  804b2c:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  804b30:	e0bffb17 	ldw	r2,-20(fp)
  804b34:	10c00217 	ldw	r3,8(r2)
  804b38:	e0bffb17 	ldw	r2,-20(fp)
  804b3c:	1885883a 	add	r2,r3,r2
  804b40:	10800704 	addi	r2,r2,28
  804b44:	10800003 	ldbu	r2,0(r2)
  804b48:	1007883a 	mov	r3,r2
  804b4c:	e0bffc17 	ldw	r2,-16(fp)
  804b50:	10c00005 	stb	r3,0(r2)
  804b54:	e0bffc17 	ldw	r2,-16(fp)
  804b58:	10800044 	addi	r2,r2,1
  804b5c:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
  804b60:	e0bffb17 	ldw	r2,-20(fp)
  804b64:	10800217 	ldw	r2,8(r2)
  804b68:	10c00044 	addi	r3,r2,1
  804b6c:	e0bffb17 	ldw	r2,-20(fp)
  804b70:	10c00215 	stw	r3,8(r2)
  804b74:	e0bffb17 	ldw	r2,-20(fp)
  804b78:	10800217 	ldw	r2,8(r2)
  804b7c:	10c00fcc 	andi	r3,r2,63
  804b80:	e0bffb17 	ldw	r2,-20(fp)
  804b84:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  804b88:	e0fff617 	ldw	r3,-40(fp)
  804b8c:	e0bffd17 	ldw	r2,-12(fp)
  804b90:	1880050e 	bge	r3,r2,804ba8 <altera_avalon_uart_read+0xd4>
  804b94:	e0bffb17 	ldw	r2,-20(fp)
  804b98:	10c00217 	ldw	r3,8(r2)
  804b9c:	e0bffb17 	ldw	r2,-20(fp)
  804ba0:	10800317 	ldw	r2,12(r2)
  804ba4:	18bfdf1e 	bne	r3,r2,804b24 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  804ba8:	e0bff617 	ldw	r2,-40(fp)
  804bac:	1004c03a 	cmpne	r2,r2,zero
  804bb0:	1000271e 	bne	r2,zero,804c50 <altera_avalon_uart_read+0x17c>
  804bb4:	e0bffb17 	ldw	r2,-20(fp)
  804bb8:	10c00217 	ldw	r3,8(r2)
  804bbc:	e0bffb17 	ldw	r2,-20(fp)
  804bc0:	10800317 	ldw	r2,12(r2)
  804bc4:	1880221e 	bne	r3,r2,804c50 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
  804bc8:	e0bff917 	ldw	r2,-28(fp)
  804bcc:	1004c03a 	cmpne	r2,r2,zero
  804bd0:	1000061e 	bne	r2,zero,804bec <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  804bd4:	0804d040 	call	804d04 <alt_get_errno>
  804bd8:	00c002c4 	movi	r3,11
  804bdc:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
  804be0:	00800044 	movi	r2,1
  804be4:	e0bff705 	stb	r2,-36(fp)
        break;
  804be8:	00001f06 	br	804c68 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804bec:	0005303a 	rdctl	r2,status
  804bf0:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804bf4:	e0fff517 	ldw	r3,-44(fp)
  804bf8:	00bfff84 	movi	r2,-2
  804bfc:	1884703a 	and	r2,r3,r2
  804c00:	1001703a 	wrctl	status,r2
  
  return context;
  804c04:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  804c08:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  804c0c:	e0bffb17 	ldw	r2,-20(fp)
  804c10:	10800117 	ldw	r2,4(r2)
  804c14:	10c02014 	ori	r3,r2,128
  804c18:	e0bffb17 	ldw	r2,-20(fp)
  804c1c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804c20:	e0bffb17 	ldw	r2,-20(fp)
  804c24:	10800017 	ldw	r2,0(r2)
  804c28:	11000304 	addi	r4,r2,12
  804c2c:	e0bffb17 	ldw	r2,-20(fp)
  804c30:	10800117 	ldw	r2,4(r2)
  804c34:	1007883a 	mov	r3,r2
  804c38:	2005883a 	mov	r2,r4
  804c3c:	10c00035 	stwio	r3,0(r2)
  804c40:	e0bffa17 	ldw	r2,-24(fp)
  804c44:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804c48:	e0bff417 	ldw	r2,-48(fp)
  804c4c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  804c50:	e0bff617 	ldw	r2,-40(fp)
  804c54:	1004c03a 	cmpne	r2,r2,zero
  804c58:	1000031e 	bne	r2,zero,804c68 <altera_avalon_uart_read+0x194>
  804c5c:	e0bffd17 	ldw	r2,-12(fp)
  804c60:	1004c03a 	cmpne	r2,r2,zero
  804c64:	103fc81e 	bne	r2,zero,804b88 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804c68:	0005303a 	rdctl	r2,status
  804c6c:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804c70:	e0fff317 	ldw	r3,-52(fp)
  804c74:	00bfff84 	movi	r2,-2
  804c78:	1884703a 	and	r2,r3,r2
  804c7c:	1001703a 	wrctl	status,r2
  
  return context;
  804c80:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  804c84:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  804c88:	e0bffb17 	ldw	r2,-20(fp)
  804c8c:	10800117 	ldw	r2,4(r2)
  804c90:	10c02014 	ori	r3,r2,128
  804c94:	e0bffb17 	ldw	r2,-20(fp)
  804c98:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804c9c:	e0bffb17 	ldw	r2,-20(fp)
  804ca0:	10800017 	ldw	r2,0(r2)
  804ca4:	11000304 	addi	r4,r2,12
  804ca8:	e0bffb17 	ldw	r2,-20(fp)
  804cac:	10800117 	ldw	r2,4(r2)
  804cb0:	1007883a 	mov	r3,r2
  804cb4:	2005883a 	mov	r2,r4
  804cb8:	10c00035 	stwio	r3,0(r2)
  804cbc:	e0bffa17 	ldw	r2,-24(fp)
  804cc0:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804cc4:	e0bff217 	ldw	r2,-56(fp)
  804cc8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  804ccc:	e0bff703 	ldbu	r2,-36(fp)
  804cd0:	1005003a 	cmpeq	r2,r2,zero
  804cd4:	1000031e 	bne	r2,zero,804ce4 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
  804cd8:	00bffd04 	movi	r2,-12
  804cdc:	e0bfff15 	stw	r2,-4(fp)
  804ce0:	00000206 	br	804cec <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
  804ce4:	e0bff617 	ldw	r2,-40(fp)
  804ce8:	e0bfff15 	stw	r2,-4(fp)
  804cec:	e0bfff17 	ldw	r2,-4(fp)
  }
}
  804cf0:	e037883a 	mov	sp,fp
  804cf4:	dfc00117 	ldw	ra,4(sp)
  804cf8:	df000017 	ldw	fp,0(sp)
  804cfc:	dec00204 	addi	sp,sp,8
  804d00:	f800283a 	ret

00804d04 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804d04:	defffd04 	addi	sp,sp,-12
  804d08:	dfc00215 	stw	ra,8(sp)
  804d0c:	df000115 	stw	fp,4(sp)
  804d10:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  804d14:	00802074 	movhi	r2,129
  804d18:	10a5f804 	addi	r2,r2,-26656
  804d1c:	10800017 	ldw	r2,0(r2)
  804d20:	1005003a 	cmpeq	r2,r2,zero
  804d24:	1000061e 	bne	r2,zero,804d40 <alt_get_errno+0x3c>
  804d28:	00802074 	movhi	r2,129
  804d2c:	10a5f804 	addi	r2,r2,-26656
  804d30:	10800017 	ldw	r2,0(r2)
  804d34:	103ee83a 	callr	r2
  804d38:	e0bfff15 	stw	r2,-4(fp)
  804d3c:	00000306 	br	804d4c <alt_get_errno+0x48>
  804d40:	00802074 	movhi	r2,129
  804d44:	10a60704 	addi	r2,r2,-26596
  804d48:	e0bfff15 	stw	r2,-4(fp)
  804d4c:	e0bfff17 	ldw	r2,-4(fp)
}
  804d50:	e037883a 	mov	sp,fp
  804d54:	dfc00117 	ldw	ra,4(sp)
  804d58:	df000017 	ldw	fp,0(sp)
  804d5c:	dec00204 	addi	sp,sp,8
  804d60:	f800283a 	ret

00804d64 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  804d64:	defff204 	addi	sp,sp,-56
  804d68:	dfc00d15 	stw	ra,52(sp)
  804d6c:	df000c15 	stw	fp,48(sp)
  804d70:	df000c04 	addi	fp,sp,48
  804d74:	e13ffc15 	stw	r4,-16(fp)
  804d78:	e17ffd15 	stw	r5,-12(fp)
  804d7c:	e1bffe15 	stw	r6,-8(fp)
  804d80:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  804d84:	e0bffe17 	ldw	r2,-8(fp)
  804d88:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  804d8c:	e0bfff17 	ldw	r2,-4(fp)
  804d90:	1090000c 	andi	r2,r2,16384
  804d94:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  804d98:	00004006 	br	804e9c <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  804d9c:	e0bffc17 	ldw	r2,-16(fp)
  804da0:	10800517 	ldw	r2,20(r2)
  804da4:	10800044 	addi	r2,r2,1
  804da8:	10800fcc 	andi	r2,r2,63
  804dac:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  804db0:	e0bffc17 	ldw	r2,-16(fp)
  804db4:	10c00417 	ldw	r3,16(r2)
  804db8:	e0bff917 	ldw	r2,-28(fp)
  804dbc:	1880251e 	bne	r3,r2,804e54 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
  804dc0:	e0bffa17 	ldw	r2,-24(fp)
  804dc4:	1005003a 	cmpeq	r2,r2,zero
  804dc8:	1000051e 	bne	r2,zero,804de0 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  804dcc:	0804f2c0 	call	804f2c <alt_get_errno>
  804dd0:	1007883a 	mov	r3,r2
  804dd4:	008002c4 	movi	r2,11
  804dd8:	18800015 	stw	r2,0(r3)
        break;
  804ddc:	00003206 	br	804ea8 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804de0:	0005303a 	rdctl	r2,status
  804de4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804de8:	e0fff717 	ldw	r3,-36(fp)
  804dec:	00bfff84 	movi	r2,-2
  804df0:	1884703a 	and	r2,r3,r2
  804df4:	1001703a 	wrctl	status,r2
  
  return context;
  804df8:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  804dfc:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804e00:	e0bffc17 	ldw	r2,-16(fp)
  804e04:	10800117 	ldw	r2,4(r2)
  804e08:	10c11014 	ori	r3,r2,1088
  804e0c:	e0bffc17 	ldw	r2,-16(fp)
  804e10:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804e14:	e0bffc17 	ldw	r2,-16(fp)
  804e18:	10800017 	ldw	r2,0(r2)
  804e1c:	11000304 	addi	r4,r2,12
  804e20:	e0bffc17 	ldw	r2,-16(fp)
  804e24:	10800117 	ldw	r2,4(r2)
  804e28:	1007883a 	mov	r3,r2
  804e2c:	2005883a 	mov	r2,r4
  804e30:	10c00035 	stwio	r3,0(r2)
  804e34:	e0bffb17 	ldw	r2,-20(fp)
  804e38:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804e3c:	e0bff617 	ldw	r2,-40(fp)
  804e40:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  804e44:	e0bffc17 	ldw	r2,-16(fp)
  804e48:	10c00417 	ldw	r3,16(r2)
  804e4c:	e0bff917 	ldw	r2,-28(fp)
  804e50:	18bffc26 	beq	r3,r2,804e44 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
  804e54:	e0bff817 	ldw	r2,-32(fp)
  804e58:	10bfffc4 	addi	r2,r2,-1
  804e5c:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  804e60:	e0bffc17 	ldw	r2,-16(fp)
  804e64:	10c00517 	ldw	r3,20(r2)
  804e68:	e0bffd17 	ldw	r2,-12(fp)
  804e6c:	10800003 	ldbu	r2,0(r2)
  804e70:	1009883a 	mov	r4,r2
  804e74:	e0bffc17 	ldw	r2,-16(fp)
  804e78:	1885883a 	add	r2,r3,r2
  804e7c:	10801704 	addi	r2,r2,92
  804e80:	11000005 	stb	r4,0(r2)
  804e84:	e0bffd17 	ldw	r2,-12(fp)
  804e88:	10800044 	addi	r2,r2,1
  804e8c:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
  804e90:	e0fffc17 	ldw	r3,-16(fp)
  804e94:	e0bff917 	ldw	r2,-28(fp)
  804e98:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  804e9c:	e0bff817 	ldw	r2,-32(fp)
  804ea0:	1004c03a 	cmpne	r2,r2,zero
  804ea4:	103fbd1e 	bne	r2,zero,804d9c <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804ea8:	0005303a 	rdctl	r2,status
  804eac:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804eb0:	e0fff517 	ldw	r3,-44(fp)
  804eb4:	00bfff84 	movi	r2,-2
  804eb8:	1884703a 	and	r2,r3,r2
  804ebc:	1001703a 	wrctl	status,r2
  
  return context;
  804ec0:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  804ec4:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804ec8:	e0bffc17 	ldw	r2,-16(fp)
  804ecc:	10800117 	ldw	r2,4(r2)
  804ed0:	10c11014 	ori	r3,r2,1088
  804ed4:	e0bffc17 	ldw	r2,-16(fp)
  804ed8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804edc:	e0bffc17 	ldw	r2,-16(fp)
  804ee0:	10800017 	ldw	r2,0(r2)
  804ee4:	11000304 	addi	r4,r2,12
  804ee8:	e0bffc17 	ldw	r2,-16(fp)
  804eec:	10800117 	ldw	r2,4(r2)
  804ef0:	1007883a 	mov	r3,r2
  804ef4:	2005883a 	mov	r2,r4
  804ef8:	10c00035 	stwio	r3,0(r2)
  804efc:	e0bffb17 	ldw	r2,-20(fp)
  804f00:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804f04:	e0bff417 	ldw	r2,-48(fp)
  804f08:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  804f0c:	e0fffe17 	ldw	r3,-8(fp)
  804f10:	e0bff817 	ldw	r2,-32(fp)
  804f14:	1885c83a 	sub	r2,r3,r2
}
  804f18:	e037883a 	mov	sp,fp
  804f1c:	dfc00117 	ldw	ra,4(sp)
  804f20:	df000017 	ldw	fp,0(sp)
  804f24:	dec00204 	addi	sp,sp,8
  804f28:	f800283a 	ret

00804f2c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804f2c:	defffd04 	addi	sp,sp,-12
  804f30:	dfc00215 	stw	ra,8(sp)
  804f34:	df000115 	stw	fp,4(sp)
  804f38:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  804f3c:	00802074 	movhi	r2,129
  804f40:	10a5f804 	addi	r2,r2,-26656
  804f44:	10800017 	ldw	r2,0(r2)
  804f48:	1005003a 	cmpeq	r2,r2,zero
  804f4c:	1000061e 	bne	r2,zero,804f68 <alt_get_errno+0x3c>
  804f50:	00802074 	movhi	r2,129
  804f54:	10a5f804 	addi	r2,r2,-26656
  804f58:	10800017 	ldw	r2,0(r2)
  804f5c:	103ee83a 	callr	r2
  804f60:	e0bfff15 	stw	r2,-4(fp)
  804f64:	00000306 	br	804f74 <alt_get_errno+0x48>
  804f68:	00802074 	movhi	r2,129
  804f6c:	10a60704 	addi	r2,r2,-26596
  804f70:	e0bfff15 	stw	r2,-4(fp)
  804f74:	e0bfff17 	ldw	r2,-4(fp)
}
  804f78:	e037883a 	mov	sp,fp
  804f7c:	dfc00117 	ldw	ra,4(sp)
  804f80:	df000017 	ldw	fp,0(sp)
  804f84:	dec00204 	addi	sp,sp,8
  804f88:	f800283a 	ret

00804f8c <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
  804f8c:	defff904 	addi	sp,sp,-28
  804f90:	dfc00615 	stw	ra,24(sp)
  804f94:	df000515 	stw	fp,20(sp)
  804f98:	df000504 	addi	fp,sp,20
  804f9c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
  804fa0:	00800144 	movi	r2,5
  804fa4:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
  804fa8:	00800044 	movi	r2,1
  804fac:	d8800015 	stw	r2,0(sp)
  804fb0:	e0bffe44 	addi	r2,fp,-7
  804fb4:	d8800115 	stw	r2,4(sp)
  804fb8:	d8000215 	stw	zero,8(sp)
  804fbc:	e13fff17 	ldw	r4,-4(fp)
  804fc0:	000b883a 	mov	r5,zero
  804fc4:	01800044 	movi	r6,1
  804fc8:	e1fffe04 	addi	r7,fp,-8
  804fcc:	0806e400 	call	806e40 <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
  804fd0:	e0bffe43 	ldbu	r2,-7(fp)
  804fd4:	10803fcc 	andi	r2,r2,255
}
  804fd8:	e037883a 	mov	sp,fp
  804fdc:	dfc00117 	ldw	ra,4(sp)
  804fe0:	df000017 	ldw	fp,0(sp)
  804fe4:	dec00204 	addi	sp,sp,8
  804fe8:	f800283a 	ret

00804fec <epcs_sector_erase>:
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
  804fec:	defff604 	addi	sp,sp,-40
  804ff0:	dfc00915 	stw	ra,36(sp)
  804ff4:	df000815 	stw	fp,32(sp)
  804ff8:	df000804 	addi	fp,sp,32
  804ffc:	e13ffd15 	stw	r4,-12(fp)
  805000:	e17ffe15 	stw	r5,-8(fp)
  805004:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
  805008:	e0bfff17 	ldw	r2,-4(fp)
  80500c:	1005003a 	cmpeq	r2,r2,zero
  805010:	1000121e 	bne	r2,zero,80505c <epcs_sector_erase+0x70>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
  805014:	00bff604 	movi	r2,-40
  805018:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 24) & 0xFF;
  80501c:	e0bffe17 	ldw	r2,-8(fp)
  805020:	1004d63a 	srli	r2,r2,24
  805024:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 16) & 0xFF;
  805028:	e0bffe17 	ldw	r2,-8(fp)
  80502c:	1004d43a 	srli	r2,r2,16
  805030:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = (offset >> 8) & 0xFF;
  805034:	e0bffe17 	ldw	r2,-8(fp)
  805038:	1004d23a 	srli	r2,r2,8
  80503c:	e0bffc05 	stb	r2,-16(fp)
      se[4] = offset & 0xFF;
  805040:	e0bffe17 	ldw	r2,-8(fp)
  805044:	e0bffc45 	stb	r2,-15(fp)
      len   = 5;
  805048:	00800144 	movi	r2,5
  80504c:	e0bffb05 	stb	r2,-20(fp)
      epcs_enter_4_bytes_mode(base);
  805050:	e13ffd17 	ldw	r4,-12(fp)
  805054:	08055b00 	call	8055b0 <epcs_enter_4_bytes_mode>
  805058:	00000c06 	br	80508c <epcs_sector_erase+0xa0>
  }
  else
  {
      se[0] = epcs_se;
  80505c:	00bff604 	movi	r2,-40
  805060:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 16) & 0xFF;
  805064:	e0bffe17 	ldw	r2,-8(fp)
  805068:	1004d43a 	srli	r2,r2,16
  80506c:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 8) & 0xFF;
  805070:	e0bffe17 	ldw	r2,-8(fp)
  805074:	1004d23a 	srli	r2,r2,8
  805078:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = offset & 0xFF;
  80507c:	e0bffe17 	ldw	r2,-8(fp)
  805080:	e0bffc05 	stb	r2,-16(fp)
      len   = 4;
  805084:	00800104 	movi	r2,4
  805088:	e0bffb05 	stb	r2,-20(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
  80508c:	e13ffd17 	ldw	r4,-12(fp)
  805090:	08052a00 	call	8052a0 <epcs_write_enable>

  alt_avalon_spi_command(
  805094:	e1bffb03 	ldbu	r6,-20(fp)
  805098:	e1fffb44 	addi	r7,fp,-19
  80509c:	d8000015 	stw	zero,0(sp)
  8050a0:	d8000115 	stw	zero,4(sp)
  8050a4:	d8000215 	stw	zero,8(sp)
  8050a8:	e13ffd17 	ldw	r4,-12(fp)
  8050ac:	000b883a 	mov	r5,zero
  8050b0:	0806e400 	call	806e40 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
  8050b4:	e13ffd17 	ldw	r4,-12(fp)
  8050b8:	08050e40 	call	8050e4 <epcs_await_wip_released>

  if(four_bytes_mode)
  8050bc:	e0bfff17 	ldw	r2,-4(fp)
  8050c0:	1005003a 	cmpeq	r2,r2,zero
  8050c4:	1000021e 	bne	r2,zero,8050d0 <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
  8050c8:	e13ffd17 	ldw	r4,-12(fp)
  8050cc:	08056080 	call	805608 <epcs_exit_4_bytes_mode>
  }
}
  8050d0:	e037883a 	mov	sp,fp
  8050d4:	dfc00117 	ldw	ra,4(sp)
  8050d8:	df000017 	ldw	fp,0(sp)
  8050dc:	dec00204 	addi	sp,sp,8
  8050e0:	f800283a 	ret

008050e4 <epcs_await_wip_released>:
{
  return epcs_read_status_register(base) & 1;
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
  8050e4:	defffd04 	addi	sp,sp,-12
  8050e8:	dfc00215 	stw	ra,8(sp)
  8050ec:	df000115 	stw	fp,4(sp)
  8050f0:	df000104 	addi	fp,sp,4
  8050f4:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
  8050f8:	e13fff17 	ldw	r4,-4(fp)
  8050fc:	080511c0 	call	80511c <epcs_test_wip>
  805100:	1004c03a 	cmpne	r2,r2,zero
  805104:	103ffc1e 	bne	r2,zero,8050f8 <epcs_await_wip_released+0x14>
  {
  }
}
  805108:	e037883a 	mov	sp,fp
  80510c:	dfc00117 	ldw	ra,4(sp)
  805110:	df000017 	ldw	fp,0(sp)
  805114:	dec00204 	addi	sp,sp,8
  805118:	f800283a 	ret

0080511c <epcs_test_wip>:

  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
  80511c:	defffd04 	addi	sp,sp,-12
  805120:	dfc00215 	stw	ra,8(sp)
  805124:	df000115 	stw	fp,4(sp)
  805128:	df000104 	addi	fp,sp,4
  80512c:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
  805130:	e13fff17 	ldw	r4,-4(fp)
  805134:	0804f8c0 	call	804f8c <epcs_read_status_register>
  805138:	10803fcc 	andi	r2,r2,255
  80513c:	1080004c 	andi	r2,r2,1
}
  805140:	e037883a 	mov	sp,fp
  805144:	dfc00117 	ldw	ra,4(sp)
  805148:	df000017 	ldw	fp,0(sp)
  80514c:	dec00204 	addi	sp,sp,8
  805150:	f800283a 	ret

00805154 <epcs_read_buffer>:
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
  805154:	defff404 	addi	sp,sp,-48
  805158:	dfc00b15 	stw	ra,44(sp)
  80515c:	df000a15 	stw	fp,40(sp)
  805160:	df000a04 	addi	fp,sp,40
  805164:	e13ffc15 	stw	r4,-16(fp)
  805168:	e17ffd15 	stw	r5,-12(fp)
  80516c:	e1bffe15 	stw	r6,-8(fp)
  805170:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
  805174:	008000c4 	movi	r2,3
  805178:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
  80517c:	e0800217 	ldw	r2,8(fp)
  805180:	1005003a 	cmpeq	r2,r2,zero
  805184:	10001c1e 	bne	r2,zero,8051f8 <epcs_read_buffer+0xa4>
  {
        read_command[1] = (offset >> 24) & 0xFF;
  805188:	e0bffd17 	ldw	r2,-12(fp)
  80518c:	1005d63a 	srai	r2,r2,24
  805190:	1007883a 	mov	r3,r2
  805194:	00bfffc4 	movi	r2,-1
  805198:	1884703a 	and	r2,r3,r2
  80519c:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
  8051a0:	e0bffd17 	ldw	r2,-12(fp)
  8051a4:	1005d43a 	srai	r2,r2,16
  8051a8:	1007883a 	mov	r3,r2
  8051ac:	00bfffc4 	movi	r2,-1
  8051b0:	1884703a 	and	r2,r3,r2
  8051b4:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
  8051b8:	e0bffd17 	ldw	r2,-12(fp)
  8051bc:	1005d23a 	srai	r2,r2,8
  8051c0:	1007883a 	mov	r3,r2
  8051c4:	00bfffc4 	movi	r2,-1
  8051c8:	1884703a 	and	r2,r3,r2
  8051cc:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
  8051d0:	e0bffd17 	ldw	r2,-12(fp)
  8051d4:	1007883a 	mov	r3,r2
  8051d8:	00bfffc4 	movi	r2,-1
  8051dc:	1884703a 	and	r2,r3,r2
  8051e0:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
  8051e4:	00800144 	movi	r2,5
  8051e8:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
  8051ec:	e13ffc17 	ldw	r4,-16(fp)
  8051f0:	08055b00 	call	8055b0 <epcs_enter_4_bytes_mode>
  8051f4:	00001306 	br	805244 <epcs_read_buffer+0xf0>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
  8051f8:	e0bffd17 	ldw	r2,-12(fp)
  8051fc:	1005d43a 	srai	r2,r2,16
  805200:	1007883a 	mov	r3,r2
  805204:	00bfffc4 	movi	r2,-1
  805208:	1884703a 	and	r2,r3,r2
  80520c:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
  805210:	e0bffd17 	ldw	r2,-12(fp)
  805214:	1005d23a 	srai	r2,r2,8
  805218:	1007883a 	mov	r3,r2
  80521c:	00bfffc4 	movi	r2,-1
  805220:	1884703a 	and	r2,r3,r2
  805224:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
  805228:	e0bffd17 	ldw	r2,-12(fp)
  80522c:	1007883a 	mov	r3,r2
  805230:	00bfffc4 	movi	r2,-1
  805234:	1884703a 	and	r2,r3,r2
  805238:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
  80523c:	00800104 	movi	r2,4
  805240:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
  805244:	e13ffc17 	ldw	r4,-16(fp)
  805248:	08050e40 	call	8050e4 <epcs_await_wip_released>

  alt_avalon_spi_command(
  80524c:	e0bfff17 	ldw	r2,-4(fp)
  805250:	e1fffa04 	addi	r7,fp,-24
  805254:	d8800015 	stw	r2,0(sp)
  805258:	e0bffe17 	ldw	r2,-8(fp)
  80525c:	d8800115 	stw	r2,4(sp)
  805260:	d8000215 	stw	zero,8(sp)
  805264:	e13ffc17 	ldw	r4,-16(fp)
  805268:	000b883a 	mov	r5,zero
  80526c:	e1bff917 	ldw	r6,-28(fp)
  805270:	0806e400 	call	806e40 <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
  805274:	e0800217 	ldw	r2,8(fp)
  805278:	1005003a 	cmpeq	r2,r2,zero
  80527c:	1000021e 	bne	r2,zero,805288 <epcs_read_buffer+0x134>
  {
    epcs_exit_4_bytes_mode(base);
  805280:	e13ffc17 	ldw	r4,-16(fp)
  805284:	08056080 	call	805608 <epcs_exit_4_bytes_mode>
  }

  return length;
  805288:	e0bfff17 	ldw	r2,-4(fp)
}
  80528c:	e037883a 	mov	sp,fp
  805290:	dfc00117 	ldw	ra,4(sp)
  805294:	df000017 	ldw	fp,0(sp)
  805298:	dec00204 	addi	sp,sp,8
  80529c:	f800283a 	ret

008052a0 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
  8052a0:	defff904 	addi	sp,sp,-28
  8052a4:	dfc00615 	stw	ra,24(sp)
  8052a8:	df000515 	stw	fp,20(sp)
  8052ac:	df000504 	addi	fp,sp,20
  8052b0:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
  8052b4:	00800184 	movi	r2,6
  8052b8:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
  8052bc:	d8000015 	stw	zero,0(sp)
  8052c0:	d8000115 	stw	zero,4(sp)
  8052c4:	d8000215 	stw	zero,8(sp)
  8052c8:	e13fff17 	ldw	r4,-4(fp)
  8052cc:	000b883a 	mov	r5,zero
  8052d0:	01800044 	movi	r6,1
  8052d4:	e1fffe04 	addi	r7,fp,-8
  8052d8:	0806e400 	call	806e40 <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
  8052dc:	e037883a 	mov	sp,fp
  8052e0:	dfc00117 	ldw	ra,4(sp)
  8052e4:	df000017 	ldw	fp,0(sp)
  8052e8:	dec00204 	addi	sp,sp,8
  8052ec:	f800283a 	ret

008052f0 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
  8052f0:	defff804 	addi	sp,sp,-32
  8052f4:	dfc00715 	stw	ra,28(sp)
  8052f8:	df000615 	stw	fp,24(sp)
  8052fc:	df000604 	addi	fp,sp,24
  805300:	e13ffe15 	stw	r4,-8(fp)
  805304:	e17fff05 	stb	r5,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
  805308:	00800044 	movi	r2,1
  80530c:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
  805310:	e0bfff03 	ldbu	r2,-4(fp)
  805314:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
  805318:	d8000015 	stw	zero,0(sp)
  80531c:	d8000115 	stw	zero,4(sp)
  805320:	d8000215 	stw	zero,8(sp)
  805324:	e13ffe17 	ldw	r4,-8(fp)
  805328:	000b883a 	mov	r5,zero
  80532c:	01800084 	movi	r6,2
  805330:	e1fffd04 	addi	r7,fp,-12
  805334:	0806e400 	call	806e40 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
  805338:	e13ffe17 	ldw	r4,-8(fp)
  80533c:	08050e40 	call	8050e4 <epcs_await_wip_released>
}
  805340:	e037883a 	mov	sp,fp
  805344:	dfc00117 	ldw	ra,4(sp)
  805348:	df000017 	ldw	fp,0(sp)
  80534c:	dec00204 	addi	sp,sp,8
  805350:	f800283a 	ret

00805354 <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
  805354:	defff404 	addi	sp,sp,-48
  805358:	dfc00b15 	stw	ra,44(sp)
  80535c:	df000a15 	stw	fp,40(sp)
  805360:	df000a04 	addi	fp,sp,40
  805364:	e13ffc15 	stw	r4,-16(fp)
  805368:	e17ffd15 	stw	r5,-12(fp)
  80536c:	e1bffe15 	stw	r6,-8(fp)
  805370:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
  805374:	00800084 	movi	r2,2
  805378:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
  80537c:	e0800217 	ldw	r2,8(fp)
  805380:	1005003a 	cmpeq	r2,r2,zero
  805384:	10001c1e 	bne	r2,zero,8053f8 <epcs_write_buffer+0xa4>
  {
      pp[1] = (offset >> 24) & 0xFF;
  805388:	e0bffd17 	ldw	r2,-12(fp)
  80538c:	1005d63a 	srai	r2,r2,24
  805390:	1007883a 	mov	r3,r2
  805394:	00bfffc4 	movi	r2,-1
  805398:	1884703a 	and	r2,r3,r2
  80539c:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
  8053a0:	e0bffd17 	ldw	r2,-12(fp)
  8053a4:	1005d43a 	srai	r2,r2,16
  8053a8:	1007883a 	mov	r3,r2
  8053ac:	00bfffc4 	movi	r2,-1
  8053b0:	1884703a 	and	r2,r3,r2
  8053b4:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
  8053b8:	e0bffd17 	ldw	r2,-12(fp)
  8053bc:	1005d23a 	srai	r2,r2,8
  8053c0:	1007883a 	mov	r3,r2
  8053c4:	00bfffc4 	movi	r2,-1
  8053c8:	1884703a 	and	r2,r3,r2
  8053cc:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
  8053d0:	e0bffd17 	ldw	r2,-12(fp)
  8053d4:	1007883a 	mov	r3,r2
  8053d8:	00bfffc4 	movi	r2,-1
  8053dc:	1884703a 	and	r2,r3,r2
  8053e0:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
  8053e4:	00800144 	movi	r2,5
  8053e8:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
  8053ec:	e13ffc17 	ldw	r4,-16(fp)
  8053f0:	08055b00 	call	8055b0 <epcs_enter_4_bytes_mode>
  8053f4:	00001306 	br	805444 <epcs_write_buffer+0xf0>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
  8053f8:	e0bffd17 	ldw	r2,-12(fp)
  8053fc:	1005d43a 	srai	r2,r2,16
  805400:	1007883a 	mov	r3,r2
  805404:	00bfffc4 	movi	r2,-1
  805408:	1884703a 	and	r2,r3,r2
  80540c:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
  805410:	e0bffd17 	ldw	r2,-12(fp)
  805414:	1005d23a 	srai	r2,r2,8
  805418:	1007883a 	mov	r3,r2
  80541c:	00bfffc4 	movi	r2,-1
  805420:	1884703a 	and	r2,r3,r2
  805424:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
  805428:	e0bffd17 	ldw	r2,-12(fp)
  80542c:	1007883a 	mov	r3,r2
  805430:	00bfffc4 	movi	r2,-1
  805434:	1884703a 	and	r2,r3,r2
  805438:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
  80543c:	00800104 	movi	r2,4
  805440:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
  805444:	e13ffc17 	ldw	r4,-16(fp)
  805448:	08052a00 	call	8052a0 <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
  80544c:	e1fffa04 	addi	r7,fp,-24
  805450:	d8000015 	stw	zero,0(sp)
  805454:	d8000115 	stw	zero,4(sp)
  805458:	00800044 	movi	r2,1
  80545c:	d8800215 	stw	r2,8(sp)
  805460:	e13ffc17 	ldw	r4,-16(fp)
  805464:	000b883a 	mov	r5,zero
  805468:	e1bff917 	ldw	r6,-28(fp)
  80546c:	0806e400 	call	806e40 <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
  805470:	e1bfff17 	ldw	r6,-4(fp)
  805474:	d8000015 	stw	zero,0(sp)
  805478:	d8000115 	stw	zero,4(sp)
  80547c:	d8000215 	stw	zero,8(sp)
  805480:	e13ffc17 	ldw	r4,-16(fp)
  805484:	000b883a 	mov	r5,zero
  805488:	e1fffe17 	ldw	r7,-8(fp)
  80548c:	0806e400 	call	806e40 <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
  805490:	e13ffc17 	ldw	r4,-16(fp)
  805494:	08050e40 	call	8050e4 <epcs_await_wip_released>

  if(four_bytes_mode)
  805498:	e0800217 	ldw	r2,8(fp)
  80549c:	1005003a 	cmpeq	r2,r2,zero
  8054a0:	1000021e 	bne	r2,zero,8054ac <epcs_write_buffer+0x158>
  {
    epcs_exit_4_bytes_mode(base);
  8054a4:	e13ffc17 	ldw	r4,-16(fp)
  8054a8:	08056080 	call	805608 <epcs_exit_4_bytes_mode>
  }

  return length;
  8054ac:	e0bfff17 	ldw	r2,-4(fp)
}
  8054b0:	e037883a 	mov	sp,fp
  8054b4:	dfc00117 	ldw	ra,4(sp)
  8054b8:	df000017 	ldw	fp,0(sp)
  8054bc:	dec00204 	addi	sp,sp,8
  8054c0:	f800283a 	ret

008054c4 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
  8054c4:	defff804 	addi	sp,sp,-32
  8054c8:	dfc00715 	stw	ra,28(sp)
  8054cc:	df000615 	stw	fp,24(sp)
  8054d0:	df000604 	addi	fp,sp,24
  8054d4:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
  8054d8:	00bfeac4 	movi	r2,-85
  8054dc:	e0bffd05 	stb	r2,-12(fp)
  8054e0:	e03ffd45 	stb	zero,-11(fp)
  8054e4:	e03ffd85 	stb	zero,-10(fp)
  8054e8:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
  8054ec:	00800044 	movi	r2,1
  8054f0:	d8800015 	stw	r2,0(sp)
  8054f4:	e0bffe04 	addi	r2,fp,-8
  8054f8:	d8800115 	stw	r2,4(sp)
  8054fc:	d8000215 	stw	zero,8(sp)
  805500:	e13fff17 	ldw	r4,-4(fp)
  805504:	000b883a 	mov	r5,zero
  805508:	01800104 	movi	r6,4
  80550c:	e1fffd04 	addi	r7,fp,-12
  805510:	0806e400 	call	806e40 <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
  805514:	e0bffe03 	ldbu	r2,-8(fp)
  805518:	10803fcc 	andi	r2,r2,255
}
  80551c:	e037883a 	mov	sp,fp
  805520:	dfc00117 	ldw	ra,4(sp)
  805524:	df000017 	ldw	fp,0(sp)
  805528:	dec00204 	addi	sp,sp,8
  80552c:	f800283a 	ret

00805530 <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
  805530:	defff904 	addi	sp,sp,-28
  805534:	dfc00615 	stw	ra,24(sp)
  805538:	df000515 	stw	fp,20(sp)
  80553c:	df000504 	addi	fp,sp,20
  805540:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
  805544:	00bfe7c4 	movi	r2,-97
  805548:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
  80554c:	008000c4 	movi	r2,3
  805550:	d8800015 	stw	r2,0(sp)
  805554:	e0bffe44 	addi	r2,fp,-7
  805558:	d8800115 	stw	r2,4(sp)
  80555c:	d8000215 	stw	zero,8(sp)
  805560:	e13fff17 	ldw	r4,-4(fp)
  805564:	000b883a 	mov	r5,zero
  805568:	01800044 	movi	r6,1
  80556c:	e1fffe04 	addi	r7,fp,-8
  805570:	0806e400 	call	806e40 <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
  805574:	e0bffe43 	ldbu	r2,-7(fp)
  805578:	10803fcc 	andi	r2,r2,255
  80557c:	1006943a 	slli	r3,r2,16
  805580:	e0bffe83 	ldbu	r2,-6(fp)
  805584:	10803fcc 	andi	r2,r2,255
  805588:	1004923a 	slli	r2,r2,8
  80558c:	1886b03a 	or	r3,r3,r2
  805590:	e0bffec3 	ldbu	r2,-5(fp)
  805594:	10803fcc 	andi	r2,r2,255
  805598:	1884b03a 	or	r2,r3,r2
}
  80559c:	e037883a 	mov	sp,fp
  8055a0:	dfc00117 	ldw	ra,4(sp)
  8055a4:	df000017 	ldw	fp,0(sp)
  8055a8:	dec00204 	addi	sp,sp,8
  8055ac:	f800283a 	ret

008055b0 <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
  8055b0:	defff904 	addi	sp,sp,-28
  8055b4:	dfc00615 	stw	ra,24(sp)
  8055b8:	df000515 	stw	fp,20(sp)
  8055bc:	df000504 	addi	fp,sp,20
  8055c0:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
  8055c4:	00bfedc4 	movi	r2,-73
  8055c8:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
  8055cc:	e13fff17 	ldw	r4,-4(fp)
  8055d0:	08052a00 	call	8052a0 <epcs_write_enable>

  alt_avalon_spi_command(
  8055d4:	d8000015 	stw	zero,0(sp)
  8055d8:	d8000115 	stw	zero,4(sp)
  8055dc:	d8000215 	stw	zero,8(sp)
  8055e0:	e13fff17 	ldw	r4,-4(fp)
  8055e4:	000b883a 	mov	r5,zero
  8055e8:	01800044 	movi	r6,1
  8055ec:	e1fffe04 	addi	r7,fp,-8
  8055f0:	0806e400 	call	806e40 <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
  8055f4:	e037883a 	mov	sp,fp
  8055f8:	dfc00117 	ldw	ra,4(sp)
  8055fc:	df000017 	ldw	fp,0(sp)
  805600:	dec00204 	addi	sp,sp,8
  805604:	f800283a 	ret

00805608 <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
  805608:	defff904 	addi	sp,sp,-28
  80560c:	dfc00615 	stw	ra,24(sp)
  805610:	df000515 	stw	fp,20(sp)
  805614:	df000504 	addi	fp,sp,20
  805618:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
  80561c:	00bffa44 	movi	r2,-23
  805620:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
  805624:	e13fff17 	ldw	r4,-4(fp)
  805628:	08052a00 	call	8052a0 <epcs_write_enable>

  alt_avalon_spi_command(
  80562c:	d8000015 	stw	zero,0(sp)
  805630:	d8000115 	stw	zero,4(sp)
  805634:	d8000215 	stw	zero,8(sp)
  805638:	e13fff17 	ldw	r4,-4(fp)
  80563c:	000b883a 	mov	r5,zero
  805640:	01800044 	movi	r6,1
  805644:	e1fffe04 	addi	r7,fp,-8
  805648:	0806e400 	call	806e40 <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
  80564c:	e037883a 	mov	sp,fp
  805650:	dfc00117 	ldw	ra,4(sp)
  805654:	df000017 	ldw	fp,0(sp)
  805658:	dec00204 	addi	sp,sp,8
  80565c:	f800283a 	ret

00805660 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  805660:	defff404 	addi	sp,sp,-48
  805664:	df000b15 	stw	fp,44(sp)
  805668:	df000b04 	addi	fp,sp,44
  80566c:	e13ffb15 	stw	r4,-20(fp)
  805670:	e17ffc15 	stw	r5,-16(fp)
  805674:	e1bffd15 	stw	r6,-12(fp)
  805678:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  80567c:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  805680:	00802074 	movhi	r2,129
  805684:	10a60504 	addi	r2,r2,-26604
  805688:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
  80568c:	1005003a 	cmpeq	r2,r2,zero
  805690:	1000411e 	bne	r2,zero,805798 <alt_alarm_start+0x138>
  {
    if (alarm)
  805694:	e0bffb17 	ldw	r2,-20(fp)
  805698:	1005003a 	cmpeq	r2,r2,zero
  80569c:	10003b1e 	bne	r2,zero,80578c <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
  8056a0:	e0fffb17 	ldw	r3,-20(fp)
  8056a4:	e0bffd17 	ldw	r2,-12(fp)
  8056a8:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
  8056ac:	e0fffb17 	ldw	r3,-20(fp)
  8056b0:	e0bffe17 	ldw	r2,-8(fp)
  8056b4:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8056b8:	0005303a 	rdctl	r2,status
  8056bc:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8056c0:	e0fff817 	ldw	r3,-32(fp)
  8056c4:	00bfff84 	movi	r2,-2
  8056c8:	1884703a 	and	r2,r3,r2
  8056cc:	1001703a 	wrctl	status,r2
  
  return context;
  8056d0:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
  8056d4:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  8056d8:	00802074 	movhi	r2,129
  8056dc:	10a60604 	addi	r2,r2,-26600
  8056e0:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
  8056e4:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  8056e8:	e0fffc17 	ldw	r3,-16(fp)
  8056ec:	e0bff917 	ldw	r2,-28(fp)
  8056f0:	1885883a 	add	r2,r3,r2
  8056f4:	10c00044 	addi	r3,r2,1
  8056f8:	e0bffb17 	ldw	r2,-20(fp)
  8056fc:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  805700:	e0bffb17 	ldw	r2,-20(fp)
  805704:	10c00217 	ldw	r3,8(r2)
  805708:	e0bff917 	ldw	r2,-28(fp)
  80570c:	1880042e 	bgeu	r3,r2,805720 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
  805710:	e0fffb17 	ldw	r3,-20(fp)
  805714:	00800044 	movi	r2,1
  805718:	18800405 	stb	r2,16(r3)
  80571c:	00000206 	br	805728 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
  805720:	e0bffb17 	ldw	r2,-20(fp)
  805724:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  805728:	e0fffb17 	ldw	r3,-20(fp)
  80572c:	00802074 	movhi	r2,129
  805730:	10a5fc04 	addi	r2,r2,-26640
  805734:	e0bff615 	stw	r2,-40(fp)
  805738:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  80573c:	e0fff717 	ldw	r3,-36(fp)
  805740:	e0bff617 	ldw	r2,-40(fp)
  805744:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
  805748:	e0bff617 	ldw	r2,-40(fp)
  80574c:	10c00017 	ldw	r3,0(r2)
  805750:	e0bff717 	ldw	r2,-36(fp)
  805754:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  805758:	e0bff617 	ldw	r2,-40(fp)
  80575c:	10c00017 	ldw	r3,0(r2)
  805760:	e0bff717 	ldw	r2,-36(fp)
  805764:	18800115 	stw	r2,4(r3)
  list->next           = entry;
  805768:	e0fff617 	ldw	r3,-40(fp)
  80576c:	e0bff717 	ldw	r2,-36(fp)
  805770:	18800015 	stw	r2,0(r3)
  805774:	e0bffa17 	ldw	r2,-24(fp)
  805778:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80577c:	e0bff517 	ldw	r2,-44(fp)
  805780:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  805784:	e03fff15 	stw	zero,-4(fp)
  805788:	00000506 	br	8057a0 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
  80578c:	00bffa84 	movi	r2,-22
  805790:	e0bfff15 	stw	r2,-4(fp)
  805794:	00000206 	br	8057a0 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
  805798:	00bfde84 	movi	r2,-134
  80579c:	e0bfff15 	stw	r2,-4(fp)
  8057a0:	e0bfff17 	ldw	r2,-4(fp)
  }
}
  8057a4:	e037883a 	mov	sp,fp
  8057a8:	df000017 	ldw	fp,0(sp)
  8057ac:	dec00104 	addi	sp,sp,4
  8057b0:	f800283a 	ret

008057b4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  8057b4:	defff804 	addi	sp,sp,-32
  8057b8:	dfc00715 	stw	ra,28(sp)
  8057bc:	df000615 	stw	fp,24(sp)
  8057c0:	df000604 	addi	fp,sp,24
  8057c4:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  8057c8:	e0bffc17 	ldw	r2,-16(fp)
  8057cc:	1004803a 	cmplt	r2,r2,zero
  8057d0:	1000081e 	bne	r2,zero,8057f4 <close+0x40>
  8057d4:	e0bffc17 	ldw	r2,-16(fp)
  8057d8:	10800324 	muli	r2,r2,12
  8057dc:	1007883a 	mov	r3,r2
  8057e0:	00802074 	movhi	r2,129
  8057e4:	10a49204 	addi	r2,r2,-28088
  8057e8:	1887883a 	add	r3,r3,r2
  8057ec:	e0ffff15 	stw	r3,-4(fp)
  8057f0:	00000106 	br	8057f8 <close+0x44>
  8057f4:	e03fff15 	stw	zero,-4(fp)
  8057f8:	e0bfff17 	ldw	r2,-4(fp)
  8057fc:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
  805800:	e0bffb17 	ldw	r2,-20(fp)
  805804:	1005003a 	cmpeq	r2,r2,zero
  805808:	10001d1e 	bne	r2,zero,805880 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  80580c:	e0bffb17 	ldw	r2,-20(fp)
  805810:	10800017 	ldw	r2,0(r2)
  805814:	10800417 	ldw	r2,16(r2)
  805818:	1005003a 	cmpeq	r2,r2,zero
  80581c:	1000071e 	bne	r2,zero,80583c <close+0x88>
  805820:	e0bffb17 	ldw	r2,-20(fp)
  805824:	10800017 	ldw	r2,0(r2)
  805828:	10800417 	ldw	r2,16(r2)
  80582c:	e13ffb17 	ldw	r4,-20(fp)
  805830:	103ee83a 	callr	r2
  805834:	e0bffe15 	stw	r2,-8(fp)
  805838:	00000106 	br	805840 <close+0x8c>
  80583c:	e03ffe15 	stw	zero,-8(fp)
  805840:	e0bffe17 	ldw	r2,-8(fp)
  805844:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  805848:	e13ffc17 	ldw	r4,-16(fp)
  80584c:	080632c0 	call	80632c <alt_release_fd>
    if (rval < 0)
  805850:	e0bffa17 	ldw	r2,-24(fp)
  805854:	1004403a 	cmpge	r2,r2,zero
  805858:	1000071e 	bne	r2,zero,805878 <close+0xc4>
    {
      ALT_ERRNO = -rval;
  80585c:	08058b00 	call	8058b0 <alt_get_errno>
  805860:	e0fffa17 	ldw	r3,-24(fp)
  805864:	00c7c83a 	sub	r3,zero,r3
  805868:	10c00015 	stw	r3,0(r2)
      return -1;
  80586c:	00bfffc4 	movi	r2,-1
  805870:	e0bffd15 	stw	r2,-12(fp)
  805874:	00000806 	br	805898 <close+0xe4>
    }
    return 0;
  805878:	e03ffd15 	stw	zero,-12(fp)
  80587c:	00000606 	br	805898 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  805880:	08058b00 	call	8058b0 <alt_get_errno>
  805884:	1007883a 	mov	r3,r2
  805888:	00801444 	movi	r2,81
  80588c:	18800015 	stw	r2,0(r3)
    return -1;
  805890:	00bfffc4 	movi	r2,-1
  805894:	e0bffd15 	stw	r2,-12(fp)
  805898:	e0bffd17 	ldw	r2,-12(fp)
  }
}
  80589c:	e037883a 	mov	sp,fp
  8058a0:	dfc00117 	ldw	ra,4(sp)
  8058a4:	df000017 	ldw	fp,0(sp)
  8058a8:	dec00204 	addi	sp,sp,8
  8058ac:	f800283a 	ret

008058b0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8058b0:	defffd04 	addi	sp,sp,-12
  8058b4:	dfc00215 	stw	ra,8(sp)
  8058b8:	df000115 	stw	fp,4(sp)
  8058bc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  8058c0:	00802074 	movhi	r2,129
  8058c4:	10a5f804 	addi	r2,r2,-26656
  8058c8:	10800017 	ldw	r2,0(r2)
  8058cc:	1005003a 	cmpeq	r2,r2,zero
  8058d0:	1000061e 	bne	r2,zero,8058ec <alt_get_errno+0x3c>
  8058d4:	00802074 	movhi	r2,129
  8058d8:	10a5f804 	addi	r2,r2,-26656
  8058dc:	10800017 	ldw	r2,0(r2)
  8058e0:	103ee83a 	callr	r2
  8058e4:	e0bfff15 	stw	r2,-4(fp)
  8058e8:	00000306 	br	8058f8 <alt_get_errno+0x48>
  8058ec:	00802074 	movhi	r2,129
  8058f0:	10a60704 	addi	r2,r2,-26596
  8058f4:	e0bfff15 	stw	r2,-4(fp)
  8058f8:	e0bfff17 	ldw	r2,-4(fp)
}
  8058fc:	e037883a 	mov	sp,fp
  805900:	dfc00117 	ldw	ra,4(sp)
  805904:	df000017 	ldw	fp,0(sp)
  805908:	dec00204 	addi	sp,sp,8
  80590c:	f800283a 	ret

00805910 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
  805910:	defffb04 	addi	sp,sp,-20
  805914:	df000415 	stw	fp,16(sp)
  805918:	df000404 	addi	fp,sp,16
  80591c:	e13ffe15 	stw	r4,-8(fp)
  805920:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
  805924:	e0fffe17 	ldw	r3,-8(fp)
  805928:	e0bfff17 	ldw	r2,-4(fp)
  80592c:	1885883a 	add	r2,r3,r2
  805930:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
  805934:	e0bffe17 	ldw	r2,-8(fp)
  805938:	e0bffd15 	stw	r2,-12(fp)
  80593c:	00000506 	br	805954 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
  805940:	e0bffd17 	ldw	r2,-12(fp)
  805944:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
  805948:	e0bffd17 	ldw	r2,-12(fp)
  80594c:	10800104 	addi	r2,r2,4
  805950:	e0bffd15 	stw	r2,-12(fp)
  805954:	e0fffd17 	ldw	r3,-12(fp)
  805958:	e0bffc17 	ldw	r2,-16(fp)
  80595c:	18bff836 	bltu	r3,r2,805940 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
  805960:	e0bffe17 	ldw	r2,-8(fp)
  805964:	108000cc 	andi	r2,r2,3
  805968:	1005003a 	cmpeq	r2,r2,zero
  80596c:	1000021e 	bne	r2,zero,805978 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
  805970:	e0bffd17 	ldw	r2,-12(fp)
  805974:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  805978:	e037883a 	mov	sp,fp
  80597c:	df000017 	ldw	fp,0(sp)
  805980:	dec00104 	addi	sp,sp,4
  805984:	f800283a 	ret

00805988 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  805988:	defffc04 	addi	sp,sp,-16
  80598c:	df000315 	stw	fp,12(sp)
  805990:	df000304 	addi	fp,sp,12
  805994:	e13ffd15 	stw	r4,-12(fp)
  805998:	e17ffe15 	stw	r5,-8(fp)
  80599c:	e1bfff15 	stw	r6,-4(fp)
  return len;
  8059a0:	e0bfff17 	ldw	r2,-4(fp)
}
  8059a4:	e037883a 	mov	sp,fp
  8059a8:	df000017 	ldw	fp,0(sp)
  8059ac:	dec00104 	addi	sp,sp,4
  8059b0:	f800283a 	ret

008059b4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  8059b4:	defff904 	addi	sp,sp,-28
  8059b8:	dfc00615 	stw	ra,24(sp)
  8059bc:	df000515 	stw	fp,20(sp)
  8059c0:	df000504 	addi	fp,sp,20
  8059c4:	e13ffd15 	stw	r4,-12(fp)
  8059c8:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  8059cc:	e0bffd17 	ldw	r2,-12(fp)
  8059d0:	1005003a 	cmpeq	r2,r2,zero
  8059d4:	1000041e 	bne	r2,zero,8059e8 <alt_dev_llist_insert+0x34>
  8059d8:	e0bffd17 	ldw	r2,-12(fp)
  8059dc:	10800217 	ldw	r2,8(r2)
  8059e0:	1004c03a 	cmpne	r2,r2,zero
  8059e4:	1000071e 	bne	r2,zero,805a04 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
  8059e8:	0805a680 	call	805a68 <alt_get_errno>
  8059ec:	1007883a 	mov	r3,r2
  8059f0:	00800584 	movi	r2,22
  8059f4:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  8059f8:	00bffa84 	movi	r2,-22
  8059fc:	e0bfff15 	stw	r2,-4(fp)
  805a00:	00001306 	br	805a50 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  805a04:	e0fffd17 	ldw	r3,-12(fp)
  805a08:	e0bffe17 	ldw	r2,-8(fp)
  805a0c:	e0bffb15 	stw	r2,-20(fp)
  805a10:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  805a14:	e0fffc17 	ldw	r3,-16(fp)
  805a18:	e0bffb17 	ldw	r2,-20(fp)
  805a1c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
  805a20:	e0bffb17 	ldw	r2,-20(fp)
  805a24:	10c00017 	ldw	r3,0(r2)
  805a28:	e0bffc17 	ldw	r2,-16(fp)
  805a2c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  805a30:	e0bffb17 	ldw	r2,-20(fp)
  805a34:	10c00017 	ldw	r3,0(r2)
  805a38:	e0bffc17 	ldw	r2,-16(fp)
  805a3c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
  805a40:	e0fffb17 	ldw	r3,-20(fp)
  805a44:	e0bffc17 	ldw	r2,-16(fp)
  805a48:	18800015 	stw	r2,0(r3)

  return 0;  
  805a4c:	e03fff15 	stw	zero,-4(fp)
  805a50:	e0bfff17 	ldw	r2,-4(fp)
}
  805a54:	e037883a 	mov	sp,fp
  805a58:	dfc00117 	ldw	ra,4(sp)
  805a5c:	df000017 	ldw	fp,0(sp)
  805a60:	dec00204 	addi	sp,sp,8
  805a64:	f800283a 	ret

00805a68 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805a68:	defffd04 	addi	sp,sp,-12
  805a6c:	dfc00215 	stw	ra,8(sp)
  805a70:	df000115 	stw	fp,4(sp)
  805a74:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  805a78:	00802074 	movhi	r2,129
  805a7c:	10a5f804 	addi	r2,r2,-26656
  805a80:	10800017 	ldw	r2,0(r2)
  805a84:	1005003a 	cmpeq	r2,r2,zero
  805a88:	1000061e 	bne	r2,zero,805aa4 <alt_get_errno+0x3c>
  805a8c:	00802074 	movhi	r2,129
  805a90:	10a5f804 	addi	r2,r2,-26656
  805a94:	10800017 	ldw	r2,0(r2)
  805a98:	103ee83a 	callr	r2
  805a9c:	e0bfff15 	stw	r2,-4(fp)
  805aa0:	00000306 	br	805ab0 <alt_get_errno+0x48>
  805aa4:	00802074 	movhi	r2,129
  805aa8:	10a60704 	addi	r2,r2,-26596
  805aac:	e0bfff15 	stw	r2,-4(fp)
  805ab0:	e0bfff17 	ldw	r2,-4(fp)
}
  805ab4:	e037883a 	mov	sp,fp
  805ab8:	dfc00117 	ldw	ra,4(sp)
  805abc:	df000017 	ldw	fp,0(sp)
  805ac0:	dec00204 	addi	sp,sp,8
  805ac4:	f800283a 	ret

00805ac8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  805ac8:	defffd04 	addi	sp,sp,-12
  805acc:	dfc00215 	stw	ra,8(sp)
  805ad0:	df000115 	stw	fp,4(sp)
  805ad4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  805ad8:	00bfff04 	movi	r2,-4
  805adc:	00c02034 	movhi	r3,128
  805ae0:	18decd04 	addi	r3,r3,31540
  805ae4:	1885883a 	add	r2,r3,r2
  805ae8:	e0bfff15 	stw	r2,-4(fp)
  805aec:	00000606 	br	805b08 <_do_ctors+0x40>
        (*ctor) (); 
  805af0:	e0bfff17 	ldw	r2,-4(fp)
  805af4:	10800017 	ldw	r2,0(r2)
  805af8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  805afc:	e0bfff17 	ldw	r2,-4(fp)
  805b00:	10bfff04 	addi	r2,r2,-4
  805b04:	e0bfff15 	stw	r2,-4(fp)
  805b08:	e0ffff17 	ldw	r3,-4(fp)
  805b0c:	00802034 	movhi	r2,128
  805b10:	109ecc04 	addi	r2,r2,31536
  805b14:	18bff62e 	bgeu	r3,r2,805af0 <_do_ctors+0x28>
        (*ctor) (); 
}
  805b18:	e037883a 	mov	sp,fp
  805b1c:	dfc00117 	ldw	ra,4(sp)
  805b20:	df000017 	ldw	fp,0(sp)
  805b24:	dec00204 	addi	sp,sp,8
  805b28:	f800283a 	ret

00805b2c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  805b2c:	defffd04 	addi	sp,sp,-12
  805b30:	dfc00215 	stw	ra,8(sp)
  805b34:	df000115 	stw	fp,4(sp)
  805b38:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  805b3c:	00bfff04 	movi	r2,-4
  805b40:	00c02034 	movhi	r3,128
  805b44:	18decd04 	addi	r3,r3,31540
  805b48:	1885883a 	add	r2,r3,r2
  805b4c:	e0bfff15 	stw	r2,-4(fp)
  805b50:	00000606 	br	805b6c <_do_dtors+0x40>
        (*dtor) (); 
  805b54:	e0bfff17 	ldw	r2,-4(fp)
  805b58:	10800017 	ldw	r2,0(r2)
  805b5c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  805b60:	e0bfff17 	ldw	r2,-4(fp)
  805b64:	10bfff04 	addi	r2,r2,-4
  805b68:	e0bfff15 	stw	r2,-4(fp)
  805b6c:	e0ffff17 	ldw	r3,-4(fp)
  805b70:	00802034 	movhi	r2,128
  805b74:	109ecd04 	addi	r2,r2,31540
  805b78:	18bff62e 	bgeu	r3,r2,805b54 <_do_dtors+0x28>
        (*dtor) (); 
}
  805b7c:	e037883a 	mov	sp,fp
  805b80:	dfc00117 	ldw	ra,4(sp)
  805b84:	df000017 	ldw	fp,0(sp)
  805b88:	dec00204 	addi	sp,sp,8
  805b8c:	f800283a 	ret

00805b90 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
  805b90:	defffb04 	addi	sp,sp,-20
  805b94:	dfc00415 	stw	ra,16(sp)
  805b98:	df000315 	stw	fp,12(sp)
  805b9c:	df000304 	addi	fp,sp,12
  805ba0:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
  805ba4:	e13ffe17 	ldw	r4,-8(fp)
  805ba8:	d1600704 	addi	r5,gp,-32740
  805bac:	08071c40 	call	8071c4 <alt_find_dev>
  805bb0:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
  805bb4:	e0bffd17 	ldw	r2,-12(fp)
  805bb8:	1005003a 	cmpeq	r2,r2,zero
  805bbc:	10000b1e 	bne	r2,zero,805bec <alt_flash_open_dev+0x5c>
  805bc0:	e0bffd17 	ldw	r2,-12(fp)
  805bc4:	10800317 	ldw	r2,12(r2)
  805bc8:	1005003a 	cmpeq	r2,r2,zero
  805bcc:	1000071e 	bne	r2,zero,805bec <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
  805bd0:	e0bffd17 	ldw	r2,-12(fp)
  805bd4:	10800317 	ldw	r2,12(r2)
  805bd8:	e13ffd17 	ldw	r4,-12(fp)
  805bdc:	e17ffe17 	ldw	r5,-8(fp)
  805be0:	103ee83a 	callr	r2
  805be4:	e0bfff15 	stw	r2,-4(fp)
  805be8:	00000206 	br	805bf4 <alt_flash_open_dev+0x64>
  }

  return dev;
  805bec:	e0bffd17 	ldw	r2,-12(fp)
  805bf0:	e0bfff15 	stw	r2,-4(fp)
  805bf4:	e0bfff17 	ldw	r2,-4(fp)
}
  805bf8:	e037883a 	mov	sp,fp
  805bfc:	dfc00117 	ldw	ra,4(sp)
  805c00:	df000017 	ldw	fp,0(sp)
  805c04:	dec00204 	addi	sp,sp,8
  805c08:	f800283a 	ret

00805c0c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
  805c0c:	defffd04 	addi	sp,sp,-12
  805c10:	dfc00215 	stw	ra,8(sp)
  805c14:	df000115 	stw	fp,4(sp)
  805c18:	df000104 	addi	fp,sp,4
  805c1c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
  805c20:	e0bfff17 	ldw	r2,-4(fp)
  805c24:	1005003a 	cmpeq	r2,r2,zero
  805c28:	1000081e 	bne	r2,zero,805c4c <alt_flash_close_dev+0x40>
  805c2c:	e0bfff17 	ldw	r2,-4(fp)
  805c30:	10800417 	ldw	r2,16(r2)
  805c34:	1005003a 	cmpeq	r2,r2,zero
  805c38:	1000041e 	bne	r2,zero,805c4c <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
  805c3c:	e0bfff17 	ldw	r2,-4(fp)
  805c40:	10800417 	ldw	r2,16(r2)
  805c44:	e13fff17 	ldw	r4,-4(fp)
  805c48:	103ee83a 	callr	r2
  }
  return;
}
  805c4c:	e037883a 	mov	sp,fp
  805c50:	dfc00117 	ldw	ra,4(sp)
  805c54:	df000017 	ldw	fp,0(sp)
  805c58:	dec00204 	addi	sp,sp,8
  805c5c:	f800283a 	ret

00805c60 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  805c60:	defff904 	addi	sp,sp,-28
  805c64:	dfc00615 	stw	ra,24(sp)
  805c68:	df000515 	stw	fp,20(sp)
  805c6c:	df000504 	addi	fp,sp,20
  805c70:	e13ffc15 	stw	r4,-16(fp)
  805c74:	e17ffd15 	stw	r5,-12(fp)
  805c78:	e1bffe15 	stw	r6,-8(fp)
  805c7c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  805c80:	e0800217 	ldw	r2,8(fp)
  805c84:	d8800015 	stw	r2,0(sp)
  805c88:	e13ffc17 	ldw	r4,-16(fp)
  805c8c:	e17ffd17 	ldw	r5,-12(fp)
  805c90:	e1bffe17 	ldw	r6,-8(fp)
  805c94:	e1ffff17 	ldw	r7,-4(fp)
  805c98:	0805e340 	call	805e34 <alt_iic_isr_register>
}  
  805c9c:	e037883a 	mov	sp,fp
  805ca0:	dfc00117 	ldw	ra,4(sp)
  805ca4:	df000017 	ldw	fp,0(sp)
  805ca8:	dec00204 	addi	sp,sp,8
  805cac:	f800283a 	ret

00805cb0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  805cb0:	defff904 	addi	sp,sp,-28
  805cb4:	df000615 	stw	fp,24(sp)
  805cb8:	df000604 	addi	fp,sp,24
  805cbc:	e13ffe15 	stw	r4,-8(fp)
  805cc0:	e17fff15 	stw	r5,-4(fp)
  805cc4:	e0bfff17 	ldw	r2,-4(fp)
  805cc8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805ccc:	0005303a 	rdctl	r2,status
  805cd0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805cd4:	e0fffb17 	ldw	r3,-20(fp)
  805cd8:	00bfff84 	movi	r2,-2
  805cdc:	1884703a 	and	r2,r3,r2
  805ce0:	1001703a 	wrctl	status,r2
  
  return context;
  805ce4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  805ce8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
  805cec:	e0fffc17 	ldw	r3,-16(fp)
  805cf0:	00800044 	movi	r2,1
  805cf4:	10c4983a 	sll	r2,r2,r3
  805cf8:	1007883a 	mov	r3,r2
  805cfc:	00802074 	movhi	r2,129
  805d00:	10a60404 	addi	r2,r2,-26608
  805d04:	10800017 	ldw	r2,0(r2)
  805d08:	1886b03a 	or	r3,r3,r2
  805d0c:	00802074 	movhi	r2,129
  805d10:	10a60404 	addi	r2,r2,-26608
  805d14:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  805d18:	00802074 	movhi	r2,129
  805d1c:	10a60404 	addi	r2,r2,-26608
  805d20:	10800017 	ldw	r2,0(r2)
  805d24:	100170fa 	wrctl	ienable,r2
  805d28:	e0bffd17 	ldw	r2,-12(fp)
  805d2c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805d30:	e0bffa17 	ldw	r2,-24(fp)
  805d34:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  805d38:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
  805d3c:	e037883a 	mov	sp,fp
  805d40:	df000017 	ldw	fp,0(sp)
  805d44:	dec00104 	addi	sp,sp,4
  805d48:	f800283a 	ret

00805d4c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  805d4c:	defff904 	addi	sp,sp,-28
  805d50:	df000615 	stw	fp,24(sp)
  805d54:	df000604 	addi	fp,sp,24
  805d58:	e13ffe15 	stw	r4,-8(fp)
  805d5c:	e17fff15 	stw	r5,-4(fp)
  805d60:	e0bfff17 	ldw	r2,-4(fp)
  805d64:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805d68:	0005303a 	rdctl	r2,status
  805d6c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805d70:	e0fffb17 	ldw	r3,-20(fp)
  805d74:	00bfff84 	movi	r2,-2
  805d78:	1884703a 	and	r2,r3,r2
  805d7c:	1001703a 	wrctl	status,r2
  
  return context;
  805d80:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  805d84:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
  805d88:	e0fffc17 	ldw	r3,-16(fp)
  805d8c:	00800044 	movi	r2,1
  805d90:	10c4983a 	sll	r2,r2,r3
  805d94:	0084303a 	nor	r2,zero,r2
  805d98:	1007883a 	mov	r3,r2
  805d9c:	00802074 	movhi	r2,129
  805da0:	10a60404 	addi	r2,r2,-26608
  805da4:	10800017 	ldw	r2,0(r2)
  805da8:	1886703a 	and	r3,r3,r2
  805dac:	00802074 	movhi	r2,129
  805db0:	10a60404 	addi	r2,r2,-26608
  805db4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  805db8:	00802074 	movhi	r2,129
  805dbc:	10a60404 	addi	r2,r2,-26608
  805dc0:	10800017 	ldw	r2,0(r2)
  805dc4:	100170fa 	wrctl	ienable,r2
  805dc8:	e0bffd17 	ldw	r2,-12(fp)
  805dcc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805dd0:	e0bffa17 	ldw	r2,-24(fp)
  805dd4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  805dd8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
  805ddc:	e037883a 	mov	sp,fp
  805de0:	df000017 	ldw	fp,0(sp)
  805de4:	dec00104 	addi	sp,sp,4
  805de8:	f800283a 	ret

00805dec <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  805dec:	defffc04 	addi	sp,sp,-16
  805df0:	df000315 	stw	fp,12(sp)
  805df4:	df000304 	addi	fp,sp,12
  805df8:	e13ffe15 	stw	r4,-8(fp)
  805dfc:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  805e00:	000530fa 	rdctl	r2,ienable
  805e04:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  805e08:	e0ffff17 	ldw	r3,-4(fp)
  805e0c:	00800044 	movi	r2,1
  805e10:	10c4983a 	sll	r2,r2,r3
  805e14:	1007883a 	mov	r3,r2
  805e18:	e0bffd17 	ldw	r2,-12(fp)
  805e1c:	1884703a 	and	r2,r3,r2
  805e20:	1004c03a 	cmpne	r2,r2,zero
}
  805e24:	e037883a 	mov	sp,fp
  805e28:	df000017 	ldw	fp,0(sp)
  805e2c:	dec00104 	addi	sp,sp,4
  805e30:	f800283a 	ret

00805e34 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  805e34:	defff404 	addi	sp,sp,-48
  805e38:	dfc00b15 	stw	ra,44(sp)
  805e3c:	df000a15 	stw	fp,40(sp)
  805e40:	df000a04 	addi	fp,sp,40
  805e44:	e13ffb15 	stw	r4,-20(fp)
  805e48:	e17ffc15 	stw	r5,-16(fp)
  805e4c:	e1bffd15 	stw	r6,-12(fp)
  805e50:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
  805e54:	00bffa84 	movi	r2,-22
  805e58:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  805e5c:	e0bffc17 	ldw	r2,-16(fp)
  805e60:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  805e64:	e0bff917 	ldw	r2,-28(fp)
  805e68:	10800808 	cmpgei	r2,r2,32
  805e6c:	1000291e 	bne	r2,zero,805f14 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805e70:	0005303a 	rdctl	r2,status
  805e74:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805e78:	e0fff717 	ldw	r3,-36(fp)
  805e7c:	00bfff84 	movi	r2,-2
  805e80:	1884703a 	and	r2,r3,r2
  805e84:	1001703a 	wrctl	status,r2
  
  return context;
  805e88:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  805e8c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
  805e90:	e0bff917 	ldw	r2,-28(fp)
  805e94:	00c02074 	movhi	r3,129
  805e98:	18e60804 	addi	r3,r3,-26592
  805e9c:	100490fa 	slli	r2,r2,3
  805ea0:	10c7883a 	add	r3,r2,r3
  805ea4:	e0bffd17 	ldw	r2,-12(fp)
  805ea8:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
  805eac:	e0bff917 	ldw	r2,-28(fp)
  805eb0:	00c02074 	movhi	r3,129
  805eb4:	18e60804 	addi	r3,r3,-26592
  805eb8:	100490fa 	slli	r2,r2,3
  805ebc:	10c5883a 	add	r2,r2,r3
  805ec0:	10c00104 	addi	r3,r2,4
  805ec4:	e0bffe17 	ldw	r2,-8(fp)
  805ec8:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  805ecc:	e0bffd17 	ldw	r2,-12(fp)
  805ed0:	1005003a 	cmpeq	r2,r2,zero
  805ed4:	1000051e 	bne	r2,zero,805eec <alt_iic_isr_register+0xb8>
  805ed8:	e17ff917 	ldw	r5,-28(fp)
  805edc:	e13ffb17 	ldw	r4,-20(fp)
  805ee0:	0805cb00 	call	805cb0 <alt_ic_irq_enable>
  805ee4:	e0bfff15 	stw	r2,-4(fp)
  805ee8:	00000406 	br	805efc <alt_iic_isr_register+0xc8>
  805eec:	e17ff917 	ldw	r5,-28(fp)
  805ef0:	e13ffb17 	ldw	r4,-20(fp)
  805ef4:	0805d4c0 	call	805d4c <alt_ic_irq_disable>
  805ef8:	e0bfff15 	stw	r2,-4(fp)
  805efc:	e0bfff17 	ldw	r2,-4(fp)
  805f00:	e0bffa15 	stw	r2,-24(fp)
  805f04:	e0bff817 	ldw	r2,-32(fp)
  805f08:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805f0c:	e0bff617 	ldw	r2,-40(fp)
  805f10:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  805f14:	e0bffa17 	ldw	r2,-24(fp)
}
  805f18:	e037883a 	mov	sp,fp
  805f1c:	dfc00117 	ldw	ra,4(sp)
  805f20:	df000017 	ldw	fp,0(sp)
  805f24:	dec00204 	addi	sp,sp,8
  805f28:	f800283a 	ret

00805f2c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  805f2c:	defff904 	addi	sp,sp,-28
  805f30:	dfc00615 	stw	ra,24(sp)
  805f34:	df000515 	stw	fp,20(sp)
  805f38:	df000504 	addi	fp,sp,20
  805f3c:	e13ffc15 	stw	r4,-16(fp)
  805f40:	e17ffd15 	stw	r5,-12(fp)
  805f44:	e1bffe15 	stw	r6,-8(fp)
  805f48:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  805f4c:	e13ffd17 	ldw	r4,-12(fp)
  805f50:	e17ffe17 	ldw	r5,-8(fp)
  805f54:	e1bfff17 	ldw	r6,-4(fp)
  805f58:	08061440 	call	806144 <open>
  805f5c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  805f60:	e0bffb17 	ldw	r2,-20(fp)
  805f64:	1004803a 	cmplt	r2,r2,zero
  805f68:	10001c1e 	bne	r2,zero,805fdc <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
  805f6c:	e0bffb17 	ldw	r2,-20(fp)
  805f70:	00c02074 	movhi	r3,129
  805f74:	18e49204 	addi	r3,r3,-28088
  805f78:	10800324 	muli	r2,r2,12
  805f7c:	10c5883a 	add	r2,r2,r3
  805f80:	10c00017 	ldw	r3,0(r2)
  805f84:	e0bffc17 	ldw	r2,-16(fp)
  805f88:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  805f8c:	e0bffb17 	ldw	r2,-20(fp)
  805f90:	00c02074 	movhi	r3,129
  805f94:	18e49204 	addi	r3,r3,-28088
  805f98:	10800324 	muli	r2,r2,12
  805f9c:	10c5883a 	add	r2,r2,r3
  805fa0:	10800104 	addi	r2,r2,4
  805fa4:	10c00017 	ldw	r3,0(r2)
  805fa8:	e0bffc17 	ldw	r2,-16(fp)
  805fac:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  805fb0:	e0bffb17 	ldw	r2,-20(fp)
  805fb4:	00c02074 	movhi	r3,129
  805fb8:	18e49204 	addi	r3,r3,-28088
  805fbc:	10800324 	muli	r2,r2,12
  805fc0:	10c5883a 	add	r2,r2,r3
  805fc4:	10800204 	addi	r2,r2,8
  805fc8:	10c00017 	ldw	r3,0(r2)
  805fcc:	e0bffc17 	ldw	r2,-16(fp)
  805fd0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  805fd4:	e13ffb17 	ldw	r4,-20(fp)
  805fd8:	080632c0 	call	80632c <alt_release_fd>
  }
} 
  805fdc:	e037883a 	mov	sp,fp
  805fe0:	dfc00117 	ldw	ra,4(sp)
  805fe4:	df000017 	ldw	fp,0(sp)
  805fe8:	dec00204 	addi	sp,sp,8
  805fec:	f800283a 	ret

00805ff0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  805ff0:	defffb04 	addi	sp,sp,-20
  805ff4:	dfc00415 	stw	ra,16(sp)
  805ff8:	df000315 	stw	fp,12(sp)
  805ffc:	df000304 	addi	fp,sp,12
  806000:	e13ffd15 	stw	r4,-12(fp)
  806004:	e17ffe15 	stw	r5,-8(fp)
  806008:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  80600c:	01002074 	movhi	r4,129
  806010:	21249504 	addi	r4,r4,-28076
  806014:	e17ffd17 	ldw	r5,-12(fp)
  806018:	01800044 	movi	r6,1
  80601c:	01c07fc4 	movi	r7,511
  806020:	0805f2c0 	call	805f2c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  806024:	01002074 	movhi	r4,129
  806028:	21249204 	addi	r4,r4,-28088
  80602c:	e17ffe17 	ldw	r5,-8(fp)
  806030:	000d883a 	mov	r6,zero
  806034:	01c07fc4 	movi	r7,511
  806038:	0805f2c0 	call	805f2c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  80603c:	01002074 	movhi	r4,129
  806040:	21249804 	addi	r4,r4,-28064
  806044:	e17fff17 	ldw	r5,-4(fp)
  806048:	01800044 	movi	r6,1
  80604c:	01c07fc4 	movi	r7,511
  806050:	0805f2c0 	call	805f2c <alt_open_fd>
}  
  806054:	e037883a 	mov	sp,fp
  806058:	dfc00117 	ldw	ra,4(sp)
  80605c:	df000017 	ldw	fp,0(sp)
  806060:	dec00204 	addi	sp,sp,8
  806064:	f800283a 	ret

00806068 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  806068:	defffc04 	addi	sp,sp,-16
  80606c:	df000315 	stw	fp,12(sp)
  806070:	df000304 	addi	fp,sp,12
  806074:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  806078:	e0bffe17 	ldw	r2,-8(fp)
  80607c:	10800217 	ldw	r2,8(r2)
  806080:	10d00034 	orhi	r3,r2,16384
  806084:	e0bffe17 	ldw	r2,-8(fp)
  806088:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  80608c:	e03ffd15 	stw	zero,-12(fp)
  806090:	00002006 	br	806114 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  806094:	e0bffd17 	ldw	r2,-12(fp)
  806098:	00c02074 	movhi	r3,129
  80609c:	18e49204 	addi	r3,r3,-28088
  8060a0:	10800324 	muli	r2,r2,12
  8060a4:	10c5883a 	add	r2,r2,r3
  8060a8:	10c00017 	ldw	r3,0(r2)
  8060ac:	e0bffe17 	ldw	r2,-8(fp)
  8060b0:	10800017 	ldw	r2,0(r2)
  8060b4:	1880141e 	bne	r3,r2,806108 <alt_file_locked+0xa0>
  8060b8:	e0bffd17 	ldw	r2,-12(fp)
  8060bc:	00c02074 	movhi	r3,129
  8060c0:	18e49204 	addi	r3,r3,-28088
  8060c4:	10800324 	muli	r2,r2,12
  8060c8:	10c5883a 	add	r2,r2,r3
  8060cc:	10800204 	addi	r2,r2,8
  8060d0:	10800017 	ldw	r2,0(r2)
  8060d4:	1004403a 	cmpge	r2,r2,zero
  8060d8:	10000b1e 	bne	r2,zero,806108 <alt_file_locked+0xa0>
  8060dc:	e0bffd17 	ldw	r2,-12(fp)
  8060e0:	10800324 	muli	r2,r2,12
  8060e4:	1007883a 	mov	r3,r2
  8060e8:	00802074 	movhi	r2,129
  8060ec:	10a49204 	addi	r2,r2,-28088
  8060f0:	1887883a 	add	r3,r3,r2
  8060f4:	e0bffe17 	ldw	r2,-8(fp)
  8060f8:	18800326 	beq	r3,r2,806108 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  8060fc:	00bffcc4 	movi	r2,-13
  806100:	e0bfff15 	stw	r2,-4(fp)
  806104:	00000a06 	br	806130 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  806108:	e0bffd17 	ldw	r2,-12(fp)
  80610c:	10800044 	addi	r2,r2,1
  806110:	e0bffd15 	stw	r2,-12(fp)
  806114:	00802074 	movhi	r2,129
  806118:	10a5f704 	addi	r2,r2,-26660
  80611c:	10800017 	ldw	r2,0(r2)
  806120:	1007883a 	mov	r3,r2
  806124:	e0bffd17 	ldw	r2,-12(fp)
  806128:	18bfda2e 	bgeu	r3,r2,806094 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  80612c:	e03fff15 	stw	zero,-4(fp)
  806130:	e0bfff17 	ldw	r2,-4(fp)
}
  806134:	e037883a 	mov	sp,fp
  806138:	df000017 	ldw	fp,0(sp)
  80613c:	dec00104 	addi	sp,sp,4
  806140:	f800283a 	ret

00806144 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  806144:	defff404 	addi	sp,sp,-48
  806148:	dfc00b15 	stw	ra,44(sp)
  80614c:	df000a15 	stw	fp,40(sp)
  806150:	df000a04 	addi	fp,sp,40
  806154:	e13ffb15 	stw	r4,-20(fp)
  806158:	e17ffc15 	stw	r5,-16(fp)
  80615c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  806160:	00bfffc4 	movi	r2,-1
  806164:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
  806168:	00bffb44 	movi	r2,-19
  80616c:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
  806170:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  806174:	e13ffb17 	ldw	r4,-20(fp)
  806178:	01402074 	movhi	r5,129
  80617c:	2965f504 	addi	r5,r5,-26668
  806180:	08071c40 	call	8071c4 <alt_find_dev>
  806184:	e0bffa15 	stw	r2,-24(fp)
  806188:	e0bffa17 	ldw	r2,-24(fp)
  80618c:	1004c03a 	cmpne	r2,r2,zero
  806190:	1000051e 	bne	r2,zero,8061a8 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  806194:	e13ffb17 	ldw	r4,-20(fp)
  806198:	08072580 	call	807258 <alt_find_file>
  80619c:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
  8061a0:	00800044 	movi	r2,1
  8061a4:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  8061a8:	e0bffa17 	ldw	r2,-24(fp)
  8061ac:	1005003a 	cmpeq	r2,r2,zero
  8061b0:	1000301e 	bne	r2,zero,806274 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
  8061b4:	e13ffa17 	ldw	r4,-24(fp)
  8061b8:	08073780 	call	807378 <alt_get_fd>
  8061bc:	e0bff815 	stw	r2,-32(fp)
  8061c0:	e0bff817 	ldw	r2,-32(fp)
  8061c4:	1004403a 	cmpge	r2,r2,zero
  8061c8:	1000031e 	bne	r2,zero,8061d8 <open+0x94>
    {
      status = index;
  8061cc:	e0bff817 	ldw	r2,-32(fp)
  8061d0:	e0bff715 	stw	r2,-36(fp)
  8061d4:	00002906 	br	80627c <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
  8061d8:	e0bff817 	ldw	r2,-32(fp)
  8061dc:	10800324 	muli	r2,r2,12
  8061e0:	1007883a 	mov	r3,r2
  8061e4:	00802074 	movhi	r2,129
  8061e8:	10a49204 	addi	r2,r2,-28088
  8061ec:	1885883a 	add	r2,r3,r2
  8061f0:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  8061f4:	e0fffc17 	ldw	r3,-16(fp)
  8061f8:	00900034 	movhi	r2,16384
  8061fc:	10bfffc4 	addi	r2,r2,-1
  806200:	1886703a 	and	r3,r3,r2
  806204:	e0bff917 	ldw	r2,-28(fp)
  806208:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  80620c:	e0bff617 	ldw	r2,-40(fp)
  806210:	1004c03a 	cmpne	r2,r2,zero
  806214:	1000061e 	bne	r2,zero,806230 <open+0xec>
  806218:	e13ff917 	ldw	r4,-28(fp)
  80621c:	08060680 	call	806068 <alt_file_locked>
  806220:	e0bff715 	stw	r2,-36(fp)
  806224:	e0bff717 	ldw	r2,-36(fp)
  806228:	1004803a 	cmplt	r2,r2,zero
  80622c:	1000131e 	bne	r2,zero,80627c <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  806230:	e0bffa17 	ldw	r2,-24(fp)
  806234:	10800317 	ldw	r2,12(r2)
  806238:	1005003a 	cmpeq	r2,r2,zero
  80623c:	1000091e 	bne	r2,zero,806264 <open+0x120>
  806240:	e0bffa17 	ldw	r2,-24(fp)
  806244:	10800317 	ldw	r2,12(r2)
  806248:	e13ff917 	ldw	r4,-28(fp)
  80624c:	e17ffb17 	ldw	r5,-20(fp)
  806250:	e1bffc17 	ldw	r6,-16(fp)
  806254:	e1fffd17 	ldw	r7,-12(fp)
  806258:	103ee83a 	callr	r2
  80625c:	e0bfff15 	stw	r2,-4(fp)
  806260:	00000106 	br	806268 <open+0x124>
  806264:	e03fff15 	stw	zero,-4(fp)
  806268:	e0bfff17 	ldw	r2,-4(fp)
  80626c:	e0bff715 	stw	r2,-36(fp)
  806270:	00000206 	br	80627c <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
  806274:	00bffb44 	movi	r2,-19
  806278:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  80627c:	e0bff717 	ldw	r2,-36(fp)
  806280:	1004403a 	cmpge	r2,r2,zero
  806284:	1000091e 	bne	r2,zero,8062ac <open+0x168>
  {
    alt_release_fd (index);  
  806288:	e13ff817 	ldw	r4,-32(fp)
  80628c:	080632c0 	call	80632c <alt_release_fd>
    ALT_ERRNO = -status;
  806290:	08062cc0 	call	8062cc <alt_get_errno>
  806294:	e0fff717 	ldw	r3,-36(fp)
  806298:	00c7c83a 	sub	r3,zero,r3
  80629c:	10c00015 	stw	r3,0(r2)
    return -1;
  8062a0:	00bfffc4 	movi	r2,-1
  8062a4:	e0bffe15 	stw	r2,-8(fp)
  8062a8:	00000206 	br	8062b4 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
  8062ac:	e0bff817 	ldw	r2,-32(fp)
  8062b0:	e0bffe15 	stw	r2,-8(fp)
  8062b4:	e0bffe17 	ldw	r2,-8(fp)
}
  8062b8:	e037883a 	mov	sp,fp
  8062bc:	dfc00117 	ldw	ra,4(sp)
  8062c0:	df000017 	ldw	fp,0(sp)
  8062c4:	dec00204 	addi	sp,sp,8
  8062c8:	f800283a 	ret

008062cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8062cc:	defffd04 	addi	sp,sp,-12
  8062d0:	dfc00215 	stw	ra,8(sp)
  8062d4:	df000115 	stw	fp,4(sp)
  8062d8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  8062dc:	00802074 	movhi	r2,129
  8062e0:	10a5f804 	addi	r2,r2,-26656
  8062e4:	10800017 	ldw	r2,0(r2)
  8062e8:	1005003a 	cmpeq	r2,r2,zero
  8062ec:	1000061e 	bne	r2,zero,806308 <alt_get_errno+0x3c>
  8062f0:	00802074 	movhi	r2,129
  8062f4:	10a5f804 	addi	r2,r2,-26656
  8062f8:	10800017 	ldw	r2,0(r2)
  8062fc:	103ee83a 	callr	r2
  806300:	e0bfff15 	stw	r2,-4(fp)
  806304:	00000306 	br	806314 <alt_get_errno+0x48>
  806308:	00802074 	movhi	r2,129
  80630c:	10a60704 	addi	r2,r2,-26596
  806310:	e0bfff15 	stw	r2,-4(fp)
  806314:	e0bfff17 	ldw	r2,-4(fp)
}
  806318:	e037883a 	mov	sp,fp
  80631c:	dfc00117 	ldw	ra,4(sp)
  806320:	df000017 	ldw	fp,0(sp)
  806324:	dec00204 	addi	sp,sp,8
  806328:	f800283a 	ret

0080632c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  80632c:	defffe04 	addi	sp,sp,-8
  806330:	df000115 	stw	fp,4(sp)
  806334:	df000104 	addi	fp,sp,4
  806338:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  80633c:	e0bfff17 	ldw	r2,-4(fp)
  806340:	108000d0 	cmplti	r2,r2,3
  806344:	10000d1e 	bne	r2,zero,80637c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  806348:	e0bfff17 	ldw	r2,-4(fp)
  80634c:	00c02074 	movhi	r3,129
  806350:	18e49204 	addi	r3,r3,-28088
  806354:	10800324 	muli	r2,r2,12
  806358:	10c5883a 	add	r2,r2,r3
  80635c:	10800204 	addi	r2,r2,8
  806360:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  806364:	e0bfff17 	ldw	r2,-4(fp)
  806368:	00c02074 	movhi	r3,129
  80636c:	18e49204 	addi	r3,r3,-28088
  806370:	10800324 	muli	r2,r2,12
  806374:	10c5883a 	add	r2,r2,r3
  806378:	10000015 	stw	zero,0(r2)
  }
}
  80637c:	e037883a 	mov	sp,fp
  806380:	df000017 	ldw	fp,0(sp)
  806384:	dec00104 	addi	sp,sp,4
  806388:	f800283a 	ret

0080638c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  80638c:	defffa04 	addi	sp,sp,-24
  806390:	df000515 	stw	fp,20(sp)
  806394:	df000504 	addi	fp,sp,20
  806398:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80639c:	0005303a 	rdctl	r2,status
  8063a0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8063a4:	e0fffd17 	ldw	r3,-12(fp)
  8063a8:	00bfff84 	movi	r2,-2
  8063ac:	1884703a 	and	r2,r3,r2
  8063b0:	1001703a 	wrctl	status,r2
  
  return context;
  8063b4:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  8063b8:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
  8063bc:	e0bfff17 	ldw	r2,-4(fp)
  8063c0:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  8063c4:	e0bffc17 	ldw	r2,-16(fp)
  8063c8:	10c00017 	ldw	r3,0(r2)
  8063cc:	e0bffc17 	ldw	r2,-16(fp)
  8063d0:	10800117 	ldw	r2,4(r2)
  8063d4:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
  8063d8:	e0bffc17 	ldw	r2,-16(fp)
  8063dc:	10c00117 	ldw	r3,4(r2)
  8063e0:	e0bffc17 	ldw	r2,-16(fp)
  8063e4:	10800017 	ldw	r2,0(r2)
  8063e8:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  8063ec:	e0fffc17 	ldw	r3,-16(fp)
  8063f0:	e0bffc17 	ldw	r2,-16(fp)
  8063f4:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
  8063f8:	e0fffc17 	ldw	r3,-16(fp)
  8063fc:	e0bffc17 	ldw	r2,-16(fp)
  806400:	18800015 	stw	r2,0(r3)
  806404:	e0bffe17 	ldw	r2,-8(fp)
  806408:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80640c:	e0bffb17 	ldw	r2,-20(fp)
  806410:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  806414:	e037883a 	mov	sp,fp
  806418:	df000017 	ldw	fp,0(sp)
  80641c:	dec00104 	addi	sp,sp,4
  806420:	f800283a 	ret

00806424 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  806424:	defffb04 	addi	sp,sp,-20
  806428:	dfc00415 	stw	ra,16(sp)
  80642c:	df000315 	stw	fp,12(sp)
  806430:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  806434:	d0a00a17 	ldw	r2,-32728(gp)
  806438:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  80643c:	d0a01417 	ldw	r2,-32688(gp)
  806440:	10800044 	addi	r2,r2,1
  806444:	d0a01415 	stw	r2,-32688(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  806448:	00003106 	br	806510 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
  80644c:	e0bffe17 	ldw	r2,-8(fp)
  806450:	10800017 	ldw	r2,0(r2)
  806454:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  806458:	e0bffe17 	ldw	r2,-8(fp)
  80645c:	10800403 	ldbu	r2,16(r2)
  806460:	10803fcc 	andi	r2,r2,255
  806464:	1005003a 	cmpeq	r2,r2,zero
  806468:	1000051e 	bne	r2,zero,806480 <alt_tick+0x5c>
  80646c:	d0a01417 	ldw	r2,-32688(gp)
  806470:	1004c03a 	cmpne	r2,r2,zero
  806474:	1000021e 	bne	r2,zero,806480 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
  806478:	e0bffe17 	ldw	r2,-8(fp)
  80647c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  806480:	e0bffe17 	ldw	r2,-8(fp)
  806484:	10c00217 	ldw	r3,8(r2)
  806488:	d0a01417 	ldw	r2,-32688(gp)
  80648c:	10c01e36 	bltu	r2,r3,806508 <alt_tick+0xe4>
  806490:	e0bffe17 	ldw	r2,-8(fp)
  806494:	10800403 	ldbu	r2,16(r2)
  806498:	10803fcc 	andi	r2,r2,255
  80649c:	1004c03a 	cmpne	r2,r2,zero
  8064a0:	1000191e 	bne	r2,zero,806508 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
  8064a4:	e0bffe17 	ldw	r2,-8(fp)
  8064a8:	10c00317 	ldw	r3,12(r2)
  8064ac:	e0bffe17 	ldw	r2,-8(fp)
  8064b0:	11000517 	ldw	r4,20(r2)
  8064b4:	183ee83a 	callr	r3
  8064b8:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  8064bc:	e0bffd17 	ldw	r2,-12(fp)
  8064c0:	1004c03a 	cmpne	r2,r2,zero
  8064c4:	1000031e 	bne	r2,zero,8064d4 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
  8064c8:	e13ffe17 	ldw	r4,-8(fp)
  8064cc:	080638c0 	call	80638c <alt_alarm_stop>
  8064d0:	00000d06 	br	806508 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
  8064d4:	e0bffe17 	ldw	r2,-8(fp)
  8064d8:	10c00217 	ldw	r3,8(r2)
  8064dc:	e0bffd17 	ldw	r2,-12(fp)
  8064e0:	1887883a 	add	r3,r3,r2
  8064e4:	e0bffe17 	ldw	r2,-8(fp)
  8064e8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  8064ec:	e0bffe17 	ldw	r2,-8(fp)
  8064f0:	10c00217 	ldw	r3,8(r2)
  8064f4:	d0a01417 	ldw	r2,-32688(gp)
  8064f8:	1880032e 	bgeu	r3,r2,806508 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
  8064fc:	e0fffe17 	ldw	r3,-8(fp)
  806500:	00800044 	movi	r2,1
  806504:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
  806508:	e0bfff17 	ldw	r2,-4(fp)
  80650c:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  806510:	d0e00a04 	addi	r3,gp,-32728
  806514:	e0bffe17 	ldw	r2,-8(fp)
  806518:	10ffcc1e 	bne	r2,r3,80644c <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
  80651c:	e037883a 	mov	sp,fp
  806520:	dfc00117 	ldw	ra,4(sp)
  806524:	df000017 	ldw	fp,0(sp)
  806528:	dec00204 	addi	sp,sp,8
  80652c:	f800283a 	ret

00806530 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  806530:	defffd04 	addi	sp,sp,-12
  806534:	dfc00215 	stw	ra,8(sp)
  806538:	df000115 	stw	fp,4(sp)
  80653c:	df000104 	addi	fp,sp,4
  806540:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  806544:	e13fff17 	ldw	r4,-4(fp)
  806548:	08070780 	call	807078 <alt_busy_sleep>
}
  80654c:	e037883a 	mov	sp,fp
  806550:	dfc00117 	ldw	ra,4(sp)
  806554:	df000017 	ldw	fp,0(sp)
  806558:	dec00204 	addi	sp,sp,8
  80655c:	f800283a 	ret

00806560 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
  806560:	deffff04 	addi	sp,sp,-4
  806564:	df000015 	stw	fp,0(sp)
  806568:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  80656c:	000170fa 	wrctl	ienable,zero
}
  806570:	e037883a 	mov	sp,fp
  806574:	df000017 	ldw	fp,0(sp)
  806578:	dec00104 	addi	sp,sp,4
  80657c:	f800283a 	ret

00806580 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  806580:	defff704 	addi	sp,sp,-36
  806584:	dfc00815 	stw	ra,32(sp)
  806588:	df000715 	stw	fp,28(sp)
  80658c:	df000704 	addi	fp,sp,28
  806590:	e13ffc15 	stw	r4,-16(fp)
  806594:	e17ffd15 	stw	r5,-12(fp)
  806598:	e1bffe15 	stw	r6,-8(fp)
  80659c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  8065a0:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  8065a4:	e0bffc17 	ldw	r2,-16(fp)
  8065a8:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  8065ac:	e1bfff17 	ldw	r6,-4(fp)
  8065b0:	00802034 	movhi	r2,128
  8065b4:	109a4904 	addi	r2,r2,26916
  8065b8:	d8800015 	stw	r2,0(sp)
  8065bc:	e13ffa17 	ldw	r4,-24(fp)
  8065c0:	e17ffe17 	ldw	r5,-8(fp)
  8065c4:	e1c00217 	ldw	r7,8(fp)
  8065c8:	080098c0 	call	80098c <alt_flash_program_block>
  8065cc:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
  8065d0:	e0bffb17 	ldw	r2,-20(fp)
}
  8065d4:	e037883a 	mov	sp,fp
  8065d8:	dfc00117 	ldw	ra,4(sp)
  8065dc:	df000017 	ldw	fp,0(sp)
  8065e0:	dec00204 	addi	sp,sp,8
  8065e4:	f800283a 	ret

008065e8 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
  8065e8:	defff804 	addi	sp,sp,-32
  8065ec:	dfc00715 	stw	ra,28(sp)
  8065f0:	df000615 	stw	fp,24(sp)
  8065f4:	df000604 	addi	fp,sp,24
  8065f8:	e13ffe15 	stw	r4,-8(fp)
  8065fc:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
  806600:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  806604:	e0bffe17 	ldw	r2,-8(fp)
  806608:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  80660c:	e0bffa17 	ldw	r2,-24(fp)
  806610:	10c03317 	ldw	r3,204(r2)
  806614:	e0bffa17 	ldw	r2,-24(fp)
  806618:	11000a17 	ldw	r4,40(r2)
  80661c:	01415544 	movi	r5,1365
  806620:	01802a84 	movi	r6,170
  806624:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  806628:	e0bffa17 	ldw	r2,-24(fp)
  80662c:	10c03317 	ldw	r3,204(r2)
  806630:	e0bffa17 	ldw	r2,-24(fp)
  806634:	11000a17 	ldw	r4,40(r2)
  806638:	0140aa84 	movi	r5,682
  80663c:	01801544 	movi	r6,85
  806640:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
  806644:	e0bffa17 	ldw	r2,-24(fp)
  806648:	10c03317 	ldw	r3,204(r2)
  80664c:	e0bffa17 	ldw	r2,-24(fp)
  806650:	11000a17 	ldw	r4,40(r2)
  806654:	01415544 	movi	r5,1365
  806658:	01802004 	movi	r6,128
  80665c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  806660:	e0bffa17 	ldw	r2,-24(fp)
  806664:	10c03317 	ldw	r3,204(r2)
  806668:	e0bffa17 	ldw	r2,-24(fp)
  80666c:	11000a17 	ldw	r4,40(r2)
  806670:	01415544 	movi	r5,1365
  806674:	01802a84 	movi	r6,170
  806678:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  80667c:	e0bffa17 	ldw	r2,-24(fp)
  806680:	10c03317 	ldw	r3,204(r2)
  806684:	e0bffa17 	ldw	r2,-24(fp)
  806688:	11000a17 	ldw	r4,40(r2)
  80668c:	0140aa84 	movi	r5,682
  806690:	01801544 	movi	r6,85
  806694:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
  806698:	e0bffa17 	ldw	r2,-24(fp)
  80669c:	11803517 	ldw	r6,212(r2)
  8066a0:	e0bffa17 	ldw	r2,-24(fp)
  8066a4:	10800a17 	ldw	r2,40(r2)
  8066a8:	1007883a 	mov	r3,r2
  8066ac:	e0bfff17 	ldw	r2,-4(fp)
  8066b0:	1889883a 	add	r4,r3,r2
  8066b4:	01400c04 	movi	r5,48
  8066b8:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
  8066bc:	0109c404 	movi	r4,10000
  8066c0:	08065300 	call	806530 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
  8066c4:	00800c84 	movi	r2,50
  8066c8:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  8066cc:	e0bffa17 	ldw	r2,-24(fp)
  8066d0:	10800a17 	ldw	r2,40(r2)
  8066d4:	1007883a 	mov	r3,r2
  8066d8:	e0bfff17 	ldw	r2,-4(fp)
  8066dc:	1885883a 	add	r2,r3,r2
  8066e0:	10800023 	ldbuio	r2,0(r2)
  8066e4:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
  8066e8:	0100fa04 	movi	r4,1000
  8066ec:	08065300 	call	806530 <usleep>
    timeout--;
  8066f0:	e0bffb17 	ldw	r2,-20(fp)
  8066f4:	10bfffc4 	addi	r2,r2,-1
  8066f8:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
  8066fc:	e0bffd03 	ldbu	r2,-12(fp)
  806700:	10803fcc 	andi	r2,r2,255
  806704:	1080020c 	andi	r2,r2,8
  806708:	1004c03a 	cmpne	r2,r2,zero
  80670c:	1000031e 	bne	r2,zero,80671c <alt_erase_block_amd+0x134>
  806710:	e0bffb17 	ldw	r2,-20(fp)
  806714:	10800048 	cmpgei	r2,r2,1
  806718:	103fec1e 	bne	r2,zero,8066cc <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
  80671c:	e0bffa17 	ldw	r2,-24(fp)
  806720:	10803117 	ldw	r2,196(r2)
  806724:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  806728:	00001706 	br	806788 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  80672c:	e0bffa17 	ldw	r2,-24(fp)
  806730:	10800a17 	ldw	r2,40(r2)
  806734:	1007883a 	mov	r3,r2
  806738:	e0bfff17 	ldw	r2,-4(fp)
  80673c:	1885883a 	add	r2,r3,r2
  806740:	10800023 	ldbuio	r2,0(r2)
  806744:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
  806748:	e0bffd03 	ldbu	r2,-12(fp)
  80674c:	10803fcc 	andi	r2,r2,255
  806750:	1080201c 	xori	r2,r2,128
  806754:	10bfe004 	addi	r2,r2,-128
  806758:	1004803a 	cmplt	r2,r2,zero
  80675c:	10000d1e 	bne	r2,zero,806794 <alt_erase_block_amd+0x1ac>
  806760:	e0bffd03 	ldbu	r2,-12(fp)
  806764:	10803fcc 	andi	r2,r2,255
  806768:	1080080c 	andi	r2,r2,32
  80676c:	1004c03a 	cmpne	r2,r2,zero
  806770:	1000081e 	bne	r2,zero,806794 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
  806774:	0100fa04 	movi	r4,1000
  806778:	08065300 	call	806530 <usleep>
    timeout -= 1000;
  80677c:	e0bffb17 	ldw	r2,-20(fp)
  806780:	10bf0604 	addi	r2,r2,-1000
  806784:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  806788:	e0bffb17 	ldw	r2,-20(fp)
  80678c:	10800048 	cmpgei	r2,r2,1
  806790:	103fe61e 	bne	r2,zero,80672c <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
  806794:	e0bffb17 	ldw	r2,-20(fp)
  806798:	10800048 	cmpgei	r2,r2,1
  80679c:	1000031e 	bne	r2,zero,8067ac <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
  8067a0:	00bfe304 	movi	r2,-116
  8067a4:	e0bffc15 	stw	r2,-16(fp)
  8067a8:	00000f06 	br	8067e8 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  8067ac:	e0bffa17 	ldw	r2,-24(fp)
  8067b0:	10800a17 	ldw	r2,40(r2)
  8067b4:	1007883a 	mov	r3,r2
  8067b8:	e0bfff17 	ldw	r2,-4(fp)
  8067bc:	1885883a 	add	r2,r3,r2
  8067c0:	10800023 	ldbuio	r2,0(r2)
  8067c4:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
  8067c8:	e0bffd03 	ldbu	r2,-12(fp)
  8067cc:	10803fcc 	andi	r2,r2,255
  8067d0:	1080201c 	xori	r2,r2,128
  8067d4:	10bfe004 	addi	r2,r2,-128
  8067d8:	1004803a 	cmplt	r2,r2,zero
  8067dc:	1000021e 	bne	r2,zero,8067e8 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
  8067e0:	00bffec4 	movi	r2,-5
  8067e4:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
  8067e8:	e0bffc17 	ldw	r2,-16(fp)
}
  8067ec:	e037883a 	mov	sp,fp
  8067f0:	dfc00117 	ldw	ra,4(sp)
  8067f4:	df000017 	ldw	fp,0(sp)
  8067f8:	dec00204 	addi	sp,sp,8
  8067fc:	f800283a 	ret

00806800 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
  806800:	defff804 	addi	sp,sp,-32
  806804:	dfc00715 	stw	ra,28(sp)
  806808:	df000615 	stw	fp,24(sp)
  80680c:	df000604 	addi	fp,sp,24
  806810:	e13ffd15 	stw	r4,-12(fp)
  806814:	e17ffe15 	stw	r5,-8(fp)
  806818:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  80681c:	e0bffd17 	ldw	r2,-12(fp)
  806820:	10803017 	ldw	r2,192(r2)
  806824:	10801924 	muli	r2,r2,100
  806828:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
  80682c:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  806830:	e0bffd17 	ldw	r2,-12(fp)
  806834:	10800a17 	ldw	r2,40(r2)
  806838:	1007883a 	mov	r3,r2
  80683c:	e0bffe17 	ldw	r2,-8(fp)
  806840:	1885883a 	add	r2,r3,r2
  806844:	10800023 	ldbuio	r2,0(r2)
  806848:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
  80684c:	00001706 	br	8068ac <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
  806850:	e0bffc03 	ldbu	r2,-16(fp)
  806854:	10803fcc 	andi	r2,r2,255
  806858:	10c0200c 	andi	r3,r2,128
  80685c:	e0bfff03 	ldbu	r2,-4(fp)
  806860:	1080200c 	andi	r2,r2,128
  806864:	18801426 	beq	r3,r2,8068b8 <alt_wait_for_command_to_complete_amd+0xb8>
  806868:	e0bffc03 	ldbu	r2,-16(fp)
  80686c:	10803fcc 	andi	r2,r2,255
  806870:	1080080c 	andi	r2,r2,32
  806874:	1004c03a 	cmpne	r2,r2,zero
  806878:	10000f1e 	bne	r2,zero,8068b8 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
  80687c:	01000044 	movi	r4,1
  806880:	08065300 	call	806530 <usleep>
    timeout--;
  806884:	e0bffb17 	ldw	r2,-20(fp)
  806888:	10bfffc4 	addi	r2,r2,-1
  80688c:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  806890:	e0bffd17 	ldw	r2,-12(fp)
  806894:	10800a17 	ldw	r2,40(r2)
  806898:	1007883a 	mov	r3,r2
  80689c:	e0bffe17 	ldw	r2,-8(fp)
  8068a0:	1885883a 	add	r2,r3,r2
  8068a4:	10800023 	ldbuio	r2,0(r2)
  8068a8:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  8068ac:	e0bffb17 	ldw	r2,-20(fp)
  8068b0:	10800048 	cmpgei	r2,r2,1
  8068b4:	103fe61e 	bne	r2,zero,806850 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
  8068b8:	e0bffb17 	ldw	r2,-20(fp)
  8068bc:	1004c03a 	cmpne	r2,r2,zero
  8068c0:	1000031e 	bne	r2,zero,8068d0 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
  8068c4:	00bfe304 	movi	r2,-116
  8068c8:	e0bffa15 	stw	r2,-24(fp)
  8068cc:	00000f06 	br	80690c <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  8068d0:	e0bffd17 	ldw	r2,-12(fp)
  8068d4:	10800a17 	ldw	r2,40(r2)
  8068d8:	1007883a 	mov	r3,r2
  8068dc:	e0bffe17 	ldw	r2,-8(fp)
  8068e0:	1885883a 	add	r2,r3,r2
  8068e4:	10800023 	ldbuio	r2,0(r2)
  8068e8:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
  8068ec:	e0bffc03 	ldbu	r2,-16(fp)
  8068f0:	10803fcc 	andi	r2,r2,255
  8068f4:	10c0200c 	andi	r3,r2,128
  8068f8:	e0bfff03 	ldbu	r2,-4(fp)
  8068fc:	1080200c 	andi	r2,r2,128
  806900:	18800226 	beq	r3,r2,80690c <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
  806904:	00bffec4 	movi	r2,-5
  806908:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
  80690c:	e0bffa17 	ldw	r2,-24(fp)
}
  806910:	e037883a 	mov	sp,fp
  806914:	dfc00117 	ldw	ra,4(sp)
  806918:	df000017 	ldw	fp,0(sp)
  80691c:	dec00204 	addi	sp,sp,8
  806920:	f800283a 	ret

00806924 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
  806924:	defff904 	addi	sp,sp,-28
  806928:	dfc00615 	stw	ra,24(sp)
  80692c:	df000515 	stw	fp,20(sp)
  806930:	df000504 	addi	fp,sp,20
  806934:	e13ffd15 	stw	r4,-12(fp)
  806938:	e17ffe15 	stw	r5,-8(fp)
  80693c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  806940:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  806944:	e0bffd17 	ldw	r2,-12(fp)
  806948:	10c03317 	ldw	r3,204(r2)
  80694c:	e0bffd17 	ldw	r2,-12(fp)
  806950:	11000a17 	ldw	r4,40(r2)
  806954:	01415544 	movi	r5,1365
  806958:	01802a84 	movi	r6,170
  80695c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  806960:	e0bffd17 	ldw	r2,-12(fp)
  806964:	10c03317 	ldw	r3,204(r2)
  806968:	e0bffd17 	ldw	r2,-12(fp)
  80696c:	11000a17 	ldw	r4,40(r2)
  806970:	0140aa84 	movi	r5,682
  806974:	01801544 	movi	r6,85
  806978:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
  80697c:	e0bffd17 	ldw	r2,-12(fp)
  806980:	10c03317 	ldw	r3,204(r2)
  806984:	e0bffd17 	ldw	r2,-12(fp)
  806988:	11000a17 	ldw	r4,40(r2)
  80698c:	01415544 	movi	r5,1365
  806990:	01802804 	movi	r6,160
  806994:	183ee83a 	callr	r3
  
  value = *src_addr;
  806998:	e0bfff17 	ldw	r2,-4(fp)
  80699c:	10800003 	ldbu	r2,0(r2)
  8069a0:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
  8069a4:	e13ffd17 	ldw	r4,-12(fp)
  8069a8:	e17ffe17 	ldw	r5,-8(fp)
  8069ac:	e1bfff17 	ldw	r6,-4(fp)
  8069b0:	08008280 	call	800828 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
  8069b4:	e1bffb03 	ldbu	r6,-20(fp)
  8069b8:	e13ffd17 	ldw	r4,-12(fp)
  8069bc:	e17ffe17 	ldw	r5,-8(fp)
  8069c0:	08068000 	call	806800 <alt_wait_for_command_to_complete_amd>
  8069c4:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
  8069c8:	e0bffc17 	ldw	r2,-16(fp)
  
}
  8069cc:	e037883a 	mov	sp,fp
  8069d0:	dfc00117 	ldw	ra,4(sp)
  8069d4:	df000017 	ldw	fp,0(sp)
  8069d8:	dec00204 	addi	sp,sp,8
  8069dc:	f800283a 	ret

008069e0 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  8069e0:	defff704 	addi	sp,sp,-36
  8069e4:	dfc00815 	stw	ra,32(sp)
  8069e8:	df000715 	stw	fp,28(sp)
  8069ec:	df000704 	addi	fp,sp,28
  8069f0:	e13ffc15 	stw	r4,-16(fp)
  8069f4:	e17ffd15 	stw	r5,-12(fp)
  8069f8:	e1bffe15 	stw	r6,-8(fp)
  8069fc:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  806a00:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  806a04:	e0bffc17 	ldw	r2,-16(fp)
  806a08:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  806a0c:	e13ffa17 	ldw	r4,-24(fp)
  806a10:	e17ffd17 	ldw	r5,-12(fp)
  806a14:	0806bd80 	call	806bd8 <alt_unlock_block_intel>
  806a18:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
  806a1c:	e0bffb17 	ldw	r2,-20(fp)
  806a20:	1004c03a 	cmpne	r2,r2,zero
  806a24:	1000091e 	bne	r2,zero,806a4c <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  806a28:	e1bfff17 	ldw	r6,-4(fp)
  806a2c:	00802034 	movhi	r2,128
  806a30:	109b5904 	addi	r2,r2,28004
  806a34:	d8800015 	stw	r2,0(sp)
  806a38:	e13ffa17 	ldw	r4,-24(fp)
  806a3c:	e17ffe17 	ldw	r5,-8(fp)
  806a40:	e1c00217 	ldw	r7,8(fp)
  806a44:	080098c0 	call	80098c <alt_flash_program_block>
  806a48:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
  806a4c:	e0bffb17 	ldw	r2,-20(fp)
}
  806a50:	e037883a 	mov	sp,fp
  806a54:	dfc00117 	ldw	ra,4(sp)
  806a58:	df000017 	ldw	fp,0(sp)
  806a5c:	dec00204 	addi	sp,sp,8
  806a60:	f800283a 	ret

00806a64 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
  806a64:	defff804 	addi	sp,sp,-32
  806a68:	dfc00715 	stw	ra,28(sp)
  806a6c:	df000615 	stw	fp,24(sp)
  806a70:	df000604 	addi	fp,sp,24
  806a74:	e13ffe15 	stw	r4,-8(fp)
  806a78:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
  806a7c:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  806a80:	e0bffe17 	ldw	r2,-8(fp)
  806a84:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
  806a88:	e0bffb17 	ldw	r2,-20(fp)
  806a8c:	10803117 	ldw	r2,196(r2)
  806a90:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  806a94:	e13ffb17 	ldw	r4,-20(fp)
  806a98:	e17fff17 	ldw	r5,-4(fp)
  806a9c:	0806bd80 	call	806bd8 <alt_unlock_block_intel>
  806aa0:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
  806aa4:	e0bffc17 	ldw	r2,-16(fp)
  806aa8:	1004c03a 	cmpne	r2,r2,zero
  806aac:	1000441e 	bne	r2,zero,806bc0 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
  806ab0:	e0bffb17 	ldw	r2,-20(fp)
  806ab4:	11803517 	ldw	r6,212(r2)
  806ab8:	e0bffb17 	ldw	r2,-20(fp)
  806abc:	10800a17 	ldw	r2,40(r2)
  806ac0:	1007883a 	mov	r3,r2
  806ac4:	e0bfff17 	ldw	r2,-4(fp)
  806ac8:	1889883a 	add	r4,r3,r2
  806acc:	01400804 	movi	r5,32
  806ad0:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  806ad4:	e0bffb17 	ldw	r2,-20(fp)
  806ad8:	11803517 	ldw	r6,212(r2)
  806adc:	e0bffb17 	ldw	r2,-20(fp)
  806ae0:	10800a17 	ldw	r2,40(r2)
  806ae4:	1007883a 	mov	r3,r2
  806ae8:	e0bfff17 	ldw	r2,-4(fp)
  806aec:	1889883a 	add	r4,r3,r2
  806af0:	01403404 	movi	r5,208
  806af4:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  806af8:	e0bffb17 	ldw	r2,-20(fp)
  806afc:	10800a17 	ldw	r2,40(r2)
  806b00:	1007883a 	mov	r3,r2
  806b04:	e0bfff17 	ldw	r2,-4(fp)
  806b08:	1885883a 	add	r2,r3,r2
  806b0c:	10800023 	ldbuio	r2,0(r2)
  806b10:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
  806b14:	e0bffd03 	ldbu	r2,-12(fp)
  806b18:	10803fcc 	andi	r2,r2,255
  806b1c:	1080201c 	xori	r2,r2,128
  806b20:	10bfe004 	addi	r2,r2,-128
  806b24:	1004803a 	cmplt	r2,r2,zero
  806b28:	1000081e 	bne	r2,zero,806b4c <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
  806b2c:	0100fa04 	movi	r4,1000
  806b30:	08065300 	call	806530 <usleep>
      timeout -= 1000;
  806b34:	e0bffa17 	ldw	r2,-24(fp)
  806b38:	10bf0604 	addi	r2,r2,-1000
  806b3c:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
  806b40:	e0bffa17 	ldw	r2,-24(fp)
  806b44:	10800048 	cmpgei	r2,r2,1
  806b48:	103feb1e 	bne	r2,zero,806af8 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
  806b4c:	e0bffa17 	ldw	r2,-24(fp)
  806b50:	10800048 	cmpgei	r2,r2,1
  806b54:	1000031e 	bne	r2,zero,806b64 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
  806b58:	00bfe304 	movi	r2,-116
  806b5c:	e0bffc15 	stw	r2,-16(fp)
  806b60:	00000e06 	br	806b9c <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
  806b64:	e0bffd03 	ldbu	r2,-12(fp)
  806b68:	10803fcc 	andi	r2,r2,255
  806b6c:	10801fcc 	andi	r2,r2,127
  806b70:	1005003a 	cmpeq	r2,r2,zero
  806b74:	1000091e 	bne	r2,zero,806b9c <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  806b78:	00bffec4 	movi	r2,-5
  806b7c:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  806b80:	e0bffb17 	ldw	r2,-20(fp)
  806b84:	10800a17 	ldw	r2,40(r2)
  806b88:	1007883a 	mov	r3,r2
  806b8c:	e0bfff17 	ldw	r2,-4(fp)
  806b90:	1885883a 	add	r2,r3,r2
  806b94:	10800023 	ldbuio	r2,0(r2)
  806b98:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  806b9c:	e0bffb17 	ldw	r2,-20(fp)
  806ba0:	11803517 	ldw	r6,212(r2)
  806ba4:	e0bffb17 	ldw	r2,-20(fp)
  806ba8:	10800a17 	ldw	r2,40(r2)
  806bac:	1007883a 	mov	r3,r2
  806bb0:	e0bfff17 	ldw	r2,-4(fp)
  806bb4:	1889883a 	add	r4,r3,r2
  806bb8:	01403fc4 	movi	r5,255
  806bbc:	303ee83a 	callr	r6
  }
  
  return ret_code;
  806bc0:	e0bffc17 	ldw	r2,-16(fp)
}
  806bc4:	e037883a 	mov	sp,fp
  806bc8:	dfc00117 	ldw	ra,4(sp)
  806bcc:	df000017 	ldw	fp,0(sp)
  806bd0:	dec00204 	addi	sp,sp,8
  806bd4:	f800283a 	ret

00806bd8 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
  806bd8:	defff904 	addi	sp,sp,-28
  806bdc:	dfc00615 	stw	ra,24(sp)
  806be0:	df000515 	stw	fp,20(sp)
  806be4:	df000504 	addi	fp,sp,20
  806be8:	e13ffe15 	stw	r4,-8(fp)
  806bec:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
  806bf0:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
  806bf4:	e0bffe17 	ldw	r2,-8(fp)
  806bf8:	10803017 	ldw	r2,192(r2)
  806bfc:	10801924 	muli	r2,r2,100
  806c00:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
  806c04:	e0bffe17 	ldw	r2,-8(fp)
  806c08:	11803517 	ldw	r6,212(r2)
  806c0c:	e0bffe17 	ldw	r2,-8(fp)
  806c10:	10800a17 	ldw	r2,40(r2)
  806c14:	1007883a 	mov	r3,r2
  806c18:	e0bfff17 	ldw	r2,-4(fp)
  806c1c:	1889883a 	add	r4,r3,r2
  806c20:	01402404 	movi	r5,144
  806c24:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
  806c28:	e0bffe17 	ldw	r2,-8(fp)
  806c2c:	10800a17 	ldw	r2,40(r2)
  806c30:	1007883a 	mov	r3,r2
  806c34:	e0bfff17 	ldw	r2,-4(fp)
  806c38:	1885883a 	add	r2,r3,r2
  806c3c:	10800104 	addi	r2,r2,4
  806c40:	10800023 	ldbuio	r2,0(r2)
  806c44:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
  806c48:	e0bffd43 	ldbu	r2,-11(fp)
  806c4c:	1080004c 	andi	r2,r2,1
  806c50:	10803fcc 	andi	r2,r2,255
  806c54:	1005003a 	cmpeq	r2,r2,zero
  806c58:	1000331e 	bne	r2,zero,806d28 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
  806c5c:	e0bffe17 	ldw	r2,-8(fp)
  806c60:	11803517 	ldw	r6,212(r2)
  806c64:	e0bffe17 	ldw	r2,-8(fp)
  806c68:	10800a17 	ldw	r2,40(r2)
  806c6c:	1007883a 	mov	r3,r2
  806c70:	e0bfff17 	ldw	r2,-4(fp)
  806c74:	1889883a 	add	r4,r3,r2
  806c78:	01401804 	movi	r5,96
  806c7c:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  806c80:	e0bffe17 	ldw	r2,-8(fp)
  806c84:	11803517 	ldw	r6,212(r2)
  806c88:	e0bffe17 	ldw	r2,-8(fp)
  806c8c:	10800a17 	ldw	r2,40(r2)
  806c90:	1007883a 	mov	r3,r2
  806c94:	e0bfff17 	ldw	r2,-4(fp)
  806c98:	1889883a 	add	r4,r3,r2
  806c9c:	01403404 	movi	r5,208
  806ca0:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  806ca4:	e0bffe17 	ldw	r2,-8(fp)
  806ca8:	10800a17 	ldw	r2,40(r2)
  806cac:	1007883a 	mov	r3,r2
  806cb0:	e0bfff17 	ldw	r2,-4(fp)
  806cb4:	1885883a 	add	r2,r3,r2
  806cb8:	10800023 	ldbuio	r2,0(r2)
  806cbc:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
  806cc0:	e0bffd03 	ldbu	r2,-12(fp)
  806cc4:	10803fcc 	andi	r2,r2,255
  806cc8:	1080201c 	xori	r2,r2,128
  806ccc:	10bfe004 	addi	r2,r2,-128
  806cd0:	1004803a 	cmplt	r2,r2,zero
  806cd4:	1000081e 	bne	r2,zero,806cf8 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
  806cd8:	e0bffb17 	ldw	r2,-20(fp)
  806cdc:	10bfffc4 	addi	r2,r2,-1
  806ce0:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
  806ce4:	01000044 	movi	r4,1
  806ce8:	08065300 	call	806530 <usleep>
    }while(timeout > 0);
  806cec:	e0bffb17 	ldw	r2,-20(fp)
  806cf0:	10800048 	cmpgei	r2,r2,1
  806cf4:	103feb1e 	bne	r2,zero,806ca4 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
  806cf8:	e0bffb17 	ldw	r2,-20(fp)
  806cfc:	1004c03a 	cmpne	r2,r2,zero
  806d00:	1000031e 	bne	r2,zero,806d10 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
  806d04:	00bfe304 	movi	r2,-116
  806d08:	e0bffc15 	stw	r2,-16(fp)
  806d0c:	00000606 	br	806d28 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
  806d10:	e0bffd03 	ldbu	r2,-12(fp)
  806d14:	10801fcc 	andi	r2,r2,127
  806d18:	1005003a 	cmpeq	r2,r2,zero
  806d1c:	1000021e 	bne	r2,zero,806d28 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  806d20:	00bffec4 	movi	r2,-5
  806d24:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  806d28:	e0bffe17 	ldw	r2,-8(fp)
  806d2c:	11803517 	ldw	r6,212(r2)
  806d30:	e0bffe17 	ldw	r2,-8(fp)
  806d34:	10800a17 	ldw	r2,40(r2)
  806d38:	1007883a 	mov	r3,r2
  806d3c:	e0bfff17 	ldw	r2,-4(fp)
  806d40:	1889883a 	add	r4,r3,r2
  806d44:	01403fc4 	movi	r5,255
  806d48:	303ee83a 	callr	r6

  return ret_code;
  806d4c:	e0bffc17 	ldw	r2,-16(fp)
}
  806d50:	e037883a 	mov	sp,fp
  806d54:	dfc00117 	ldw	ra,4(sp)
  806d58:	df000017 	ldw	fp,0(sp)
  806d5c:	dec00204 	addi	sp,sp,8
  806d60:	f800283a 	ret

00806d64 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
  806d64:	defff904 	addi	sp,sp,-28
  806d68:	dfc00615 	stw	ra,24(sp)
  806d6c:	df000515 	stw	fp,20(sp)
  806d70:	df000504 	addi	fp,sp,20
  806d74:	e13ffd15 	stw	r4,-12(fp)
  806d78:	e17ffe15 	stw	r5,-8(fp)
  806d7c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  806d80:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
  806d84:	e0bffd17 	ldw	r2,-12(fp)
  806d88:	11803517 	ldw	r6,212(r2)
  806d8c:	e0bffd17 	ldw	r2,-12(fp)
  806d90:	10800a17 	ldw	r2,40(r2)
  806d94:	1007883a 	mov	r3,r2
  806d98:	e0bffe17 	ldw	r2,-8(fp)
  806d9c:	1889883a 	add	r4,r3,r2
  806da0:	01401004 	movi	r5,64
  806da4:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
  806da8:	e13ffd17 	ldw	r4,-12(fp)
  806dac:	e17ffe17 	ldw	r5,-8(fp)
  806db0:	e1bfff17 	ldw	r6,-4(fp)
  806db4:	08008280 	call	800828 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
  806db8:	e0bffd17 	ldw	r2,-12(fp)
  806dbc:	10800a17 	ldw	r2,40(r2)
  806dc0:	1007883a 	mov	r3,r2
  806dc4:	e0bffe17 	ldw	r2,-8(fp)
  806dc8:	1885883a 	add	r2,r3,r2
  806dcc:	10800023 	ldbuio	r2,0(r2)
  806dd0:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
  806dd4:	e0bffb03 	ldbu	r2,-20(fp)
  806dd8:	10803fcc 	andi	r2,r2,255
  806ddc:	1080201c 	xori	r2,r2,128
  806de0:	10bfe004 	addi	r2,r2,-128
  806de4:	1004403a 	cmpge	r2,r2,zero
  806de8:	103ff31e 	bne	r2,zero,806db8 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
  806dec:	e0bffb03 	ldbu	r2,-20(fp)
  806df0:	10801fcc 	andi	r2,r2,127
  806df4:	1005003a 	cmpeq	r2,r2,zero
  806df8:	1000021e 	bne	r2,zero,806e04 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
  806dfc:	00bffec4 	movi	r2,-5
  806e00:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
  806e04:	e0bffd17 	ldw	r2,-12(fp)
  806e08:	11803517 	ldw	r6,212(r2)
  806e0c:	e0bffd17 	ldw	r2,-12(fp)
  806e10:	10800a17 	ldw	r2,40(r2)
  806e14:	1007883a 	mov	r3,r2
  806e18:	e0bffe17 	ldw	r2,-8(fp)
  806e1c:	1889883a 	add	r4,r3,r2
  806e20:	01403fc4 	movi	r5,255
  806e24:	303ee83a 	callr	r6
  
  return ret_code;
  806e28:	e0bffc17 	ldw	r2,-16(fp)
}
  806e2c:	e037883a 	mov	sp,fp
  806e30:	dfc00117 	ldw	ra,4(sp)
  806e34:	df000017 	ldw	fp,0(sp)
  806e38:	dec00204 	addi	sp,sp,8
  806e3c:	f800283a 	ret

00806e40 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
  806e40:	defff404 	addi	sp,sp,-48
  806e44:	df000b15 	stw	fp,44(sp)
  806e48:	df000b04 	addi	fp,sp,44
  806e4c:	e13ffc15 	stw	r4,-16(fp)
  806e50:	e17ffd15 	stw	r5,-12(fp)
  806e54:	e1bffe15 	stw	r6,-8(fp)
  806e58:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
  806e5c:	e0fffe17 	ldw	r3,-8(fp)
  806e60:	e0bfff17 	ldw	r2,-4(fp)
  806e64:	10c5883a 	add	r2,r2,r3
  806e68:	e0bffb15 	stw	r2,-20(fp)
  alt_u8 * read_end = read_data + read_length;
  806e6c:	e0c00117 	ldw	r3,4(fp)
  806e70:	e0800217 	ldw	r2,8(fp)
  806e74:	10c5883a 	add	r2,r2,r3
  806e78:	e0bffa15 	stw	r2,-24(fp)

  alt_u32 write_zeros = read_length;
  806e7c:	e0800117 	ldw	r2,4(fp)
  806e80:	e0bff915 	stw	r2,-28(fp)
  alt_u32 read_ignore = write_length;
  806e84:	e0bffe17 	ldw	r2,-8(fp)
  806e88:	e0bff815 	stw	r2,-32(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
  806e8c:	00800044 	movi	r2,1
  806e90:	e0bff615 	stw	r2,-40(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
  806e94:	e0bffc17 	ldw	r2,-16(fp)
  806e98:	11000504 	addi	r4,r2,20
  806e9c:	e0fffd17 	ldw	r3,-12(fp)
  806ea0:	00800044 	movi	r2,1
  806ea4:	10c6983a 	sll	r3,r2,r3
  806ea8:	2005883a 	mov	r2,r4
  806eac:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
  806eb0:	e0800317 	ldw	r2,12(fp)
  806eb4:	1080008c 	andi	r2,r2,2
  806eb8:	1004c03a 	cmpne	r2,r2,zero
  806ebc:	1000051e 	bne	r2,zero,806ed4 <alt_avalon_spi_command+0x94>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
  806ec0:	e0bffc17 	ldw	r2,-16(fp)
  806ec4:	10800304 	addi	r2,r2,12
  806ec8:	1007883a 	mov	r3,r2
  806ecc:	00810004 	movi	r2,1024
  806ed0:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
  806ed4:	e0bffc17 	ldw	r2,-16(fp)
  806ed8:	10800037 	ldwio	r2,0(r2)
  806edc:	00000006 	br	806ee0 <alt_avalon_spi_command+0xa0>
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
  806ee0:	e0bffc17 	ldw	r2,-16(fp)
  806ee4:	10800204 	addi	r2,r2,8
  806ee8:	10800037 	ldwio	r2,0(r2)
  806eec:	e0bff715 	stw	r2,-36(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
  806ef0:	e0bff717 	ldw	r2,-36(fp)
  806ef4:	1080100c 	andi	r2,r2,64
  806ef8:	1005003a 	cmpeq	r2,r2,zero
  806efc:	1000031e 	bne	r2,zero,806f0c <alt_avalon_spi_command+0xcc>
  806f00:	e0bff617 	ldw	r2,-40(fp)
  806f04:	1004c03a 	cmpne	r2,r2,zero
  806f08:	1000041e 	bne	r2,zero,806f1c <alt_avalon_spi_command+0xdc>
  806f0c:	e0bff717 	ldw	r2,-36(fp)
  806f10:	1080200c 	andi	r2,r2,128
  806f14:	1005003a 	cmpeq	r2,r2,zero
  806f18:	103ff11e 	bne	r2,zero,806ee0 <alt_avalon_spi_command+0xa0>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
  806f1c:	e0bff717 	ldw	r2,-36(fp)
  806f20:	1080100c 	andi	r2,r2,64
  806f24:	1005003a 	cmpeq	r2,r2,zero
  806f28:	1000201e 	bne	r2,zero,806fac <alt_avalon_spi_command+0x16c>
  806f2c:	e0bff617 	ldw	r2,-40(fp)
  806f30:	10800050 	cmplti	r2,r2,1
  806f34:	10001d1e 	bne	r2,zero,806fac <alt_avalon_spi_command+0x16c>
    {
      credits--;
  806f38:	e0bff617 	ldw	r2,-40(fp)
  806f3c:	10bfffc4 	addi	r2,r2,-1
  806f40:	e0bff615 	stw	r2,-40(fp)

      if (write_data < write_end)
  806f44:	e0ffff17 	ldw	r3,-4(fp)
  806f48:	e0bffb17 	ldw	r2,-20(fp)
  806f4c:	18800b2e 	bgeu	r3,r2,806f7c <alt_avalon_spi_command+0x13c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
  806f50:	e0bffc17 	ldw	r2,-16(fp)
  806f54:	11000104 	addi	r4,r2,4
  806f58:	e0bfff17 	ldw	r2,-4(fp)
  806f5c:	10800003 	ldbu	r2,0(r2)
  806f60:	10c03fcc 	andi	r3,r2,255
  806f64:	e0bfff17 	ldw	r2,-4(fp)
  806f68:	10800044 	addi	r2,r2,1
  806f6c:	e0bfff15 	stw	r2,-4(fp)
  806f70:	2005883a 	mov	r2,r4
  806f74:	10c00035 	stwio	r3,0(r2)
  806f78:	00000c06 	br	806fac <alt_avalon_spi_command+0x16c>
      else if (write_zeros > 0)
  806f7c:	e0bff917 	ldw	r2,-28(fp)
  806f80:	1005003a 	cmpeq	r2,r2,zero
  806f84:	1000071e 	bne	r2,zero,806fa4 <alt_avalon_spi_command+0x164>
      {
        write_zeros--;
  806f88:	e0bff917 	ldw	r2,-28(fp)
  806f8c:	10bfffc4 	addi	r2,r2,-1
  806f90:	e0bff915 	stw	r2,-28(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
  806f94:	e0bffc17 	ldw	r2,-16(fp)
  806f98:	10800104 	addi	r2,r2,4
  806f9c:	10000035 	stwio	zero,0(r2)
  806fa0:	00000206 	br	806fac <alt_avalon_spi_command+0x16c>
      }
      else
        credits = -1024;
  806fa4:	00bf0004 	movi	r2,-1024
  806fa8:	e0bff615 	stw	r2,-40(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
  806fac:	e0bff717 	ldw	r2,-36(fp)
  806fb0:	1080200c 	andi	r2,r2,128
  806fb4:	1005003a 	cmpeq	r2,r2,zero
  806fb8:	103fc91e 	bne	r2,zero,806ee0 <alt_avalon_spi_command+0xa0>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
  806fbc:	e0bffc17 	ldw	r2,-16(fp)
  806fc0:	10800037 	ldwio	r2,0(r2)
  806fc4:	e0bff515 	stw	r2,-44(fp)

      if (read_ignore > 0)
  806fc8:	e0bff817 	ldw	r2,-32(fp)
  806fcc:	1005003a 	cmpeq	r2,r2,zero
  806fd0:	1000041e 	bne	r2,zero,806fe4 <alt_avalon_spi_command+0x1a4>
        read_ignore--;
  806fd4:	e0bff817 	ldw	r2,-32(fp)
  806fd8:	10bfffc4 	addi	r2,r2,-1
  806fdc:	e0bff815 	stw	r2,-32(fp)
  806fe0:	00000706 	br	807000 <alt_avalon_spi_command+0x1c0>
      else
        *read_data++ = (alt_u8)rxdata;
  806fe4:	e0bff517 	ldw	r2,-44(fp)
  806fe8:	1007883a 	mov	r3,r2
  806fec:	e0800217 	ldw	r2,8(fp)
  806ff0:	10c00005 	stb	r3,0(r2)
  806ff4:	e0800217 	ldw	r2,8(fp)
  806ff8:	10800044 	addi	r2,r2,1
  806ffc:	e0800215 	stw	r2,8(fp)
      credits++;
  807000:	e0bff617 	ldw	r2,-40(fp)
  807004:	10800044 	addi	r2,r2,1
  807008:	e0bff615 	stw	r2,-40(fp)

      if (read_ignore == 0 && read_data == read_end)
  80700c:	e0bff817 	ldw	r2,-32(fp)
  807010:	1004c03a 	cmpne	r2,r2,zero
  807014:	103fb21e 	bne	r2,zero,806ee0 <alt_avalon_spi_command+0xa0>
  807018:	e0c00217 	ldw	r3,8(fp)
  80701c:	e0bffa17 	ldw	r2,-24(fp)
  807020:	18800126 	beq	r3,r2,807028 <alt_avalon_spi_command+0x1e8>
        break;
    }
    
  }
  807024:	003fae06 	br	806ee0 <alt_avalon_spi_command+0xa0>

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
  807028:	e0bffc17 	ldw	r2,-16(fp)
  80702c:	10800204 	addi	r2,r2,8
  807030:	10800037 	ldwio	r2,0(r2)
  807034:	e0bff715 	stw	r2,-36(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
  807038:	e0bff717 	ldw	r2,-36(fp)
  80703c:	1080080c 	andi	r2,r2,32
  807040:	1005003a 	cmpeq	r2,r2,zero
  807044:	103ff81e 	bne	r2,zero,807028 <alt_avalon_spi_command+0x1e8>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
  807048:	e0800317 	ldw	r2,12(fp)
  80704c:	1080004c 	andi	r2,r2,1
  807050:	1004c03a 	cmpne	r2,r2,zero
  807054:	1000031e 	bne	r2,zero,807064 <alt_avalon_spi_command+0x224>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
  807058:	e0bffc17 	ldw	r2,-16(fp)
  80705c:	10800304 	addi	r2,r2,12
  807060:	10000035 	stwio	zero,0(r2)

  return read_length;
  807064:	e0800117 	ldw	r2,4(fp)
}
  807068:	e037883a 	mov	sp,fp
  80706c:	df000017 	ldw	fp,0(sp)
  807070:	dec00104 	addi	sp,sp,4
  807074:	f800283a 	ret

00807078 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  807078:	defffa04 	addi	sp,sp,-24
  80707c:	dfc00515 	stw	ra,20(sp)
  807080:	df000415 	stw	fp,16(sp)
  807084:	df000404 	addi	fp,sp,16
  807088:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  80708c:	008000c4 	movi	r2,3
  807090:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
  807094:	e0fffc17 	ldw	r3,-16(fp)
  807098:	008003f4 	movhi	r2,15
  80709c:	10909004 	addi	r2,r2,16960
  8070a0:	188b383a 	mul	r5,r3,r2
  8070a4:	0100bef4 	movhi	r4,763
  8070a8:	213c2004 	addi	r4,r4,-3968
  8070ac:	0807ac00 	call	807ac0 <__udivsi3>
  8070b0:	100b883a 	mov	r5,r2
  8070b4:	01200034 	movhi	r4,32768
  8070b8:	213fffc4 	addi	r4,r4,-1
  8070bc:	0807ac00 	call	807ac0 <__udivsi3>
  8070c0:	100b883a 	mov	r5,r2
  8070c4:	e13fff17 	ldw	r4,-4(fp)
  8070c8:	0807ac00 	call	807ac0 <__udivsi3>
  8070cc:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  8070d0:	e0bffd17 	ldw	r2,-12(fp)
  8070d4:	1005003a 	cmpeq	r2,r2,zero
  8070d8:	1000281e 	bne	r2,zero,80717c <alt_busy_sleep+0x104>
  {
    for(i=0;i<big_loops;i++)
  8070dc:	e03ffe15 	stw	zero,-8(fp)
  8070e0:	00001606 	br	80713c <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  8070e4:	00a00034 	movhi	r2,32768
  8070e8:	10bfffc4 	addi	r2,r2,-1
  8070ec:	10bfffc4 	addi	r2,r2,-1
  8070f0:	103ffe1e 	bne	r2,zero,8070ec <alt_busy_sleep+0x74>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  8070f4:	e0fffc17 	ldw	r3,-16(fp)
  8070f8:	008003f4 	movhi	r2,15
  8070fc:	10909004 	addi	r2,r2,16960
  807100:	188b383a 	mul	r5,r3,r2
  807104:	0100bef4 	movhi	r4,763
  807108:	213c2004 	addi	r4,r4,-3968
  80710c:	0807ac00 	call	807ac0 <__udivsi3>
  807110:	100b883a 	mov	r5,r2
  807114:	01200034 	movhi	r4,32768
  807118:	213fffc4 	addi	r4,r4,-1
  80711c:	0807ac00 	call	807ac0 <__udivsi3>
  807120:	1007883a 	mov	r3,r2
  807124:	e0bfff17 	ldw	r2,-4(fp)
  807128:	10c5c83a 	sub	r2,r2,r3
  80712c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  807130:	e0bffe17 	ldw	r2,-8(fp)
  807134:	10800044 	addi	r2,r2,1
  807138:	e0bffe15 	stw	r2,-8(fp)
  80713c:	e0fffe17 	ldw	r3,-8(fp)
  807140:	e0bffd17 	ldw	r2,-12(fp)
  807144:	18bfe716 	blt	r3,r2,8070e4 <alt_busy_sleep+0x6c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  807148:	e0fffc17 	ldw	r3,-16(fp)
  80714c:	008003f4 	movhi	r2,15
  807150:	10909004 	addi	r2,r2,16960
  807154:	188b383a 	mul	r5,r3,r2
  807158:	0100bef4 	movhi	r4,763
  80715c:	213c2004 	addi	r4,r4,-3968
  807160:	0807ac00 	call	807ac0 <__udivsi3>
  807164:	1007883a 	mov	r3,r2
  807168:	e0bfff17 	ldw	r2,-4(fp)
  80716c:	1885383a 	mul	r2,r3,r2
  807170:	10bfffc4 	addi	r2,r2,-1
  807174:	103ffe1e 	bne	r2,zero,807170 <alt_busy_sleep+0xf8>
  807178:	00000c06 	br	8071ac <alt_busy_sleep+0x134>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  80717c:	e0fffc17 	ldw	r3,-16(fp)
  807180:	008003f4 	movhi	r2,15
  807184:	10909004 	addi	r2,r2,16960
  807188:	188b383a 	mul	r5,r3,r2
  80718c:	0100bef4 	movhi	r4,763
  807190:	213c2004 	addi	r4,r4,-3968
  807194:	0807ac00 	call	807ac0 <__udivsi3>
  807198:	1007883a 	mov	r3,r2
  80719c:	e0bfff17 	ldw	r2,-4(fp)
  8071a0:	1885383a 	mul	r2,r3,r2
  8071a4:	10bfffc4 	addi	r2,r2,-1
  8071a8:	00bffe16 	blt	zero,r2,8071a4 <alt_busy_sleep+0x12c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  8071ac:	0005883a 	mov	r2,zero
}
  8071b0:	e037883a 	mov	sp,fp
  8071b4:	dfc00117 	ldw	ra,4(sp)
  8071b8:	df000017 	ldw	fp,0(sp)
  8071bc:	dec00204 	addi	sp,sp,8
  8071c0:	f800283a 	ret

008071c4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  8071c4:	defff904 	addi	sp,sp,-28
  8071c8:	dfc00615 	stw	ra,24(sp)
  8071cc:	df000515 	stw	fp,20(sp)
  8071d0:	df000504 	addi	fp,sp,20
  8071d4:	e13ffd15 	stw	r4,-12(fp)
  8071d8:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
  8071dc:	e0bffe17 	ldw	r2,-8(fp)
  8071e0:	10800017 	ldw	r2,0(r2)
  8071e4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  8071e8:	e13ffd17 	ldw	r4,-12(fp)
  8071ec:	08076280 	call	807628 <strlen>
  8071f0:	10800044 	addi	r2,r2,1
  8071f4:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8071f8:	00000d06 	br	807230 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  8071fc:	e0bffc17 	ldw	r2,-16(fp)
  807200:	11000217 	ldw	r4,8(r2)
  807204:	e1bffb17 	ldw	r6,-20(fp)
  807208:	e17ffd17 	ldw	r5,-12(fp)
  80720c:	080747c0 	call	80747c <memcmp>
  807210:	1004c03a 	cmpne	r2,r2,zero
  807214:	1000031e 	bne	r2,zero,807224 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  807218:	e0bffc17 	ldw	r2,-16(fp)
  80721c:	e0bfff15 	stw	r2,-4(fp)
  807220:	00000706 	br	807240 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  807224:	e0bffc17 	ldw	r2,-16(fp)
  807228:	10800017 	ldw	r2,0(r2)
  80722c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  807230:	e0fffe17 	ldw	r3,-8(fp)
  807234:	e0bffc17 	ldw	r2,-16(fp)
  807238:	10fff01e 	bne	r2,r3,8071fc <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  80723c:	e03fff15 	stw	zero,-4(fp)
  807240:	e0bfff17 	ldw	r2,-4(fp)
}
  807244:	e037883a 	mov	sp,fp
  807248:	dfc00117 	ldw	ra,4(sp)
  80724c:	df000017 	ldw	fp,0(sp)
  807250:	dec00204 	addi	sp,sp,8
  807254:	f800283a 	ret

00807258 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  807258:	defffa04 	addi	sp,sp,-24
  80725c:	dfc00515 	stw	ra,20(sp)
  807260:	df000415 	stw	fp,16(sp)
  807264:	df000404 	addi	fp,sp,16
  807268:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  80726c:	00802074 	movhi	r2,129
  807270:	10a5f304 	addi	r2,r2,-26676
  807274:	10800017 	ldw	r2,0(r2)
  807278:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  80727c:	00003306 	br	80734c <alt_find_file+0xf4>
  {
    len = strlen(next->name);
  807280:	e0bffd17 	ldw	r2,-12(fp)
  807284:	11000217 	ldw	r4,8(r2)
  807288:	08076280 	call	807628 <strlen>
  80728c:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
  807290:	e0bffd17 	ldw	r2,-12(fp)
  807294:	10c00217 	ldw	r3,8(r2)
  807298:	e0bffc17 	ldw	r2,-16(fp)
  80729c:	1885883a 	add	r2,r3,r2
  8072a0:	10bfffc4 	addi	r2,r2,-1
  8072a4:	10800003 	ldbu	r2,0(r2)
  8072a8:	10803fcc 	andi	r2,r2,255
  8072ac:	1080201c 	xori	r2,r2,128
  8072b0:	10bfe004 	addi	r2,r2,-128
  8072b4:	10800bd8 	cmpnei	r2,r2,47
  8072b8:	1000031e 	bne	r2,zero,8072c8 <alt_find_file+0x70>
    {
      len -= 1;
  8072bc:	e0bffc17 	ldw	r2,-16(fp)
  8072c0:	10bfffc4 	addi	r2,r2,-1
  8072c4:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  8072c8:	e0bffc17 	ldw	r2,-16(fp)
  8072cc:	1007883a 	mov	r3,r2
  8072d0:	e0bffe17 	ldw	r2,-8(fp)
  8072d4:	1885883a 	add	r2,r3,r2
  8072d8:	10800003 	ldbu	r2,0(r2)
  8072dc:	10803fcc 	andi	r2,r2,255
  8072e0:	1080201c 	xori	r2,r2,128
  8072e4:	10bfe004 	addi	r2,r2,-128
  8072e8:	10800be0 	cmpeqi	r2,r2,47
  8072ec:	10000a1e 	bne	r2,zero,807318 <alt_find_file+0xc0>
  8072f0:	e0bffc17 	ldw	r2,-16(fp)
  8072f4:	1007883a 	mov	r3,r2
  8072f8:	e0bffe17 	ldw	r2,-8(fp)
  8072fc:	1885883a 	add	r2,r3,r2
  807300:	10800003 	ldbu	r2,0(r2)
  807304:	10803fcc 	andi	r2,r2,255
  807308:	1080201c 	xori	r2,r2,128
  80730c:	10bfe004 	addi	r2,r2,-128
  807310:	1004c03a 	cmpne	r2,r2,zero
  807314:	10000a1e 	bne	r2,zero,807340 <alt_find_file+0xe8>
  807318:	e0bffd17 	ldw	r2,-12(fp)
  80731c:	11000217 	ldw	r4,8(r2)
  807320:	e1bffc17 	ldw	r6,-16(fp)
  807324:	e17ffe17 	ldw	r5,-8(fp)
  807328:	080747c0 	call	80747c <memcmp>
  80732c:	1004c03a 	cmpne	r2,r2,zero
  807330:	1000031e 	bne	r2,zero,807340 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  807334:	e0bffd17 	ldw	r2,-12(fp)
  807338:	e0bfff15 	stw	r2,-4(fp)
  80733c:	00000806 	br	807360 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
  807340:	e0bffd17 	ldw	r2,-12(fp)
  807344:	10800017 	ldw	r2,0(r2)
  807348:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  80734c:	00c02074 	movhi	r3,129
  807350:	18e5f304 	addi	r3,r3,-26676
  807354:	e0bffd17 	ldw	r2,-12(fp)
  807358:	10ffc91e 	bne	r2,r3,807280 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  80735c:	e03fff15 	stw	zero,-4(fp)
  807360:	e0bfff17 	ldw	r2,-4(fp)
}
  807364:	e037883a 	mov	sp,fp
  807368:	dfc00117 	ldw	ra,4(sp)
  80736c:	df000017 	ldw	fp,0(sp)
  807370:	dec00204 	addi	sp,sp,8
  807374:	f800283a 	ret

00807378 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  807378:	defffc04 	addi	sp,sp,-16
  80737c:	df000315 	stw	fp,12(sp)
  807380:	df000304 	addi	fp,sp,12
  807384:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  807388:	00bffa04 	movi	r2,-24
  80738c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  807390:	e03ffe15 	stw	zero,-8(fp)
  807394:	00001e06 	br	807410 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
  807398:	e0bffe17 	ldw	r2,-8(fp)
  80739c:	00c02074 	movhi	r3,129
  8073a0:	18e49204 	addi	r3,r3,-28088
  8073a4:	10800324 	muli	r2,r2,12
  8073a8:	10c5883a 	add	r2,r2,r3
  8073ac:	10800017 	ldw	r2,0(r2)
  8073b0:	1004c03a 	cmpne	r2,r2,zero
  8073b4:	1000131e 	bne	r2,zero,807404 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
  8073b8:	e0bffe17 	ldw	r2,-8(fp)
  8073bc:	00c02074 	movhi	r3,129
  8073c0:	18e49204 	addi	r3,r3,-28088
  8073c4:	10800324 	muli	r2,r2,12
  8073c8:	10c7883a 	add	r3,r2,r3
  8073cc:	e0bfff17 	ldw	r2,-4(fp)
  8073d0:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
  8073d4:	00802074 	movhi	r2,129
  8073d8:	10a5f704 	addi	r2,r2,-26660
  8073dc:	10c00017 	ldw	r3,0(r2)
  8073e0:	e0bffe17 	ldw	r2,-8(fp)
  8073e4:	1880040e 	bge	r3,r2,8073f8 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
  8073e8:	00c02074 	movhi	r3,129
  8073ec:	18e5f704 	addi	r3,r3,-26660
  8073f0:	e0bffe17 	ldw	r2,-8(fp)
  8073f4:	18800015 	stw	r2,0(r3)
      }
      rc = i;
  8073f8:	e0bffe17 	ldw	r2,-8(fp)
  8073fc:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
  807400:	00000606 	br	80741c <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  807404:	e0bffe17 	ldw	r2,-8(fp)
  807408:	10800044 	addi	r2,r2,1
  80740c:	e0bffe15 	stw	r2,-8(fp)
  807410:	e0bffe17 	ldw	r2,-8(fp)
  807414:	10800810 	cmplti	r2,r2,32
  807418:	103fdf1e 	bne	r2,zero,807398 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  80741c:	e0bffd17 	ldw	r2,-12(fp)
}
  807420:	e037883a 	mov	sp,fp
  807424:	df000017 	ldw	fp,0(sp)
  807428:	dec00104 	addi	sp,sp,4
  80742c:	f800283a 	ret

00807430 <atexit>:
  807430:	200b883a 	mov	r5,r4
  807434:	000d883a 	mov	r6,zero
  807438:	0009883a 	mov	r4,zero
  80743c:	000f883a 	mov	r7,zero
  807440:	080769c1 	jmpi	80769c <__register_exitproc>

00807444 <exit>:
  807444:	defffe04 	addi	sp,sp,-8
  807448:	000b883a 	mov	r5,zero
  80744c:	dc000015 	stw	r16,0(sp)
  807450:	dfc00115 	stw	ra,4(sp)
  807454:	2021883a 	mov	r16,r4
  807458:	08077d40 	call	8077d4 <__call_exitprocs>
  80745c:	00802074 	movhi	r2,129
  807460:	10a60004 	addi	r2,r2,-26624
  807464:	11000017 	ldw	r4,0(r2)
  807468:	20800f17 	ldw	r2,60(r4)
  80746c:	10000126 	beq	r2,zero,807474 <exit+0x30>
  807470:	103ee83a 	callr	r2
  807474:	8009883a 	mov	r4,r16
  807478:	0807b100 	call	807b10 <_exit>

0080747c <memcmp>:
  80747c:	00c000c4 	movi	r3,3
  807480:	1980032e 	bgeu	r3,r6,807490 <memcmp+0x14>
  807484:	2144b03a 	or	r2,r4,r5
  807488:	10c4703a 	and	r2,r2,r3
  80748c:	10000f26 	beq	r2,zero,8074cc <memcmp+0x50>
  807490:	31ffffc4 	addi	r7,r6,-1
  807494:	3000061e 	bne	r6,zero,8074b0 <memcmp+0x34>
  807498:	00000a06 	br	8074c4 <memcmp+0x48>
  80749c:	39ffffc4 	addi	r7,r7,-1
  8074a0:	00bfffc4 	movi	r2,-1
  8074a4:	21000044 	addi	r4,r4,1
  8074a8:	29400044 	addi	r5,r5,1
  8074ac:	38800526 	beq	r7,r2,8074c4 <memcmp+0x48>
  8074b0:	20c00003 	ldbu	r3,0(r4)
  8074b4:	28800003 	ldbu	r2,0(r5)
  8074b8:	18bff826 	beq	r3,r2,80749c <memcmp+0x20>
  8074bc:	1885c83a 	sub	r2,r3,r2
  8074c0:	f800283a 	ret
  8074c4:	0005883a 	mov	r2,zero
  8074c8:	f800283a 	ret
  8074cc:	180f883a 	mov	r7,r3
  8074d0:	20c00017 	ldw	r3,0(r4)
  8074d4:	28800017 	ldw	r2,0(r5)
  8074d8:	18bfed1e 	bne	r3,r2,807490 <memcmp+0x14>
  8074dc:	31bfff04 	addi	r6,r6,-4
  8074e0:	21000104 	addi	r4,r4,4
  8074e4:	29400104 	addi	r5,r5,4
  8074e8:	39bff936 	bltu	r7,r6,8074d0 <memcmp+0x54>
  8074ec:	003fe806 	br	807490 <memcmp+0x14>

008074f0 <memcpy>:
  8074f0:	01c003c4 	movi	r7,15
  8074f4:	2007883a 	mov	r3,r4
  8074f8:	3980032e 	bgeu	r7,r6,807508 <memcpy+0x18>
  8074fc:	2904b03a 	or	r2,r5,r4
  807500:	108000cc 	andi	r2,r2,3
  807504:	10000926 	beq	r2,zero,80752c <memcpy+0x3c>
  807508:	30000626 	beq	r6,zero,807524 <memcpy+0x34>
  80750c:	30cd883a 	add	r6,r6,r3
  807510:	28800003 	ldbu	r2,0(r5)
  807514:	29400044 	addi	r5,r5,1
  807518:	18800005 	stb	r2,0(r3)
  80751c:	18c00044 	addi	r3,r3,1
  807520:	30fffb1e 	bne	r6,r3,807510 <memcpy+0x20>
  807524:	2005883a 	mov	r2,r4
  807528:	f800283a 	ret
  80752c:	3811883a 	mov	r8,r7
  807530:	200f883a 	mov	r7,r4
  807534:	28c00017 	ldw	r3,0(r5)
  807538:	31bffc04 	addi	r6,r6,-16
  80753c:	38c00015 	stw	r3,0(r7)
  807540:	28800117 	ldw	r2,4(r5)
  807544:	38800115 	stw	r2,4(r7)
  807548:	28c00217 	ldw	r3,8(r5)
  80754c:	38c00215 	stw	r3,8(r7)
  807550:	28800317 	ldw	r2,12(r5)
  807554:	29400404 	addi	r5,r5,16
  807558:	38800315 	stw	r2,12(r7)
  80755c:	39c00404 	addi	r7,r7,16
  807560:	41bff436 	bltu	r8,r6,807534 <memcpy+0x44>
  807564:	008000c4 	movi	r2,3
  807568:	1180072e 	bgeu	r2,r6,807588 <memcpy+0x98>
  80756c:	1007883a 	mov	r3,r2
  807570:	28800017 	ldw	r2,0(r5)
  807574:	31bfff04 	addi	r6,r6,-4
  807578:	29400104 	addi	r5,r5,4
  80757c:	38800015 	stw	r2,0(r7)
  807580:	39c00104 	addi	r7,r7,4
  807584:	19bffa36 	bltu	r3,r6,807570 <memcpy+0x80>
  807588:	3807883a 	mov	r3,r7
  80758c:	003fde06 	br	807508 <memcpy+0x18>

00807590 <memset>:
  807590:	008000c4 	movi	r2,3
  807594:	29403fcc 	andi	r5,r5,255
  807598:	2007883a 	mov	r3,r4
  80759c:	1180022e 	bgeu	r2,r6,8075a8 <memset+0x18>
  8075a0:	2084703a 	and	r2,r4,r2
  8075a4:	10000826 	beq	r2,zero,8075c8 <memset+0x38>
  8075a8:	30000526 	beq	r6,zero,8075c0 <memset+0x30>
  8075ac:	2805883a 	mov	r2,r5
  8075b0:	30cd883a 	add	r6,r6,r3
  8075b4:	18800005 	stb	r2,0(r3)
  8075b8:	18c00044 	addi	r3,r3,1
  8075bc:	19bffd1e 	bne	r3,r6,8075b4 <memset+0x24>
  8075c0:	2005883a 	mov	r2,r4
  8075c4:	f800283a 	ret
  8075c8:	2804923a 	slli	r2,r5,8
  8075cc:	020003c4 	movi	r8,15
  8075d0:	200f883a 	mov	r7,r4
  8075d4:	2884b03a 	or	r2,r5,r2
  8075d8:	1006943a 	slli	r3,r2,16
  8075dc:	10c6b03a 	or	r3,r2,r3
  8075e0:	41800a2e 	bgeu	r8,r6,80760c <memset+0x7c>
  8075e4:	4005883a 	mov	r2,r8
  8075e8:	31bffc04 	addi	r6,r6,-16
  8075ec:	38c00015 	stw	r3,0(r7)
  8075f0:	38c00115 	stw	r3,4(r7)
  8075f4:	38c00215 	stw	r3,8(r7)
  8075f8:	38c00315 	stw	r3,12(r7)
  8075fc:	39c00404 	addi	r7,r7,16
  807600:	11bff936 	bltu	r2,r6,8075e8 <memset+0x58>
  807604:	008000c4 	movi	r2,3
  807608:	1180052e 	bgeu	r2,r6,807620 <memset+0x90>
  80760c:	31bfff04 	addi	r6,r6,-4
  807610:	008000c4 	movi	r2,3
  807614:	38c00015 	stw	r3,0(r7)
  807618:	39c00104 	addi	r7,r7,4
  80761c:	11bffb36 	bltu	r2,r6,80760c <memset+0x7c>
  807620:	3807883a 	mov	r3,r7
  807624:	003fe006 	br	8075a8 <memset+0x18>

00807628 <strlen>:
  807628:	208000cc 	andi	r2,r4,3
  80762c:	2011883a 	mov	r8,r4
  807630:	1000161e 	bne	r2,zero,80768c <strlen+0x64>
  807634:	20c00017 	ldw	r3,0(r4)
  807638:	017fbff4 	movhi	r5,65279
  80763c:	297fbfc4 	addi	r5,r5,-257
  807640:	01e02074 	movhi	r7,32897
  807644:	39e02004 	addi	r7,r7,-32640
  807648:	1945883a 	add	r2,r3,r5
  80764c:	11c4703a 	and	r2,r2,r7
  807650:	00c6303a 	nor	r3,zero,r3
  807654:	1886703a 	and	r3,r3,r2
  807658:	18000c1e 	bne	r3,zero,80768c <strlen+0x64>
  80765c:	280d883a 	mov	r6,r5
  807660:	380b883a 	mov	r5,r7
  807664:	21000104 	addi	r4,r4,4
  807668:	20800017 	ldw	r2,0(r4)
  80766c:	1187883a 	add	r3,r2,r6
  807670:	1946703a 	and	r3,r3,r5
  807674:	0084303a 	nor	r2,zero,r2
  807678:	10c4703a 	and	r2,r2,r3
  80767c:	103ff926 	beq	r2,zero,807664 <strlen+0x3c>
  807680:	20800007 	ldb	r2,0(r4)
  807684:	10000326 	beq	r2,zero,807694 <strlen+0x6c>
  807688:	21000044 	addi	r4,r4,1
  80768c:	20800007 	ldb	r2,0(r4)
  807690:	103ffd1e 	bne	r2,zero,807688 <strlen+0x60>
  807694:	2205c83a 	sub	r2,r4,r8
  807698:	f800283a 	ret

0080769c <__register_exitproc>:
  80769c:	defffa04 	addi	sp,sp,-24
  8076a0:	00802074 	movhi	r2,129
  8076a4:	10a60004 	addi	r2,r2,-26624
  8076a8:	dc000015 	stw	r16,0(sp)
  8076ac:	14000017 	ldw	r16,0(r2)
  8076b0:	dd000415 	stw	r20,16(sp)
  8076b4:	2829883a 	mov	r20,r5
  8076b8:	81405217 	ldw	r5,328(r16)
  8076bc:	dcc00315 	stw	r19,12(sp)
  8076c0:	dc800215 	stw	r18,8(sp)
  8076c4:	dc400115 	stw	r17,4(sp)
  8076c8:	dfc00515 	stw	ra,20(sp)
  8076cc:	2023883a 	mov	r17,r4
  8076d0:	3027883a 	mov	r19,r6
  8076d4:	3825883a 	mov	r18,r7
  8076d8:	28002526 	beq	r5,zero,807770 <__register_exitproc+0xd4>
  8076dc:	29000117 	ldw	r4,4(r5)
  8076e0:	008007c4 	movi	r2,31
  8076e4:	11002716 	blt	r2,r4,807784 <__register_exitproc+0xe8>
  8076e8:	8800101e 	bne	r17,zero,80772c <__register_exitproc+0x90>
  8076ec:	2105883a 	add	r2,r4,r4
  8076f0:	1085883a 	add	r2,r2,r2
  8076f4:	20c00044 	addi	r3,r4,1
  8076f8:	1145883a 	add	r2,r2,r5
  8076fc:	0009883a 	mov	r4,zero
  807700:	15000215 	stw	r20,8(r2)
  807704:	28c00115 	stw	r3,4(r5)
  807708:	2005883a 	mov	r2,r4
  80770c:	dfc00517 	ldw	ra,20(sp)
  807710:	dd000417 	ldw	r20,16(sp)
  807714:	dcc00317 	ldw	r19,12(sp)
  807718:	dc800217 	ldw	r18,8(sp)
  80771c:	dc400117 	ldw	r17,4(sp)
  807720:	dc000017 	ldw	r16,0(sp)
  807724:	dec00604 	addi	sp,sp,24
  807728:	f800283a 	ret
  80772c:	29802204 	addi	r6,r5,136
  807730:	00800044 	movi	r2,1
  807734:	110e983a 	sll	r7,r2,r4
  807738:	30c04017 	ldw	r3,256(r6)
  80773c:	2105883a 	add	r2,r4,r4
  807740:	1085883a 	add	r2,r2,r2
  807744:	1185883a 	add	r2,r2,r6
  807748:	19c6b03a 	or	r3,r3,r7
  80774c:	14802015 	stw	r18,128(r2)
  807750:	14c00015 	stw	r19,0(r2)
  807754:	00800084 	movi	r2,2
  807758:	30c04015 	stw	r3,256(r6)
  80775c:	88bfe31e 	bne	r17,r2,8076ec <__register_exitproc+0x50>
  807760:	30804117 	ldw	r2,260(r6)
  807764:	11c4b03a 	or	r2,r2,r7
  807768:	30804115 	stw	r2,260(r6)
  80776c:	003fdf06 	br	8076ec <__register_exitproc+0x50>
  807770:	00802074 	movhi	r2,129
  807774:	10a64804 	addi	r2,r2,-26336
  807778:	100b883a 	mov	r5,r2
  80777c:	80805215 	stw	r2,328(r16)
  807780:	003fd606 	br	8076dc <__register_exitproc+0x40>
  807784:	00800034 	movhi	r2,0
  807788:	10800004 	addi	r2,r2,0
  80778c:	1000021e 	bne	r2,zero,807798 <__register_exitproc+0xfc>
  807790:	013fffc4 	movi	r4,-1
  807794:	003fdc06 	br	807708 <__register_exitproc+0x6c>
  807798:	01006404 	movi	r4,400
  80779c:	103ee83a 	callr	r2
  8077a0:	1007883a 	mov	r3,r2
  8077a4:	103ffa26 	beq	r2,zero,807790 <__register_exitproc+0xf4>
  8077a8:	80805217 	ldw	r2,328(r16)
  8077ac:	180b883a 	mov	r5,r3
  8077b0:	18000115 	stw	zero,4(r3)
  8077b4:	18800015 	stw	r2,0(r3)
  8077b8:	80c05215 	stw	r3,328(r16)
  8077bc:	18006215 	stw	zero,392(r3)
  8077c0:	18006315 	stw	zero,396(r3)
  8077c4:	0009883a 	mov	r4,zero
  8077c8:	883fc826 	beq	r17,zero,8076ec <__register_exitproc+0x50>
  8077cc:	003fd706 	br	80772c <__register_exitproc+0x90>

008077d0 <register_fini>:
  8077d0:	f800283a 	ret

008077d4 <__call_exitprocs>:
  8077d4:	00802074 	movhi	r2,129
  8077d8:	10a60004 	addi	r2,r2,-26624
  8077dc:	10800017 	ldw	r2,0(r2)
  8077e0:	defff304 	addi	sp,sp,-52
  8077e4:	df000b15 	stw	fp,44(sp)
  8077e8:	d8800115 	stw	r2,4(sp)
  8077ec:	00800034 	movhi	r2,0
  8077f0:	10800004 	addi	r2,r2,0
  8077f4:	1005003a 	cmpeq	r2,r2,zero
  8077f8:	d8800215 	stw	r2,8(sp)
  8077fc:	d8800117 	ldw	r2,4(sp)
  807800:	dd400815 	stw	r21,32(sp)
  807804:	dd000715 	stw	r20,28(sp)
  807808:	10805204 	addi	r2,r2,328
  80780c:	dfc00c15 	stw	ra,48(sp)
  807810:	ddc00a15 	stw	r23,40(sp)
  807814:	dd800915 	stw	r22,36(sp)
  807818:	dcc00615 	stw	r19,24(sp)
  80781c:	dc800515 	stw	r18,20(sp)
  807820:	dc400415 	stw	r17,16(sp)
  807824:	dc000315 	stw	r16,12(sp)
  807828:	282b883a 	mov	r21,r5
  80782c:	2039883a 	mov	fp,r4
  807830:	d8800015 	stw	r2,0(sp)
  807834:	2829003a 	cmpeq	r20,r5,zero
  807838:	d8800117 	ldw	r2,4(sp)
  80783c:	14405217 	ldw	r17,328(r2)
  807840:	88001026 	beq	r17,zero,807884 <__call_exitprocs+0xb0>
  807844:	ddc00017 	ldw	r23,0(sp)
  807848:	88800117 	ldw	r2,4(r17)
  80784c:	8c802204 	addi	r18,r17,136
  807850:	143fffc4 	addi	r16,r2,-1
  807854:	80000916 	blt	r16,zero,80787c <__call_exitprocs+0xa8>
  807858:	05bfffc4 	movi	r22,-1
  80785c:	a000151e 	bne	r20,zero,8078b4 <__call_exitprocs+0xe0>
  807860:	8409883a 	add	r4,r16,r16
  807864:	2105883a 	add	r2,r4,r4
  807868:	1485883a 	add	r2,r2,r18
  80786c:	10c02017 	ldw	r3,128(r2)
  807870:	a8c01126 	beq	r21,r3,8078b8 <__call_exitprocs+0xe4>
  807874:	843fffc4 	addi	r16,r16,-1
  807878:	85bff81e 	bne	r16,r22,80785c <__call_exitprocs+0x88>
  80787c:	d8800217 	ldw	r2,8(sp)
  807880:	10003126 	beq	r2,zero,807948 <__call_exitprocs+0x174>
  807884:	dfc00c17 	ldw	ra,48(sp)
  807888:	df000b17 	ldw	fp,44(sp)
  80788c:	ddc00a17 	ldw	r23,40(sp)
  807890:	dd800917 	ldw	r22,36(sp)
  807894:	dd400817 	ldw	r21,32(sp)
  807898:	dd000717 	ldw	r20,28(sp)
  80789c:	dcc00617 	ldw	r19,24(sp)
  8078a0:	dc800517 	ldw	r18,20(sp)
  8078a4:	dc400417 	ldw	r17,16(sp)
  8078a8:	dc000317 	ldw	r16,12(sp)
  8078ac:	dec00d04 	addi	sp,sp,52
  8078b0:	f800283a 	ret
  8078b4:	8409883a 	add	r4,r16,r16
  8078b8:	88c00117 	ldw	r3,4(r17)
  8078bc:	2105883a 	add	r2,r4,r4
  8078c0:	1445883a 	add	r2,r2,r17
  8078c4:	18ffffc4 	addi	r3,r3,-1
  8078c8:	11800217 	ldw	r6,8(r2)
  8078cc:	1c001526 	beq	r3,r16,807924 <__call_exitprocs+0x150>
  8078d0:	10000215 	stw	zero,8(r2)
  8078d4:	303fe726 	beq	r6,zero,807874 <__call_exitprocs+0xa0>
  8078d8:	00c00044 	movi	r3,1
  8078dc:	1c06983a 	sll	r3,r3,r16
  8078e0:	90804017 	ldw	r2,256(r18)
  8078e4:	8cc00117 	ldw	r19,4(r17)
  8078e8:	1884703a 	and	r2,r3,r2
  8078ec:	10001426 	beq	r2,zero,807940 <__call_exitprocs+0x16c>
  8078f0:	90804117 	ldw	r2,260(r18)
  8078f4:	1884703a 	and	r2,r3,r2
  8078f8:	10000c1e 	bne	r2,zero,80792c <__call_exitprocs+0x158>
  8078fc:	2105883a 	add	r2,r4,r4
  807900:	1485883a 	add	r2,r2,r18
  807904:	11400017 	ldw	r5,0(r2)
  807908:	e009883a 	mov	r4,fp
  80790c:	303ee83a 	callr	r6
  807910:	88800117 	ldw	r2,4(r17)
  807914:	98bfc81e 	bne	r19,r2,807838 <__call_exitprocs+0x64>
  807918:	b8800017 	ldw	r2,0(r23)
  80791c:	147fd526 	beq	r2,r17,807874 <__call_exitprocs+0xa0>
  807920:	003fc506 	br	807838 <__call_exitprocs+0x64>
  807924:	8c000115 	stw	r16,4(r17)
  807928:	003fea06 	br	8078d4 <__call_exitprocs+0x100>
  80792c:	2105883a 	add	r2,r4,r4
  807930:	1485883a 	add	r2,r2,r18
  807934:	11000017 	ldw	r4,0(r2)
  807938:	303ee83a 	callr	r6
  80793c:	003ff406 	br	807910 <__call_exitprocs+0x13c>
  807940:	303ee83a 	callr	r6
  807944:	003ff206 	br	807910 <__call_exitprocs+0x13c>
  807948:	88800117 	ldw	r2,4(r17)
  80794c:	1000081e 	bne	r2,zero,807970 <__call_exitprocs+0x19c>
  807950:	89000017 	ldw	r4,0(r17)
  807954:	20000726 	beq	r4,zero,807974 <__call_exitprocs+0x1a0>
  807958:	b9000015 	stw	r4,0(r23)
  80795c:	8809883a 	mov	r4,r17
  807960:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>
  807964:	bc400017 	ldw	r17,0(r23)
  807968:	883fb71e 	bne	r17,zero,807848 <__call_exitprocs+0x74>
  80796c:	003fc506 	br	807884 <__call_exitprocs+0xb0>
  807970:	89000017 	ldw	r4,0(r17)
  807974:	882f883a 	mov	r23,r17
  807978:	2023883a 	mov	r17,r4
  80797c:	883fb21e 	bne	r17,zero,807848 <__call_exitprocs+0x74>
  807980:	003fc006 	br	807884 <__call_exitprocs+0xb0>

00807984 <udivmodsi4>:
  807984:	29001b2e 	bgeu	r5,r4,8079f4 <udivmodsi4+0x70>
  807988:	28001a16 	blt	r5,zero,8079f4 <udivmodsi4+0x70>
  80798c:	00800044 	movi	r2,1
  807990:	0007883a 	mov	r3,zero
  807994:	01c007c4 	movi	r7,31
  807998:	00000306 	br	8079a8 <udivmodsi4+0x24>
  80799c:	19c01326 	beq	r3,r7,8079ec <udivmodsi4+0x68>
  8079a0:	18c00044 	addi	r3,r3,1
  8079a4:	28000416 	blt	r5,zero,8079b8 <udivmodsi4+0x34>
  8079a8:	294b883a 	add	r5,r5,r5
  8079ac:	1085883a 	add	r2,r2,r2
  8079b0:	293ffa36 	bltu	r5,r4,80799c <udivmodsi4+0x18>
  8079b4:	10000d26 	beq	r2,zero,8079ec <udivmodsi4+0x68>
  8079b8:	0007883a 	mov	r3,zero
  8079bc:	21400236 	bltu	r4,r5,8079c8 <udivmodsi4+0x44>
  8079c0:	2149c83a 	sub	r4,r4,r5
  8079c4:	1886b03a 	or	r3,r3,r2
  8079c8:	1004d07a 	srli	r2,r2,1
  8079cc:	280ad07a 	srli	r5,r5,1
  8079d0:	103ffa1e 	bne	r2,zero,8079bc <udivmodsi4+0x38>
  8079d4:	30000226 	beq	r6,zero,8079e0 <udivmodsi4+0x5c>
  8079d8:	2005883a 	mov	r2,r4
  8079dc:	f800283a 	ret
  8079e0:	1809883a 	mov	r4,r3
  8079e4:	2005883a 	mov	r2,r4
  8079e8:	f800283a 	ret
  8079ec:	0007883a 	mov	r3,zero
  8079f0:	003ff806 	br	8079d4 <udivmodsi4+0x50>
  8079f4:	00800044 	movi	r2,1
  8079f8:	0007883a 	mov	r3,zero
  8079fc:	003fef06 	br	8079bc <udivmodsi4+0x38>

00807a00 <__divsi3>:
  807a00:	defffe04 	addi	sp,sp,-8
  807a04:	dc000015 	stw	r16,0(sp)
  807a08:	dfc00115 	stw	ra,4(sp)
  807a0c:	0021883a 	mov	r16,zero
  807a10:	20000c16 	blt	r4,zero,807a44 <__divsi3+0x44>
  807a14:	000d883a 	mov	r6,zero
  807a18:	28000e16 	blt	r5,zero,807a54 <__divsi3+0x54>
  807a1c:	08079840 	call	807984 <udivmodsi4>
  807a20:	1007883a 	mov	r3,r2
  807a24:	8005003a 	cmpeq	r2,r16,zero
  807a28:	1000011e 	bne	r2,zero,807a30 <__divsi3+0x30>
  807a2c:	00c7c83a 	sub	r3,zero,r3
  807a30:	1805883a 	mov	r2,r3
  807a34:	dfc00117 	ldw	ra,4(sp)
  807a38:	dc000017 	ldw	r16,0(sp)
  807a3c:	dec00204 	addi	sp,sp,8
  807a40:	f800283a 	ret
  807a44:	0109c83a 	sub	r4,zero,r4
  807a48:	04000044 	movi	r16,1
  807a4c:	000d883a 	mov	r6,zero
  807a50:	283ff20e 	bge	r5,zero,807a1c <__divsi3+0x1c>
  807a54:	014bc83a 	sub	r5,zero,r5
  807a58:	8021003a 	cmpeq	r16,r16,zero
  807a5c:	003fef06 	br	807a1c <__divsi3+0x1c>

00807a60 <__modsi3>:
  807a60:	deffff04 	addi	sp,sp,-4
  807a64:	dfc00015 	stw	ra,0(sp)
  807a68:	01800044 	movi	r6,1
  807a6c:	2807883a 	mov	r3,r5
  807a70:	20000416 	blt	r4,zero,807a84 <__modsi3+0x24>
  807a74:	28000c16 	blt	r5,zero,807aa8 <__modsi3+0x48>
  807a78:	dfc00017 	ldw	ra,0(sp)
  807a7c:	dec00104 	addi	sp,sp,4
  807a80:	08079841 	jmpi	807984 <udivmodsi4>
  807a84:	0109c83a 	sub	r4,zero,r4
  807a88:	28000b16 	blt	r5,zero,807ab8 <__modsi3+0x58>
  807a8c:	180b883a 	mov	r5,r3
  807a90:	01800044 	movi	r6,1
  807a94:	08079840 	call	807984 <udivmodsi4>
  807a98:	0085c83a 	sub	r2,zero,r2
  807a9c:	dfc00017 	ldw	ra,0(sp)
  807aa0:	dec00104 	addi	sp,sp,4
  807aa4:	f800283a 	ret
  807aa8:	014bc83a 	sub	r5,zero,r5
  807aac:	dfc00017 	ldw	ra,0(sp)
  807ab0:	dec00104 	addi	sp,sp,4
  807ab4:	08079841 	jmpi	807984 <udivmodsi4>
  807ab8:	0147c83a 	sub	r3,zero,r5
  807abc:	003ff306 	br	807a8c <__modsi3+0x2c>

00807ac0 <__udivsi3>:
  807ac0:	000d883a 	mov	r6,zero
  807ac4:	08079841 	jmpi	807984 <udivmodsi4>

00807ac8 <__umodsi3>:
  807ac8:	01800044 	movi	r6,1
  807acc:	08079841 	jmpi	807984 <udivmodsi4>

00807ad0 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  807ad0:	defffd04 	addi	sp,sp,-12
  807ad4:	df000215 	stw	fp,8(sp)
  807ad8:	df000204 	addi	fp,sp,8
  807adc:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
  807ae0:	e0bfff17 	ldw	r2,-4(fp)
  807ae4:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  807ae8:	e0bffe17 	ldw	r2,-8(fp)
  807aec:	1005003a 	cmpeq	r2,r2,zero
  807af0:	1000021e 	bne	r2,zero,807afc <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
  807af4:	002af070 	cmpltui	zero,zero,43969
  807af8:	00000106 	br	807b00 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
  807afc:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
  807b00:	e037883a 	mov	sp,fp
  807b04:	df000017 	ldw	fp,0(sp)
  807b08:	dec00104 	addi	sp,sp,4
  807b0c:	f800283a 	ret

00807b10 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  807b10:	defffd04 	addi	sp,sp,-12
  807b14:	dfc00215 	stw	ra,8(sp)
  807b18:	df000115 	stw	fp,4(sp)
  807b1c:	df000104 	addi	fp,sp,4
  807b20:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
  807b24:	e13fff17 	ldw	r4,-4(fp)
  807b28:	0807ad00 	call	807ad0 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  807b2c:	003fff06 	br	807b2c <_exit+0x1c>
  807b30:	008077d0 	cmplti	r2,zero,479
