--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25752883 paths analyzed, 959 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.994ns.
--------------------------------------------------------------------------------
Slack:                  6.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.931ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y38.C5       net (fanout=8)        0.896   Maddsub_n0037_4
    SLICE_X3Y38.C        Tilo                  0.259   decoder/N40
                                                       decoder/Sh1775_SW2
    SLICE_X2Y42.C4       net (fanout=1)        1.082   decoder/N140
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.931ns (4.180ns logic, 14.751ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.898ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y38.C5       net (fanout=8)        0.896   Maddsub_n0037_4
    SLICE_X3Y38.C        Tilo                  0.259   decoder/N40
                                                       decoder/Sh1775_SW2
    SLICE_X2Y42.C4       net (fanout=1)        1.082   decoder/N140
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.898ns (4.180ns logic, 14.718ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.827ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X2Y41.C1       net (fanout=8)        1.168   Maddsub_n0037_4
    SLICE_X2Y41.C        Tilo                  0.235   decoder/N95
                                                       decoder/Sh1778
    SLICE_X2Y42.D2       net (fanout=1)        0.731   decoder/Sh1778
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.827ns (4.155ns logic, 14.672ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.794ns (Levels of Logic = 13)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X8Y38.CX       net (fanout=4)        0.956   n0023<2>1
    SLICE_X8Y38.CMUX     Tcxc                  0.182   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X8Y38.A6       net (fanout=1)        0.823   decoder/N106
    SLICE_X8Y38.A        Tilo                  0.254   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121
    SLICE_X2Y41.A4       net (fanout=10)       1.185   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X2Y41.A        Tilo                  0.235   decoder/N95
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X5Y42.C2       net (fanout=10)       1.197   temp_pos[5]
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.794ns (4.127ns logic, 14.667ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.794ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X2Y41.C1       net (fanout=8)        1.168   Maddsub_n0037_4
    SLICE_X2Y41.C        Tilo                  0.235   decoder/N95
                                                       decoder/Sh1778
    SLICE_X2Y42.D2       net (fanout=1)        0.731   decoder/Sh1778
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.794ns (4.155ns logic, 14.639ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.787ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X8Y37.B4       net (fanout=11)       1.163   M_reg_d_q[0]
    SLICE_X8Y37.B        Tilo                  0.254   n0023
                                                       n0023<2>1
    SLICE_X12Y42.D4      net (fanout=16)       1.180   n0023
    SLICE_X12Y42.CMUX    Topdc                 0.456   decoder/Sh1776
                                                       decoder/Mmux__n00403_rs_lut<3>1_F
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X2Y41.A6       net (fanout=9)        1.947   decoder/Mmux__n00403_rs_lut[3]
    SLICE_X2Y41.A        Tilo                  0.235   decoder/N95
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X5Y42.C2       net (fanout=10)       1.197   temp_pos[5]
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.787ns (4.166ns logic, 14.621ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.761ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X8Y38.CX       net (fanout=4)        0.956   n0023<2>1
    SLICE_X8Y38.CMUX     Tcxc                  0.182   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X8Y38.A6       net (fanout=1)        0.823   decoder/N106
    SLICE_X8Y38.A        Tilo                  0.254   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121
    SLICE_X2Y41.A4       net (fanout=10)       1.185   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X2Y41.A        Tilo                  0.235   decoder/N95
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X5Y42.C2       net (fanout=10)       1.197   temp_pos[5]
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.761ns (4.127ns logic, 14.634ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.754ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X8Y37.B4       net (fanout=11)       1.163   M_reg_d_q[0]
    SLICE_X8Y37.B        Tilo                  0.254   n0023
                                                       n0023<2>1
    SLICE_X12Y42.D4      net (fanout=16)       1.180   n0023
    SLICE_X12Y42.CMUX    Topdc                 0.456   decoder/Sh1776
                                                       decoder/Mmux__n00403_rs_lut<3>1_F
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X2Y41.A6       net (fanout=9)        1.947   decoder/Mmux__n00403_rs_lut[3]
    SLICE_X2Y41.A        Tilo                  0.235   decoder/N95
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X5Y42.C2       net (fanout=10)       1.197   temp_pos[5]
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.754ns (4.166ns logic, 14.588ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.731ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X2Y42.B3       net (fanout=8)        1.255   Maddsub_n0037_4
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.731ns (4.155ns logic, 14.576ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.698ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X2Y42.B3       net (fanout=8)        1.255   Maddsub_n0037_4
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.698ns (4.155ns logic, 14.543ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.681ns (Levels of Logic = 13)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X8Y38.CX       net (fanout=4)        0.956   n0023<2>1
    SLICE_X8Y38.CMUX     Tcxc                  0.182   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X8Y38.A6       net (fanout=1)        0.823   decoder/N106
    SLICE_X8Y38.A        Tilo                  0.254   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121
    SLICE_X5Y42.D5       net (fanout=10)       1.656   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X5Y42.D        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X2Y41.D3       net (fanout=8)        1.006   decoder/temp_pos[4]
    SLICE_X2Y41.D        Tilo                  0.235   decoder/N95
                                                       decoder/Sh1774_SW0
    SLICE_X2Y42.A3       net (fanout=2)        0.540   decoder/N95
    SLICE_X2Y42.A        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X2Y42.C1       net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.681ns (4.128ns logic, 14.553ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.648ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X8Y38.CX       net (fanout=4)        0.956   n0023<2>1
    SLICE_X8Y38.CMUX     Tcxc                  0.182   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X8Y38.A6       net (fanout=1)        0.823   decoder/N106
    SLICE_X8Y38.A        Tilo                  0.254   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121
    SLICE_X5Y42.D5       net (fanout=10)       1.656   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X5Y42.D        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X2Y41.D3       net (fanout=8)        1.006   decoder/temp_pos[4]
    SLICE_X2Y41.D        Tilo                  0.235   decoder/N95
                                                       decoder/Sh1774_SW0
    SLICE_X2Y42.A3       net (fanout=2)        0.540   decoder/N95
    SLICE_X2Y42.A        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X2Y42.C1       net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.648ns (4.128ns logic, 14.520ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.607ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X2Y42.A4       net (fanout=8)        1.140   Maddsub_n0037_4
    SLICE_X2Y42.A        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X2Y42.C1       net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.607ns (4.156ns logic, 14.451ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.589ns (Levels of Logic = 12)
  Clock Path Skew:      -0.037ns (0.312 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.BQ       Tcko                  0.525   M_player_pos_a_q[5]
                                                       M_player_pos_a_q_0
    SLICE_X4Y39.B1       net (fanout=15)       1.785   M_player_pos_a_q[0]
    SLICE_X4Y39.B        Tilo                  0.254   M_player_pos_b_q_0_2
                                                       mux61
    SLICE_X9Y37.C5       net (fanout=10)       0.947   M_decoder_curr_pos[0]
    SLICE_X9Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW1
    SLICE_X6Y38.A1       net (fanout=1)        1.015   decoder/N135
    SLICE_X6Y38.BMUX     Topab                 0.519   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X5Y42.C1       net (fanout=8)        1.406   decoder/Maddsub_n0037_3
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.589ns (4.302ns logic, 14.287ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  6.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.585ns (Levels of Logic = 12)
  Clock Path Skew:      -0.037ns (0.312 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.BQ       Tcko                  0.525   M_player_pos_a_q[5]
                                                       M_player_pos_a_q_0
    SLICE_X4Y39.B1       net (fanout=15)       1.785   M_player_pos_a_q[0]
    SLICE_X4Y39.B        Tilo                  0.254   M_player_pos_b_q_0_2
                                                       mux61
    SLICE_X9Y37.D2       net (fanout=10)       1.274   M_decoder_curr_pos[0]
    SLICE_X9Y37.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X6Y38.A5       net (fanout=1)        0.684   decoder/N137
    SLICE_X6Y38.BMUX     Topab                 0.519   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X5Y42.C1       net (fanout=8)        1.406   decoder/Maddsub_n0037_3
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.585ns (4.302ns logic, 14.283ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.602ns (Levels of Logic = 12)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X4Y46.D1       net (fanout=16)       2.302   M_state_q_FSM_FFd2_1
    SLICE_X4Y46.D        Tilo                  0.254   M_player_pos_b_q[5]
                                                       mux1141
    SLICE_X4Y43.A2       net (fanout=4)        0.930   M_decoder_curr_pos[5]
    SLICE_X4Y43.A        Tilo                  0.254   Mmux_M_ctrl_state11
                                                       decoder/Mmux__n00403_rs_cy<4>11_SW0
    SLICE_X2Y41.A3       net (fanout=1)        1.121   decoder/N17
    SLICE_X2Y41.A        Tilo                  0.235   decoder/N95
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X5Y42.C2       net (fanout=10)       1.197   temp_pos[5]
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.602ns (3.918ns logic, 14.684ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  6.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.574ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X2Y42.A4       net (fanout=8)        1.140   Maddsub_n0037_4
    SLICE_X2Y42.A        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1774
    SLICE_X2Y42.C1       net (fanout=1)        0.538   decoder/Sh1774
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.574ns (4.156ns logic, 14.418ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.556ns (Levels of Logic = 12)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.BQ       Tcko                  0.525   M_player_pos_a_q[5]
                                                       M_player_pos_a_q_0
    SLICE_X4Y39.B1       net (fanout=15)       1.785   M_player_pos_a_q[0]
    SLICE_X4Y39.B        Tilo                  0.254   M_player_pos_b_q_0_2
                                                       mux61
    SLICE_X9Y37.C5       net (fanout=10)       0.947   M_decoder_curr_pos[0]
    SLICE_X9Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW1
    SLICE_X6Y38.A1       net (fanout=1)        1.015   decoder/N135
    SLICE_X6Y38.BMUX     Topab                 0.519   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X5Y42.C1       net (fanout=8)        1.406   decoder/Maddsub_n0037_3
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.556ns (4.302ns logic, 14.254ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  6.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.552ns (Levels of Logic = 12)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.BQ       Tcko                  0.525   M_player_pos_a_q[5]
                                                       M_player_pos_a_q_0
    SLICE_X4Y39.B1       net (fanout=15)       1.785   M_player_pos_a_q[0]
    SLICE_X4Y39.B        Tilo                  0.254   M_player_pos_b_q_0_2
                                                       mux61
    SLICE_X9Y37.D2       net (fanout=10)       1.274   M_decoder_curr_pos[0]
    SLICE_X9Y37.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X6Y38.A5       net (fanout=1)        0.684   decoder/N137
    SLICE_X6Y38.BMUX     Topab                 0.519   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X5Y42.C1       net (fanout=8)        1.406   decoder/Maddsub_n0037_3
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.552ns (4.302ns logic, 14.250ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  6.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.569ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.315 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X4Y46.D1       net (fanout=16)       2.302   M_state_q_FSM_FFd2_1
    SLICE_X4Y46.D        Tilo                  0.254   M_player_pos_b_q[5]
                                                       mux1141
    SLICE_X4Y43.A2       net (fanout=4)        0.930   M_decoder_curr_pos[5]
    SLICE_X4Y43.A        Tilo                  0.254   Mmux_M_ctrl_state11
                                                       decoder/Mmux__n00403_rs_cy<4>11_SW0
    SLICE_X2Y41.A3       net (fanout=1)        1.121   decoder/N17
    SLICE_X2Y41.A        Tilo                  0.235   decoder/N95
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X5Y42.C2       net (fanout=10)       1.197   temp_pos[5]
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.569ns (3.918ns logic, 14.651ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  6.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.553ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X6Y37.B5       net (fanout=8)        0.994   M_reg_d_q[1]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y38.C5       net (fanout=8)        0.896   Maddsub_n0037_4
    SLICE_X3Y38.C        Tilo                  0.259   decoder/N40
                                                       decoder/Sh1775_SW2
    SLICE_X2Y42.C4       net (fanout=1)        1.082   decoder/N140
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.553ns (4.180ns logic, 14.373ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.541ns (Levels of Logic = 13)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X8Y38.CX       net (fanout=4)        0.956   n0023<2>1
    SLICE_X8Y38.CMUX     Tcxc                  0.182   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X8Y38.A6       net (fanout=1)        0.823   decoder/N106
    SLICE_X8Y38.A        Tilo                  0.254   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121
    SLICE_X5Y42.B4       net (fanout=10)       1.392   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X5Y42.B        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X2Y41.B1       net (fanout=6)        1.318   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X2Y41.B        Tilo                  0.235   decoder/N95
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X2Y42.B6       net (fanout=3)        0.343   Maddsub_n0037_Madd_cy[3]
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.541ns (4.127ns logic, 14.414ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.520ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X6Y37.B5       net (fanout=8)        0.994   M_reg_d_q[1]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y38.C5       net (fanout=8)        0.896   Maddsub_n0037_4
    SLICE_X3Y38.C        Tilo                  0.259   decoder/N40
                                                       decoder/Sh1775_SW2
    SLICE_X2Y42.C4       net (fanout=1)        1.082   decoder/N140
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.520ns (4.180ns logic, 14.340ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  6.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.516ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X12Y39.C3      net (fanout=19)       0.793   M_ctrl_state[0]
    SLICE_X12Y39.C       Tilo                  0.255   M_ctrl_state[1]
                                                       decoder/Mmux__n00403_rs_lut<2>1
    SLICE_X6Y38.C5       net (fanout=2)        0.893   decoder/Mmux__n00403_rs_lut[2]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y38.C5       net (fanout=8)        0.896   Maddsub_n0037_4
    SLICE_X3Y38.C        Tilo                  0.259   decoder/N40
                                                       decoder/Sh1775_SW2
    SLICE_X2Y42.C4       net (fanout=1)        1.082   decoder/N140
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.516ns (4.200ns logic, 14.316ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  6.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.513ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X8Y37.B5       net (fanout=8)        0.889   M_reg_d_q[1]
    SLICE_X8Y37.B        Tilo                  0.254   n0023
                                                       n0023<2>1
    SLICE_X12Y42.D4      net (fanout=16)       1.180   n0023
    SLICE_X12Y42.CMUX    Topdc                 0.456   decoder/Sh1776
                                                       decoder/Mmux__n00403_rs_lut<3>1_F
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X2Y41.A6       net (fanout=9)        1.947   decoder/Mmux__n00403_rs_lut[3]
    SLICE_X2Y41.A        Tilo                  0.235   decoder/N95
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X5Y42.C2       net (fanout=10)       1.197   temp_pos[5]
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.513ns (4.166ns logic, 14.347ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.508ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X8Y38.CX       net (fanout=4)        0.956   n0023<2>1
    SLICE_X8Y38.CMUX     Tcxc                  0.182   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X8Y38.A6       net (fanout=1)        0.823   decoder/N106
    SLICE_X8Y38.A        Tilo                  0.254   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121
    SLICE_X5Y42.B4       net (fanout=10)       1.392   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X5Y42.B        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X2Y41.B1       net (fanout=6)        1.318   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X2Y41.B        Tilo                  0.235   decoder/N95
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X2Y42.B6       net (fanout=3)        0.343   Maddsub_n0037_Madd_cy[3]
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.508ns (4.127ns logic, 14.381ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.482ns (Levels of Logic = 13)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X8Y38.CX       net (fanout=4)        0.956   n0023<2>1
    SLICE_X8Y38.CMUX     Tcxc                  0.182   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X8Y38.A6       net (fanout=1)        0.823   decoder/N106
    SLICE_X8Y38.A        Tilo                  0.254   M_decoder_curr_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121
    SLICE_X5Y42.D5       net (fanout=10)       1.656   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X5Y42.D        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X2Y41.D3       net (fanout=8)        1.006   decoder/temp_pos[4]
    SLICE_X2Y41.D        Tilo                  0.235   decoder/N95
                                                       decoder/Sh1774_SW0
    SLICE_X2Y41.C6       net (fanout=2)        0.149   decoder/N95
    SLICE_X2Y41.C        Tilo                  0.235   decoder/N95
                                                       decoder/Sh1778
    SLICE_X2Y42.D2       net (fanout=1)        0.731   decoder/Sh1778
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.482ns (4.127ns logic, 14.355ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.483ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X12Y39.C3      net (fanout=19)       0.793   M_ctrl_state[0]
    SLICE_X12Y39.C       Tilo                  0.255   M_ctrl_state[1]
                                                       decoder/Mmux__n00403_rs_lut<2>1
    SLICE_X6Y38.C5       net (fanout=2)        0.893   decoder/Mmux__n00403_rs_lut[2]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y38.C5       net (fanout=8)        0.896   Maddsub_n0037_4
    SLICE_X3Y38.C        Tilo                  0.259   decoder/N40
                                                       decoder/Sh1775_SW2
    SLICE_X2Y42.C4       net (fanout=1)        1.082   decoder/N140
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.483ns (4.200ns logic, 14.283ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  6.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.480ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.315 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_1 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_1
    SLICE_X8Y37.B5       net (fanout=8)        0.889   M_reg_d_q[1]
    SLICE_X8Y37.B        Tilo                  0.254   n0023
                                                       n0023<2>1
    SLICE_X12Y42.D4      net (fanout=16)       1.180   n0023
    SLICE_X12Y42.CMUX    Topdc                 0.456   decoder/Sh1776
                                                       decoder/Mmux__n00403_rs_lut<3>1_F
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X2Y41.A6       net (fanout=9)        1.947   decoder/Mmux__n00403_rs_lut[3]
    SLICE_X2Y41.A        Tilo                  0.235   decoder/N95
                                                       decoder/Mmux__n00403_rs_xor<5>11
    SLICE_X5Y42.C2       net (fanout=10)       1.197   temp_pos[5]
    SLICE_X5Y42.C        Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X2Y42.B4       net (fanout=1)        0.924   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X2Y42.B        Tilo                  0.235   decoder/Sh1771
                                                       decoder/Sh1771
    SLICE_X2Y42.D1       net (fanout=1)        0.548   decoder/Sh1771
    SLICE_X2Y42.CMUX     Topdc                 0.402   decoder/Sh1771
                                                       decoder/Sh1779_F
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y41.AX       net (fanout=2)        0.680   M_state_q_FSM_FFd1-In
    SLICE_X9Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     18.480ns (4.166ns logic, 14.314ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.465ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X6Y37.B1       net (fanout=11)       1.372   M_reg_d_q[0]
    SLICE_X6Y37.B        Tilo                  0.235   N119
                                                       n0023<2>1_1
    SLICE_X12Y39.B4      net (fanout=4)        1.618   n0023<2>1
    SLICE_X12Y39.B       Tilo                  0.254   M_ctrl_state[1]
                                                       Mmux_M_ctrl_state11
    SLICE_X6Y39.A1       net (fanout=19)       1.560   M_ctrl_state[0]
    SLICE_X6Y39.A        Tilo                  0.235   N72
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X6Y38.C4       net (fanout=2)        0.561   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X6Y38.CMUX     Topcc                 0.469   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Mmux__n00403_rs_xor<2>111
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y38.B5       net (fanout=8)        0.930   Maddsub_n0037_4
    SLICE_X3Y38.B        Tilo                  0.259   decoder/N40
                                                       decoder/Sh1775_SW1
    SLICE_X2Y42.C6       net (fanout=1)        0.582   decoder/N139
    SLICE_X2Y42.CMUX     Tilo                  0.403   decoder/Sh1771
                                                       decoder/Sh1779_G
                                                       decoder/Sh1779
    SLICE_X5Y40.D1       net (fanout=17)       1.453   Sh1779
    SLICE_X5Y40.D        Tilo                  0.259   M_alu_a[0]
                                                       Mmux_M_alu_a11
    SLICE_X2Y44.A4       net (fanout=6)        0.865   M_alu_a[0]
    SLICE_X2Y44.AMUX     Topaa                 0.449   alu/add_call/Mmux_sum1_rs_cy[3]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y39.A4       net (fanout=2)        1.448   alu/Mmux_sum1_split[0]
    SLICE_X8Y39.A        Tilo                  0.254   N178
                                                       alu/Mmux_alu310_SW1
    SLICE_X4Y40.C1       net (fanout=7)        1.197   N22
    SLICE_X4Y40.C        Tilo                  0.255   N143
                                                       alu/Mmux_alu36_SW7
    SLICE_X9Y41.A2       net (fanout=1)        1.065   N179
    SLICE_X9Y41.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1_SW1
    SLICE_X9Y41.B5       net (fanout=1)        0.921   N102
    SLICE_X9Y41.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y39.AX       net (fanout=2)        0.713   M_state_q_FSM_FFd1-In
    SLICE_X9Y39.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.465ns (4.180ns logic, 14.285ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.994|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25752883 paths, 0 nets, and 1799 connections

Design statistics:
   Minimum period:  18.994ns{1}   (Maximum frequency:  52.648MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 22:16:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



