{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564687105116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564687105121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  1 16:18:24 2019 " "Processing started: Thu Aug  1 16:18:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564687105121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564687105121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroarchitectureIOT -c MicroarchitectureIOT " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroarchitectureIOT -c MicroarchitectureIOT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564687105123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1564687105919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/architectureIOT.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/architectureIOT.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT " "Found entity 1: architectureIOT" {  } { { "architectureIOT/synthesis/architectureIOT.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_irq_mapper " "Found entity 1: architectureIOT_irq_mapper" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_irq_mapper.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106315 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_rsp_xbar_mux " "Found entity 1: architectureIOT_rsp_xbar_mux" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_rsp_xbar_demux " "Found entity 1: architectureIOT_rsp_xbar_demux" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_demux.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_cmd_xbar_mux " "Found entity 1: architectureIOT_cmd_xbar_mux" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_cmd_xbar_demux " "Found entity 1: architectureIOT_cmd_xbar_demux" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_demux.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "architectureIOT/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel architectureIOT_id_router.sv(48) " "Verilog HDL Declaration information at architectureIOT_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1564687106343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel architectureIOT_id_router.sv(49) " "Verilog HDL Declaration information at architectureIOT_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1564687106343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_id_router_default_decode " "Found entity 1: architectureIOT_id_router_default_decode" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106345 ""} { "Info" "ISGN_ENTITY_NAME" "2 architectureIOT_id_router " "Found entity 2: architectureIOT_id_router" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel architectureIOT_addr_router.sv(48) " "Verilog HDL Declaration information at architectureIOT_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1564687106348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel architectureIOT_addr_router.sv(49) " "Verilog HDL Declaration information at architectureIOT_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1564687106348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_addr_router_default_decode " "Found entity 1: architectureIOT_addr_router_default_decode" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106350 ""} { "Info" "ISGN_ENTITY_NAME" "2 architectureIOT_addr_router " "Found entity 2: architectureIOT_addr_router" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "architectureIOT/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect " "Found entity 1: architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "architectureIOT/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_leds_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_leds_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_leds_rows " "Found entity 1: architectureIOT_leds_rows" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_leds_rows.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_leds_rows.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/init_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/init_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_lcd " "Found entity 1: init_lcd" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_jtag_uart_0_sim_scfifo_w " "Found entity 1: architectureIOT_jtag_uart_0_sim_scfifo_w" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106421 ""} { "Info" "ISGN_ENTITY_NAME" "2 architectureIOT_jtag_uart_0_scfifo_w " "Found entity 2: architectureIOT_jtag_uart_0_scfifo_w" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106421 ""} { "Info" "ISGN_ENTITY_NAME" "3 architectureIOT_jtag_uart_0_sim_scfifo_r " "Found entity 3: architectureIOT_jtag_uart_0_sim_scfifo_r" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106421 ""} { "Info" "ISGN_ENTITY_NAME" "4 architectureIOT_jtag_uart_0_scfifo_r " "Found entity 4: architectureIOT_jtag_uart_0_scfifo_r" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106421 ""} { "Info" "ISGN_ENTITY_NAME" "5 architectureIOT_jtag_uart_0 " "Found entity 5: architectureIOT_jtag_uart_0" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_leds_columns.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_leds_columns.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_leds_columns " "Found entity 1: architectureIOT_leds_columns" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_leds_columns.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_leds_columns.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_buttons " "Found entity 1: architectureIOT_buttons" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_buttons.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_onchip_memory2_0 " "Found entity 1: architectureIOT_onchip_memory2_0" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_register_bank_a_module " "Found entity 1: architectureIOT_nios2_qsys_0_register_bank_a_module" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "2 architectureIOT_nios2_qsys_0_register_bank_b_module " "Found entity 2: architectureIOT_nios2_qsys_0_register_bank_b_module" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "3 architectureIOT_nios2_qsys_0_nios2_oci_debug " "Found entity 3: architectureIOT_nios2_qsys_0_nios2_oci_debug" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "4 architectureIOT_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: architectureIOT_nios2_qsys_0_ociram_sp_ram_module" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "5 architectureIOT_nios2_qsys_0_nios2_ocimem " "Found entity 5: architectureIOT_nios2_qsys_0_nios2_ocimem" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "6 architectureIOT_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: architectureIOT_nios2_qsys_0_nios2_avalon_reg" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "7 architectureIOT_nios2_qsys_0_nios2_oci_break " "Found entity 7: architectureIOT_nios2_qsys_0_nios2_oci_break" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "8 architectureIOT_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: architectureIOT_nios2_qsys_0_nios2_oci_xbrk" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "9 architectureIOT_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: architectureIOT_nios2_qsys_0_nios2_oci_dbrk" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "10 architectureIOT_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: architectureIOT_nios2_qsys_0_nios2_oci_itrace" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "11 architectureIOT_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: architectureIOT_nios2_qsys_0_nios2_oci_td_mode" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "12 architectureIOT_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: architectureIOT_nios2_qsys_0_nios2_oci_dtrace" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "13 architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "14 architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "15 architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "16 architectureIOT_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: architectureIOT_nios2_qsys_0_nios2_oci_fifo" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "17 architectureIOT_nios2_qsys_0_nios2_oci_pib " "Found entity 17: architectureIOT_nios2_qsys_0_nios2_oci_pib" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "18 architectureIOT_nios2_qsys_0_nios2_oci_im " "Found entity 18: architectureIOT_nios2_qsys_0_nios2_oci_im" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "19 architectureIOT_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: architectureIOT_nios2_qsys_0_nios2_performance_monitors" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "20 architectureIOT_nios2_qsys_0_nios2_oci " "Found entity 20: architectureIOT_nios2_qsys_0_nios2_oci" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""} { "Info" "ISGN_ENTITY_NAME" "21 architectureIOT_nios2_qsys_0 " "Found entity 21: architectureIOT_nios2_qsys_0" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: architectureIOT_nios2_qsys_0_jtag_debug_module_tck" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_oci_test_bench " "Found entity 1: architectureIOT_nios2_qsys_0_oci_test_bench" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_test_bench " "Found entity 1: architectureIOT_nios2_qsys_0_test_bench" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_test_bench.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687106507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687106507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "architectureIOT_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at architectureIOT_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1564687106549 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "architectureIOT_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at architectureIOT_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1564687106550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "architectureIOT_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at architectureIOT_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1564687106551 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "architectureIOT_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at architectureIOT_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1564687106563 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(25) " "Verilog HDL Parameter Declaration warning at uart_tx.v(25): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106580 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106581 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106581 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(29) " "Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106581 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(23) " "Verilog HDL Parameter Declaration warning at uart_rx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106583 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(24) " "Verilog HDL Parameter Declaration warning at uart_rx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106583 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(25) " "Verilog HDL Parameter Declaration warning at uart_rx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106583 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(26) " "Verilog HDL Parameter Declaration warning at uart_rx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106584 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(27) " "Verilog HDL Parameter Declaration warning at uart_rx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564687106584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "architectureIOT " "Elaborating entity \"architectureIOT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1564687106872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0 architectureIOT_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"architectureIOT_nios2_qsys_0\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687106988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_test_bench architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_test_bench:the_architectureIOT_nios2_qsys_0_test_bench " "Elaborating entity \"architectureIOT_nios2_qsys_0_test_bench\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_test_bench:the_architectureIOT_nios2_qsys_0_test_bench\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_test_bench" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_register_bank_a_module architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a " "Elaborating entity \"architectureIOT_nios2_qsys_0_register_bank_a_module\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_register_bank_a" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 4351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_altsyncram" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687107317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architectureIOT_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"architectureIOT_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107318 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564687107318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrh1 " "Found entity 1: altsyncram_hrh1" {  } { { "db/altsyncram_hrh1.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/altsyncram_hrh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687107496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687107496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrh1 architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hrh1:auto_generated " "Elaborating entity \"altsyncram_hrh1\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hrh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_register_bank_b_module architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b " "Elaborating entity \"architectureIOT_nios2_qsys_0_register_bank_b_module\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_register_bank_b" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 4372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_altsyncram" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687107557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architectureIOT_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"architectureIOT_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107558 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564687107558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irh1 " "Found entity 1: altsyncram_irh1" {  } { { "db/altsyncram_irh1.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/altsyncram_irh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687107724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687107724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irh1 architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_irh1:auto_generated " "Elaborating entity \"altsyncram_irh1\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_irh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 4853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_debug architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_debug" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687107794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107794 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564687107794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_ocimem architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_ocimem\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_ocimem" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_ociram_sp_ram_module architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"architectureIOT_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_ociram_sp_ram" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_altsyncram" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687107836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architectureIOT_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"architectureIOT_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687107837 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564687107837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l891 " "Found entity 1: altsyncram_l891" {  } { { "db/altsyncram_l891.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/altsyncram_l891.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687108003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687108003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l891 architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l891:auto_generated " "Elaborating entity \"altsyncram_l891\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_avalon_reg architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_avalon_reg:the_architectureIOT_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_avalon_reg:the_architectureIOT_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_avalon_reg" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_break architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_break:the_architectureIOT_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_break\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_break:the_architectureIOT_nios2_qsys_0_nios2_oci_break\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_break" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_xbrk architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_xbrk:the_architectureIOT_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_xbrk:the_architectureIOT_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_xbrk" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_dbrk architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dbrk:the_architectureIOT_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dbrk:the_architectureIOT_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_dbrk" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_itrace architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_itrace:the_architectureIOT_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_itrace:the_architectureIOT_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_itrace" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_dtrace architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dtrace:the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dtrace:the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_td_mode architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dtrace:the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace\|architectureIOT_nios2_qsys_0_nios2_oci_td_mode:architectureIOT_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dtrace:the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace\|architectureIOT_nios2_qsys_0_nios2_oci_td_mode:architectureIOT_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_fifo architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_fifo" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count:architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count:architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc:architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc:architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc:architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc:architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_oci_test_bench architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_oci_test_bench:the_architectureIOT_nios2_qsys_0_oci_test_bench " "Elaborating entity \"architectureIOT_nios2_qsys_0_oci_test_bench\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_oci_test_bench:the_architectureIOT_nios2_qsys_0_oci_test_bench\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_oci_test_bench" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_pib architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_pib:the_architectureIOT_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_pib:the_architectureIOT_nios2_qsys_0_nios2_oci_pib\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_pib" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_im architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_im:the_architectureIOT_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_im\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_im:the_architectureIOT_nios2_qsys_0_nios2_oci_im\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_im" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_jtag_debug_module_tck architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|architectureIOT_nios2_qsys_0_jtag_debug_module_tck:the_architectureIOT_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"architectureIOT_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|architectureIOT_nios2_qsys_0_jtag_debug_module_tck:the_architectureIOT_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_architectureIOT_nios2_qsys_0_jtag_debug_module_tck" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk:the_architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk:the_architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "architectureIOT_nios2_qsys_0_jtag_debug_module_phy" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687108229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108230 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564687108230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_onchip_memory2_0 architectureIOT_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"architectureIOT_onchip_memory2_0\" for hierarchy \"architectureIOT_onchip_memory2_0:onchip_memory2_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "onchip_memory2_0" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" "the_altsyncram" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687108269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architectureIOT_onchip_memory2_0.hex " "Parameter \"init_file\" = \"architectureIOT_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108270 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564687108270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftd1 " "Found entity 1: altsyncram_ftd1" {  } { { "db/altsyncram_ftd1.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/altsyncram_ftd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687108439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687108439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftd1 architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ftd1:auto_generated " "Elaborating entity \"altsyncram_ftd1\" for hierarchy \"architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ftd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_buttons architectureIOT_buttons:buttons " "Elaborating entity \"architectureIOT_buttons\" for hierarchy \"architectureIOT_buttons:buttons\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "buttons" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_leds_columns architectureIOT_leds_columns:leds_columns " "Elaborating entity \"architectureIOT_leds_columns\" for hierarchy \"architectureIOT_leds_columns:leds_columns\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "leds_columns" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_jtag_uart_0 architectureIOT_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"architectureIOT_jtag_uart_0\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "jtag_uart_0" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_jtag_uart_0_scfifo_w architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w " "Elaborating entity \"architectureIOT_jtag_uart_0_scfifo_w\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "the_architectureIOT_jtag_uart_0_scfifo_w" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "wfifo" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687108636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108637 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564687108637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687108777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687108777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687108793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687108793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687108811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687108811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687108954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687108954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687108958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687109099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687109099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687109252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687109252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564687109398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564687109398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_jtag_uart_0_scfifo_r architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_r:the_architectureIOT_jtag_uart_0_scfifo_r " "Elaborating entity \"architectureIOT_jtag_uart_0_scfifo_r\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_r:the_architectureIOT_jtag_uart_0_scfifo_r\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "the_architectureIOT_jtag_uart_0_scfifo_r" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "architectureIOT_jtag_uart_0_alt_jtag_atlantic" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687109757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109758 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564687109758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init_lcd init_lcd:lcd_custom_instruction_0 " "Elaborating entity \"init_lcd\" for hierarchy \"init_lcd:lcd_custom_instruction_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "lcd_custom_instruction_0" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_leds_rows architectureIOT_leds_rows:leds_rows " "Elaborating entity \"architectureIOT_leds_rows\" for hierarchy \"architectureIOT_leds_rows:leds_rows\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "leds_rows" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_0 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "uart_tx_0" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(68) " "Verilog HDL assignment warning at uart_tx.v(68): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109799 "|architectureIOT|uart_tx:uart_tx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(86) " "Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109799 "|architectureIOT|uart_tx:uart_tx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109799 "|architectureIOT|uart_tx:uart_tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_0 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "uart_rx_0" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(80) " "Verilog HDL assignment warning at uart_rx.v(80): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109806 "|architectureIOT|uart_rx:uart_rx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(91) " "Verilog HDL assignment warning at uart_rx.v(91): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109807 "|architectureIOT|uart_rx:uart_rx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(120) " "Verilog HDL assignment warning at uart_rx.v(120): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109807 "|architectureIOT|uart_rx:uart_rx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_translator" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109810 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(50) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(50) has no driver" {  } { { "architectureIOT/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_master_translator.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1564687109815 "|architectureIOT|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect\" for hierarchy \"architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_xconnect" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator0" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(123) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)" {  } { { "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109833 "|architectureIOT|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(129) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109833 "|architectureIOT|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564687109833 "|architectureIOT|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_data_master_translator" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "onchip_memory2_0_s1_translator" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "buttons_s1_translator" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687109939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_addr_router architectureIOT_addr_router:addr_router " "Elaborating entity \"architectureIOT_addr_router\" for hierarchy \"architectureIOT_addr_router:addr_router\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "addr_router" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_addr_router_default_decode architectureIOT_addr_router:addr_router\|architectureIOT_addr_router_default_decode:the_default_decode " "Elaborating entity \"architectureIOT_addr_router_default_decode\" for hierarchy \"architectureIOT_addr_router:addr_router\|architectureIOT_addr_router_default_decode:the_default_decode\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "the_default_decode" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_id_router architectureIOT_id_router:id_router " "Elaborating entity \"architectureIOT_id_router\" for hierarchy \"architectureIOT_id_router:id_router\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "id_router" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_id_router_default_decode architectureIOT_id_router:id_router\|architectureIOT_id_router_default_decode:the_default_decode " "Elaborating entity \"architectureIOT_id_router_default_decode\" for hierarchy \"architectureIOT_id_router:id_router\|architectureIOT_id_router_default_decode:the_default_decode\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "the_default_decode" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "rst_controller" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "architectureIOT/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_cmd_xbar_demux architectureIOT_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"architectureIOT_cmd_xbar_demux\" for hierarchy \"architectureIOT_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "cmd_xbar_demux" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_cmd_xbar_mux architectureIOT_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"architectureIOT_cmd_xbar_mux\" for hierarchy \"architectureIOT_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "cmd_xbar_mux" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator architectureIOT_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"architectureIOT_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" "arb" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder architectureIOT_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"architectureIOT_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_rsp_xbar_demux architectureIOT_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"architectureIOT_rsp_xbar_demux\" for hierarchy \"architectureIOT_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "rsp_xbar_demux" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_rsp_xbar_mux architectureIOT_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"architectureIOT_rsp_xbar_mux\" for hierarchy \"architectureIOT_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "rsp_xbar_mux" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator architectureIOT_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"architectureIOT_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" "arb" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder architectureIOT_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"architectureIOT_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_irq_mapper architectureIOT_irq_mapper:irq_mapper " "Elaborating entity \"architectureIOT_irq_mapper\" for hierarchy \"architectureIOT_irq_mapper:irq_mapper\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "irq_mapper" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564687110215 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113687 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113699 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113718 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113738 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113770 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113789 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113810 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113832 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564687113948 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1564687126435 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3200 -1 0 } } { "architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 348 -1 0 } } { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3795 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 599 -1 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1564687126866 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1564687126867 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_read_write GND " "Pin \"lcd_read_write\" is stuck at GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1564687129601 "|architectureIOT|lcd_read_write"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1564687129601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687130668 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1564687135305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/output_files/MicroarchitectureIOT.map.smsg " "Generated suppressed messages file /home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/output_files/MicroarchitectureIOT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1564687135963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1564687137618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687137618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx_rx_serial " "No output dependent on input pin \"uart_rx_rx_serial\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "" { Text "/home/aluno/Imagens/Microarchitecture-MI-SD-master/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564687138615 "|architectureIOT|uart_rx_rx_serial"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1564687138615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2176 " "Implemented 2176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1564687138616 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1564687138616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1995 " "Implemented 1995 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1564687138616 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1564687138616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1564687138616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 499 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 499 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564687138768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  1 16:18:58 2019 " "Processing ended: Thu Aug  1 16:18:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564687138768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564687138768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564687138768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564687138768 ""}
