// Seed: 1498447815
module module_0 (
    input tri1 id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  assign id_1 = id_0[1] - id_3;
  logic id_5 = id_4, id_6, id_7, id_8, id_9;
endmodule
