

================================================================
== Vivado HLS Report for 'dut_normalize'
================================================================
* Date:           Fri Nov 11 23:14:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1190897|  1190897|  1190897|  1190897|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1190896|  1190896|      1519|          -|          -|   784|    no    |
        | + Loop 1.1  |      700|      700|         7|          -|          -|   100|    no    |
        | + Loop 1.2  |      800|      800|         8|          -|          -|   100|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     85|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     966|   1384|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    216|
|Register         |        -|      -|     270|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|    1236|   1685|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U1  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fdiv_32ns_32ns_32_16_U2              |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      2|  966| 1384|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_166_p2        |     +    |      0|  0|   7|           7|           1|
    |i_4_fu_193_p2        |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_150_p2        |     +    |      0|  0|  10|          10|           1|
    |next_mul_fu_138_p2   |     +    |      0|  0|  17|          17|           7|
    |tmp_44_fu_176_p2     |     +    |      0|  0|  17|          17|          17|
    |tmp_46_fu_203_p2     |     +    |      0|  0|  17|          17|          17|
    |exitcond1_fu_160_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_144_p2  |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_fu_187_p2   |   icmp   |      0|  0|   3|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  85|          99|          65|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |X_address0         |  17|          4|   17|         68|
    |ap_NS_fsm          |  60|         34|    1|         34|
    |grp_fu_121_opcode  |   2|          3|    2|          6|
    |grp_fu_121_p0      |  32|          3|   32|         96|
    |grp_fu_121_p1      |  32|          3|   32|         96|
    |i1_reg_110         |   7|          2|    7|         14|
    |i_reg_99           |   7|          2|    7|         14|
    |j_reg_64           |  10|          2|   10|         20|
    |phi_mul_reg_75     |  17|          2|   17|         34|
    |sum_reg_87         |  32|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 216|         57|  157|        446|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |X_addr_1_reg_264  |  17|   0|   17|          0|
    |ap_CS_fsm         |  33|   0|   33|          0|
    |i1_reg_110        |   7|   0|    7|          0|
    |i_3_reg_235       |   7|   0|    7|          0|
    |i_4_reg_259       |   7|   0|    7|          0|
    |i_reg_99          |   7|   0|    7|          0|
    |j_2_reg_222       |  10|   0|   10|          0|
    |j_reg_64          |  10|   0|   10|          0|
    |next_mul_reg_214  |  17|   0|   17|          0|
    |phi_mul_reg_75    |  17|   0|   17|          0|
    |reg_132           |  32|   0|   32|          0|
    |sum_reg_87        |  32|   0|   32|          0|
    |tmp_42_reg_250    |  32|   0|   32|          0|
    |tmp_45_reg_269    |  32|   0|   32|          0|
    |tmp_s_reg_227     |  10|   0|   64|         54|
    +------------------+----+----+-----+-----------+
    |Total             | 270|   0|  324|         54|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dut_normalize | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dut_normalize | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dut_normalize | return value |
|ap_done        | out |    1| ap_ctrl_hs | dut_normalize | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dut_normalize | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dut_normalize | return value |
|X_address0     | out |   17|  ap_memory |       X       |     array    |
|X_ce0          | out |    1|  ap_memory |       X       |     array    |
|X_we0          | out |    1|  ap_memory |       X       |     array    |
|X_d0           | out |   32|  ap_memory |       X       |     array    |
|X_q0           |  in |   32|  ap_memory |       X       |     array    |
|mean_address0  | out |   10|  ap_memory |      mean     |     array    |
|mean_ce0       | out |    1|  ap_memory |      mean     |     array    |
|mean_we0       | out |    1|  ap_memory |      mean     |     array    |
|mean_d0        | out |   32|  ap_memory |      mean     |     array    |
+---------------+-----+-----+------------+---------------+--------------+

