## Hi there ğŸ‘‹

<!--
**Hridayesh007/Hridayesh007** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
# I'm Puttamraju Krishna Hridayesh Kumar! 

### ğŸ“ 3rd Year ECE Student | VLSI Specialization

I am an Electronics and Communication Engineering undergraduate with a strong focus on **VLSI Design and Digital Logic**. I love working at the intersection of hardware architecture and software algorithms, translating complex logic into efficient silicon and code.

## ğŸš€ About Me

- ğŸ”­ Iâ€™m currently diving deep into **RTL Design, FPGA implementation, and Verilog**.
- ğŸŒ± Sharpening my problem-solving skills with **Data Structures and Algorithms in Java**.
- ğŸ› ï¸ Interested in ASIC flow, digital system design, and hardware verification.
- âš¡ Fun fact: I find debugging a hardware testbench just as satisfying as passing all test cases in LeetCode!

## ğŸ’» My Tech Stack

### Hardware & VLSI
- **HDLs:** Verilog
- **Core Concepts:** Digital Logic Design, FPGA Basics, CMOS Theory

### Software & Scripting
- **Object-Oriented & DSA:** Java
- **Scripting & Systems:** Python (Basics), C (Basics)

## ğŸ“ˆ GitHub Stats
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR_GITHUB_USERNAME&layout=compact&theme=vision-friendly-dark)

## ğŸ“« Let's Connect
- **LinkedIn:** [Your LinkedIn URL]
- **Email:** [Your Email Address]
