
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.273 ; gain = 115.996 ; free physical = 13517 ; free virtual = 23105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/ip_repo/axi_adder_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/ip_repo/axi-adder_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mg/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_axi_adder_0_0/design_1_axi_adder_0_0.dcp' for cell 'design_1_i/axi_adder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2389.016 ; gain = 0.000 ; free physical = 13159 ; free virtual = 22748
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.531 ; gain = 0.000 ; free physical = 13031 ; free virtual = 22621
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2657.531 ; gain = 606.633 ; free physical = 13031 ; free virtual = 22621
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2657.531 ; gain = 0.000 ; free physical = 13018 ; free virtual = 22608

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 190388026

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3109.121 ; gain = 451.590 ; free physical = 12586 ; free virtual = 22191

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d3e54af

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3400.012 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21908
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17d2a9f56

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3400.012 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21908
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14bde145d

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3400.012 ; gain = 0.000 ; free physical = 12303 ; free virtual = 21908
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 297 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14bde145d

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3432.027 ; gain = 32.016 ; free physical = 12303 ; free virtual = 21908
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e5dd70ca

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3432.027 ; gain = 32.016 ; free physical = 12303 ; free virtual = 21908
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14bfd013e

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3432.027 ; gain = 32.016 ; free physical = 12303 ; free virtual = 21908
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             297  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3432.027 ; gain = 0.000 ; free physical = 12303 ; free virtual = 21908
Ending Logic Optimization Task | Checksum: 1d4fa549b

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3432.027 ; gain = 32.016 ; free physical = 12303 ; free virtual = 21908

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d4fa549b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3432.027 ; gain = 0.000 ; free physical = 12303 ; free virtual = 21908

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d4fa549b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3432.027 ; gain = 0.000 ; free physical = 12303 ; free virtual = 21908

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.027 ; gain = 0.000 ; free physical = 12303 ; free virtual = 21908
Ending Netlist Obfuscation Task | Checksum: 1d4fa549b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.027 ; gain = 0.000 ; free physical = 12303 ; free virtual = 21908
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3432.027 ; gain = 774.496 ; free physical = 12303 ; free virtual = 21908
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12283 ; free virtual = 21890
INFO: [Common 17-1381] The checkpoint '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12279 ; free virtual = 21887
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12a386917

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12279 ; free virtual = 21887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12279 ; free virtual = 21887

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ccdecbf9

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12272 ; free virtual = 21880

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 249395a04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12271 ; free virtual = 21881

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 249395a04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12271 ; free virtual = 21881
Phase 1 Placer Initialization | Checksum: 249395a04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12271 ; free virtual = 21881

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 262e163af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12284 ; free virtual = 21895

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e9aab4f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12290 ; free virtual = 21901

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e9aab4f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12290 ; free virtual = 21901

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 221dc4757

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12311 ; free virtual = 21923

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 9 nets or LUTs. Breaked 0 LUT, combined 9 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12307 ; free virtual = 21921

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              9  |                     9  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1cd926516

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12307 ; free virtual = 21920
Phase 2.4 Global Placement Core | Checksum: 15b205894

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12307 ; free virtual = 21920
Phase 2 Global Placement | Checksum: 15b205894

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12307 ; free virtual = 21920

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cd65d4e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12307 ; free virtual = 21920

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cf9f0e26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12306 ; free virtual = 21920

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 152ff80f2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12306 ; free virtual = 21920

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cb5715a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12306 ; free virtual = 21920

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13bd9386a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12305 ; free virtual = 21919

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 148bee2e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12305 ; free virtual = 21919

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1af977f9b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12305 ; free virtual = 21919
Phase 3 Detail Placement | Checksum: 1af977f9b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12305 ; free virtual = 21919

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1863a5d80

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.394 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 176eea065

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 176eea065

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919
Phase 4.1.1.1 BUFG Insertion | Checksum: 1863a5d80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.394. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1830972e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919
Phase 4.1 Post Commit Optimization | Checksum: 1830972e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1830972e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1830972e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919
Phase 4.3 Placer Reporting | Checksum: 1830972e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 213efebb2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919
Ending Placer Task | Checksum: 15d132daa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12304 ; free virtual = 21919
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12281 ; free virtual = 21895
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12271 ; free virtual = 21886
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12255 ; free virtual = 21872
INFO: [Common 17-1381] The checkpoint '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12241 ; free virtual = 21856
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3512.066 ; gain = 0.000 ; free physical = 12225 ; free virtual = 21843
INFO: [Common 17-1381] The checkpoint '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 969c96d4 ConstDB: 0 ShapeSum: c67696d6 RouteDB: 0
Post Restoration Checksum: NetGraph: 716b148e | NumContArr: 2b31f60a | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: b5a76045

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3561.707 ; gain = 14.996 ; free physical = 12148 ; free virtual = 21767

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b5a76045

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3561.707 ; gain = 14.996 ; free physical = 12148 ; free virtual = 21767

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b5a76045

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3561.707 ; gain = 14.996 ; free physical = 12148 ; free virtual = 21767
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12990bc79

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3567.707 ; gain = 20.996 ; free physical = 12138 ; free virtual = 21758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.418 | TNS=0.000  | WHS=-0.185 | THS=-15.343|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1031
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1031
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 136f58e14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 136f58e14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755
Phase 3 Initial Routing | Checksum: a797ee58

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.227 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 234dbd65d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.227 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 58d7e9e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755
Phase 4 Rip-up And Reroute | Checksum: 58d7e9e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 58d7e9e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 58d7e9e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755
Phase 5 Delay and Skew Optimization | Checksum: 58d7e9e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8aa50739

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.376 | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e5698aa3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755
Phase 6 Post Hold Fix | Checksum: e5698aa3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.259854 %
  Global Horizontal Routing Utilization  = 0.414292 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 6a386355

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6a386355

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: df2ad1fd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.376 | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: df2ad1fd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e66d927b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 23.996 ; free physical = 12135 ; free virtual = 21755

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3570.707 ; gain = 58.641 ; free physical = 12135 ; free virtual = 21755
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3690.246 ; gain = 0.000 ; free physical = 12057 ; free virtual = 21682
INFO: [Common 17-1381] The checkpoint '/home/mg/Documents/my-projects/custom-axi-interface-zynq-peripherals-for-newbie/000-axi-slave-lite-without-io/hardware/build/axi-slave-lite-without-io.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 3937.309 ; gain = 247.062 ; free physical = 11771 ; free virtual = 21401
INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 21:53:12 2025...
