# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"uart_transceiver_tb_time_impl.v" \
"../../../../../project_2.srcs/sources_1/new/baud_controller.v" \
"../../../../../project_2.srcs/sources_1/new/receive_module.v" \
"../../../../../project_2.srcs/sources_1/new/receiver_baud.v" \
"../../../../../project_2.srcs/sources_1/new/transmit_module.v" \
"../../../../../project_2.srcs/sources_1/new/transmitter_WR_module.v" \
"../../../../../project_2.srcs/sources_1/new/trasmitter_baud.v" \
"../../../../../project_2.srcs/sources_1/new/uart_receiver.v" \
"../../../../../project_2.srcs/sources_1/new/uart_transceiver.v" \
"../../../../../project_2.srcs/sources_1/new/uart_transmitter.v" \
"../../../../../project_2.srcs/sim_4/new/uart_transceiver_tb.v" \

# Do not sort compile order
nosort
