# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 28 2021 20:02:39

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz   | 
Clock: clk_1mhz          | Frequency: 143.96 MHz  | Target: 1.00 MHz    | 
Clock: clk_app           | Frequency: 215.94 MHz  | Target: 191.94 MHz  | 
Clock: clk_usb           | Frequency: 90.58 MHz   | Target: 47.98 MHz   | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 192.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       1e+06            993054      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        5210             579         N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20840            9800        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -150         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -367         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 25315         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  16815         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  17725         clk_usb:R              
usb_pu     clk                 24375         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  1277        clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  1246        clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 24563                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  14046                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  14739                 clk_usb:R              
usb_pu     clk                 23715                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/lcout
Path End         : u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/in0
Capture Clock    : u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7591
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         69398

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7591
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         9255
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                          PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1293/I                                          Odrv12                         0              1420  RISE       1
I__1293/O                                          Odrv12                       724              2143  RISE       1
I__1294/I                                          Span12Mux_v                    0              2143  RISE       1
I__1294/O                                          Span12Mux_v                  724              2867  RISE       1
I__1295/I                                          Span12Mux_v                    0              2867  RISE       1
I__1295/O                                          Span12Mux_v                  724              3590  RISE       1
I__1296/I                                          Sp12to4                        0              3590  RISE       1
I__1296/O                                          Sp12to4                      631              4221  RISE       1
I__1297/I                                          Span4Mux_h                     0              4221  RISE       1
I__1297/O                                          Span4Mux_h                   444              4665  RISE       1
I__1298/I                                          Span4Mux_s3_v                  0              4665  RISE       1
I__1298/O                                          Span4Mux_s3_v                465              5131  RISE       1
I__1299/I                                          LocalMux                       0              5131  RISE       1
I__1299/O                                          LocalMux                     486              5616  RISE       1
I__1300/I                                          IoInMux                        0              5616  RISE       1
I__1300/O                                          IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER         ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT               ICE_GB                       910              6909  RISE       7
I__10486/I                                         gio2CtrlBuf                    0              6909  RISE       1
I__10486/O                                         gio2CtrlBuf                    0              6909  RISE       1
I__10487/I                                         GlobalMux                      0              6909  RISE       1
I__10487/O                                         GlobalMux                    227              7136  RISE       1
I__10489/I                                         ClkMux                         0              7136  RISE       1
I__10489/O                                         ClkMux                       455              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/clk  LogicCell40_SEQ_MODE_1010      0              7591  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1010    796              8387  60143  RISE       3
I__8502/I                                            LocalMux                       0              8387  60143  RISE       1
I__8502/O                                            LocalMux                     486              8873  60143  RISE       1
I__8505/I                                            InMux                          0              8873  60143  RISE       1
I__8505/O                                            InMux                        382              9255  60143  RISE       1
u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/in0    LogicCell40_SEQ_MODE_1010      0              9255  60143  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                          PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1293/I                                          Odrv12                         0              1420  RISE       1
I__1293/O                                          Odrv12                       724              2143  RISE       1
I__1294/I                                          Span12Mux_v                    0              2143  RISE       1
I__1294/O                                          Span12Mux_v                  724              2867  RISE       1
I__1295/I                                          Span12Mux_v                    0              2867  RISE       1
I__1295/O                                          Span12Mux_v                  724              3590  RISE       1
I__1296/I                                          Sp12to4                        0              3590  RISE       1
I__1296/O                                          Sp12to4                      631              4221  RISE       1
I__1297/I                                          Span4Mux_h                     0              4221  RISE       1
I__1297/O                                          Span4Mux_h                   444              4665  RISE       1
I__1298/I                                          Span4Mux_s3_v                  0              4665  RISE       1
I__1298/O                                          Span4Mux_s3_v                465              5131  RISE       1
I__1299/I                                          LocalMux                       0              5131  RISE       1
I__1299/O                                          LocalMux                     486              5616  RISE       1
I__1300/I                                          IoInMux                        0              5616  RISE       1
I__1300/O                                          IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER         ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT               ICE_GB                       910              6909  RISE       7
I__10486/I                                         gio2CtrlBuf                    0              6909  RISE       1
I__10486/O                                         gio2CtrlBuf                    0              6909  RISE       1
I__10487/I                                         GlobalMux                      0              6909  RISE       1
I__10487/O                                         GlobalMux                    227              7136  RISE       1
I__10489/I                                         ClkMux                         0              7136  RISE       1
I__10489/O                                         ClkMux                       455              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/clk  LogicCell40_SEQ_MODE_1010      0              7591  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 143.96 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_16_17_0/lcout
Path End         : up_cnt_20_LC_16_19_4/in3
Capture Clock    : up_cnt_20_LC_16_19_4/clk
Setup Constraint : 1000000p
Path slack       : 993054p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                    13462
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1013059

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                  13462
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              20005
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                  loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1293/I                                            Odrv12                         0              1420  RISE       1
I__1293/O                                            Odrv12                       724              2143  RISE       1
I__1294/I                                            Span12Mux_v                    0              2143  RISE       1
I__1294/O                                            Span12Mux_v                  724              2867  RISE       1
I__1295/I                                            Span12Mux_v                    0              2867  RISE       1
I__1295/O                                            Span12Mux_v                  724              3590  RISE       1
I__1296/I                                            Sp12to4                        0              3590  RISE       1
I__1296/O                                            Sp12to4                      631              4221  RISE       1
I__1297/I                                            Span4Mux_h                     0              4221  RISE       1
I__1297/O                                            Span4Mux_h                   444              4665  RISE       1
I__1298/I                                            Span4Mux_s3_v                  0              4665  RISE       1
I__1298/O                                            Span4Mux_s3_v                465              5131  RISE       1
I__1299/I                                            LocalMux                       0              5131  RISE       1
I__1299/O                                            LocalMux                     486              5616  RISE       1
I__1300/I                                            IoInMux                        0              5616  RISE       1
I__1300/O                                            IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              6909  RISE       7
I__10486/I                                           gio2CtrlBuf                    0              6909  RISE       1
I__10486/O                                           gio2CtrlBuf                    0              6909  RISE       1
I__10487/I                                           GlobalMux                      0              6909  RISE       1
I__10487/O                                           GlobalMux                    227              7136  RISE       1
I__10489/I                                           ClkMux                         0              7136  RISE       1
I__10489/O                                           ClkMux                       455              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/clk    LogicCell40_SEQ_MODE_1010      0              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010    796              8387  RISE       2
I__8515/I                                            Odrv4                          0              8387  RISE       1
I__8515/O                                            Odrv4                        517              8904  RISE       1
I__8517/I                                            Span4Mux_h                     0              8904  RISE       1
I__8517/O                                            Span4Mux_h                   444              9348  RISE       1
I__8519/I                                            Span4Mux_h                     0              9348  RISE       1
I__8519/O                                            Span4Mux_h                   444              9793  RISE       1
I__8520/I                                            Span4Mux_h                     0              9793  RISE       1
I__8520/O                                            Span4Mux_h                   444             10237  RISE       1
I__8521/I                                            Span4Mux_s3_h                  0             10237  RISE       1
I__8521/O                                            Span4Mux_s3_h                341             10578  RISE       1
I__8522/I                                            IoSpan4Mux                     0             10578  RISE       1
I__8522/O                                            IoSpan4Mux                   424             11002  RISE       1
I__8523/I                                            LocalMux                       0             11002  RISE       1
I__8523/O                                            LocalMux                     486             11488  RISE       1
I__8524/I                                            IoInMux                        0             11488  RISE       1
I__8524/O                                            IoInMux                      382             11870  RISE       1
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0             11870  RISE       1
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                       910             12780  RISE      22
I__10118/I                                           gio2CtrlBuf                    0             12780  RISE       1
I__10118/O                                           gio2CtrlBuf                    0             12780  RISE       1
I__10119/I                                           GlobalMux                      0             12780  RISE       1
I__10119/O                                           GlobalMux                    227             13007  RISE       1
I__10120/I                                           ClkMux                         0             13007  RISE       1
I__10120/O                                           ClkMux                       455             13462  RISE       1
up_cnt_0_LC_16_17_0/clk                              LogicCell40_SEQ_MODE_1010      0             13462  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_16_17_0/lcout         LogicCell40_SEQ_MODE_1010    796             14258  993054  RISE       1
I__10039/I                        LocalMux                       0             14258  993054  RISE       1
I__10039/O                        LocalMux                     486             14744  993054  RISE       1
I__10040/I                        InMux                          0             14744  993054  RISE       1
I__10040/O                        InMux                        382             15126  993054  RISE       1
up_cnt_0_LC_16_17_0/in1           LogicCell40_SEQ_MODE_1010      0             15126  993054  RISE       1
up_cnt_0_LC_16_17_0/carryout      LogicCell40_SEQ_MODE_1010    382             15509  993054  RISE       2
up_cnt_1_LC_16_17_1/carryin       LogicCell40_SEQ_MODE_1010      0             15509  993054  RISE       1
up_cnt_1_LC_16_17_1/carryout      LogicCell40_SEQ_MODE_1010    186             15695  993054  RISE       2
up_cnt_2_LC_16_17_2/carryin       LogicCell40_SEQ_MODE_1010      0             15695  993054  RISE       1
up_cnt_2_LC_16_17_2/carryout      LogicCell40_SEQ_MODE_1010    186             15881  993054  RISE       2
up_cnt_3_LC_16_17_3/carryin       LogicCell40_SEQ_MODE_1010      0             15881  993054  RISE       1
up_cnt_3_LC_16_17_3/carryout      LogicCell40_SEQ_MODE_1010    186             16067  993054  RISE       2
up_cnt_4_LC_16_17_4/carryin       LogicCell40_SEQ_MODE_1010      0             16067  993054  RISE       1
up_cnt_4_LC_16_17_4/carryout      LogicCell40_SEQ_MODE_1010    186             16253  993054  RISE       2
up_cnt_5_LC_16_17_5/carryin       LogicCell40_SEQ_MODE_1010      0             16253  993054  RISE       1
up_cnt_5_LC_16_17_5/carryout      LogicCell40_SEQ_MODE_1010    186             16439  993054  RISE       2
up_cnt_6_LC_16_17_6/carryin       LogicCell40_SEQ_MODE_1010      0             16439  993054  RISE       1
up_cnt_6_LC_16_17_6/carryout      LogicCell40_SEQ_MODE_1010    186             16625  993054  RISE       2
up_cnt_7_LC_16_17_7/carryin       LogicCell40_SEQ_MODE_1010      0             16625  993054  RISE       1
up_cnt_7_LC_16_17_7/carryout      LogicCell40_SEQ_MODE_1010    186             16811  993054  RISE       1
IN_MUX_bfv_16_18_0_/carryinitin   ICE_CARRY_IN_MUX               0             16811  993054  RISE       1
IN_MUX_bfv_16_18_0_/carryinitout  ICE_CARRY_IN_MUX             289             17101  993054  RISE       2
up_cnt_8_LC_16_18_0/carryin       LogicCell40_SEQ_MODE_1010      0             17101  993054  RISE       1
up_cnt_8_LC_16_18_0/carryout      LogicCell40_SEQ_MODE_1010    186             17287  993054  RISE       2
up_cnt_9_LC_16_18_1/carryin       LogicCell40_SEQ_MODE_1010      0             17287  993054  RISE       1
up_cnt_9_LC_16_18_1/carryout      LogicCell40_SEQ_MODE_1010    186             17473  993054  RISE       2
up_cnt_10_LC_16_18_2/carryin      LogicCell40_SEQ_MODE_1010      0             17473  993054  RISE       1
up_cnt_10_LC_16_18_2/carryout     LogicCell40_SEQ_MODE_1010    186             17659  993054  RISE       2
up_cnt_11_LC_16_18_3/carryin      LogicCell40_SEQ_MODE_1010      0             17659  993054  RISE       1
up_cnt_11_LC_16_18_3/carryout     LogicCell40_SEQ_MODE_1010    186             17845  993054  RISE       2
up_cnt_12_LC_16_18_4/carryin      LogicCell40_SEQ_MODE_1010      0             17845  993054  RISE       1
up_cnt_12_LC_16_18_4/carryout     LogicCell40_SEQ_MODE_1010    186             18031  993054  RISE       2
up_cnt_13_LC_16_18_5/carryin      LogicCell40_SEQ_MODE_1010      0             18031  993054  RISE       1
up_cnt_13_LC_16_18_5/carryout     LogicCell40_SEQ_MODE_1010    186             18217  993054  RISE       2
up_cnt_14_LC_16_18_6/carryin      LogicCell40_SEQ_MODE_1010      0             18217  993054  RISE       1
up_cnt_14_LC_16_18_6/carryout     LogicCell40_SEQ_MODE_1010    186             18403  993054  RISE       2
up_cnt_15_LC_16_18_7/carryin      LogicCell40_SEQ_MODE_1010      0             18403  993054  RISE       1
up_cnt_15_LC_16_18_7/carryout     LogicCell40_SEQ_MODE_1010    186             18589  993054  RISE       1
IN_MUX_bfv_16_19_0_/carryinitin   ICE_CARRY_IN_MUX               0             18589  993054  RISE       1
IN_MUX_bfv_16_19_0_/carryinitout  ICE_CARRY_IN_MUX             289             18879  993054  RISE       2
up_cnt_16_LC_16_19_0/carryin      LogicCell40_SEQ_MODE_1010      0             18879  993054  RISE       1
up_cnt_16_LC_16_19_0/carryout     LogicCell40_SEQ_MODE_1010    186             19065  993054  RISE       2
up_cnt_17_LC_16_19_1/carryin      LogicCell40_SEQ_MODE_1010      0             19065  993054  RISE       1
up_cnt_17_LC_16_19_1/carryout     LogicCell40_SEQ_MODE_1010    186             19251  993054  RISE       2
up_cnt_18_LC_16_19_2/carryin      LogicCell40_SEQ_MODE_1010      0             19251  993054  RISE       1
up_cnt_18_LC_16_19_2/carryout     LogicCell40_SEQ_MODE_1010    186             19437  993054  RISE       2
up_cnt_19_LC_16_19_3/carryin      LogicCell40_SEQ_MODE_1010      0             19437  993054  RISE       1
up_cnt_19_LC_16_19_3/carryout     LogicCell40_SEQ_MODE_1010    186             19623  993054  RISE       1
I__10160/I                        InMux                          0             19623  993054  RISE       1
I__10160/O                        InMux                        382             20005  993054  RISE       1
up_cnt_20_LC_16_19_4/in3          LogicCell40_SEQ_MODE_1010      0             20005  993054  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                  loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1293/I                                            Odrv12                         0              1420  RISE       1
I__1293/O                                            Odrv12                       724              2143  RISE       1
I__1294/I                                            Span12Mux_v                    0              2143  RISE       1
I__1294/O                                            Span12Mux_v                  724              2867  RISE       1
I__1295/I                                            Span12Mux_v                    0              2867  RISE       1
I__1295/O                                            Span12Mux_v                  724              3590  RISE       1
I__1296/I                                            Sp12to4                        0              3590  RISE       1
I__1296/O                                            Sp12to4                      631              4221  RISE       1
I__1297/I                                            Span4Mux_h                     0              4221  RISE       1
I__1297/O                                            Span4Mux_h                   444              4665  RISE       1
I__1298/I                                            Span4Mux_s3_v                  0              4665  RISE       1
I__1298/O                                            Span4Mux_s3_v                465              5131  RISE       1
I__1299/I                                            LocalMux                       0              5131  RISE       1
I__1299/O                                            LocalMux                     486              5616  RISE       1
I__1300/I                                            IoInMux                        0              5616  RISE       1
I__1300/O                                            IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              6909  RISE       7
I__10486/I                                           gio2CtrlBuf                    0              6909  RISE       1
I__10486/O                                           gio2CtrlBuf                    0              6909  RISE       1
I__10487/I                                           GlobalMux                      0              6909  RISE       1
I__10487/O                                           GlobalMux                    227              7136  RISE       1
I__10489/I                                           ClkMux                         0              7136  RISE       1
I__10489/O                                           ClkMux                       455              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/clk    LogicCell40_SEQ_MODE_1010      0              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010    796              8387  RISE       2
I__8515/I                                            Odrv4                          0              8387  RISE       1
I__8515/O                                            Odrv4                        517              8904  RISE       1
I__8517/I                                            Span4Mux_h                     0              8904  RISE       1
I__8517/O                                            Span4Mux_h                   444              9348  RISE       1
I__8519/I                                            Span4Mux_h                     0              9348  RISE       1
I__8519/O                                            Span4Mux_h                   444              9793  RISE       1
I__8520/I                                            Span4Mux_h                     0              9793  RISE       1
I__8520/O                                            Span4Mux_h                   444             10237  RISE       1
I__8521/I                                            Span4Mux_s3_h                  0             10237  RISE       1
I__8521/O                                            Span4Mux_s3_h                341             10578  RISE       1
I__8522/I                                            IoSpan4Mux                     0             10578  RISE       1
I__8522/O                                            IoSpan4Mux                   424             11002  RISE       1
I__8523/I                                            LocalMux                       0             11002  RISE       1
I__8523/O                                            LocalMux                     486             11488  RISE       1
I__8524/I                                            IoInMux                        0             11488  RISE       1
I__8524/O                                            IoInMux                      382             11870  RISE       1
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0             11870  RISE       1
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                       910             12780  RISE      22
I__10118/I                                           gio2CtrlBuf                    0             12780  RISE       1
I__10118/O                                           gio2CtrlBuf                    0             12780  RISE       1
I__10119/I                                           GlobalMux                      0             12780  RISE       1
I__10119/O                                           GlobalMux                    227             13007  RISE       1
I__10122/I                                           ClkMux                         0             13007  RISE       1
I__10122/O                                           ClkMux                       455             13462  RISE       1
up_cnt_20_LC_16_19_4/clk                             LogicCell40_SEQ_MODE_1010      0             13462  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 215.94 MHz | Target: 191.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_sq_0_LC_10_20_2/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_10_19_1/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_10_19_1/clk
Setup Constraint : 5210p
Path slack       : 579p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3835
---------------------------------------   ---- 
End-of-path arrival time (ps)             5313
 
Launch Clock Path
pin name                                                                model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__7942/I                                                               GlobalMux                               0                 0  RISE       1
I__7942/O                                                               GlobalMux                             227               227  RISE       1
I__7945/I                                                               ClkMux                                  0               227  RISE       1
I__7945/O                                                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_sq_0_LC_10_20_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_sq_0_LC_10_20_2/lcout       LogicCell40_SEQ_MODE_1010    796              1478    579  RISE       4
I__6336/I                                                                      Odrv4                          0              1478    579  RISE       1
I__6336/O                                                                      Odrv4                        517              1995    579  RISE       1
I__6338/I                                                                      LocalMux                       0              1995    579  RISE       1
I__6338/O                                                                      LocalMux                     486              2481    579  RISE       1
I__6340/I                                                                      InMux                          0              2481    579  RISE       1
I__6340/O                                                                      InMux                        382              2863    579  RISE       1
I__6343/I                                                                      CascadeMux                     0              2863    579  RISE       1
I__6343/O                                                                      CascadeMux                     0              2863    579  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_RNO_LC_10_19_0/in2    LogicCell40_SEQ_MODE_0000      0              2863    579  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_RNO_LC_10_19_0/lcout  LogicCell40_SEQ_MODE_0000    558              3422    579  RISE       1
I__6308/I                                                                      Odrv4                          0              3422    579  RISE       1
I__6308/O                                                                      Odrv4                        517              3938    579  RISE       1
I__6309/I                                                                      LocalMux                       0              3938    579  RISE       1
I__6309/O                                                                      LocalMux                     486              4424    579  RISE       1
I__6310/I                                                                      CEMux                          0              4424    579  RISE       1
I__6310/O                                                                      CEMux                        889              5313    579  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_10_19_1/ce         LogicCell40_SEQ_MODE_1010      0              5313    579  RISE       1

Capture Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__7942/I                                                                GlobalMux                               0                 0  RISE       1
I__7942/O                                                                GlobalMux                             227               227  RISE       1
I__7944/I                                                                ClkMux                                  0               227  RISE       1
I__7944/O                                                                ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_10_19_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 90.58 MHz | Target: 47.98 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/clk
Setup Constraint : 20840p
Path slack       : 9800p

Capture Clock Arrival Time (clk_usb:R#2)   20840
+ Master Clock Source Latency                  0
+ Capture Clock Path Delay                  4755
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             25192

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                  4755
+ Clock To Q                                796
+ Data Path Delay                          9841
---------------------------------------   ----- 
End-of-path arrival time (ps)             15392
 
Launch Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__7942/I                                                           GlobalMux                               0                 0  RISE       1
I__7942/O                                                           GlobalMux                             227               227  RISE       1
I__7943/I                                                           ClkMux                                  0               227  RISE       1
I__7943/O                                                           ClkMux                                455               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk                       LogicCell40_SEQ_MODE_1010               0               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout                     LogicCell40_SEQ_MODE_1010             796              1478  RISE       2
I__7953/I                                                           Odrv4                                   0              1478  RISE       1
I__7953/O                                                           Odrv4                                 517              1995  RISE       1
I__7955/I                                                           Span4Mux_s0_v                           0              1995  RISE       1
I__7955/O                                                           Span4Mux_s0_v                         300              2295  RISE       1
I__7956/I                                                           LocalMux                                0              2295  RISE       1
I__7956/O                                                           LocalMux                              486              2781  RISE       1
I__7957/I                                                           IoInMux                                 0              2781  RISE       1
I__7957/O                                                           IoInMux                               382              3163  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                      ICE_GB                                  0              3163  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                            ICE_GB                                910              4073  RISE     370
I__10648/I                                                          gio2CtrlBuf                             0              4073  RISE       1
I__10648/O                                                          gio2CtrlBuf                             0              4073  RISE       1
I__10649/I                                                          GlobalMux                               0              4073  RISE       1
I__10649/O                                                          GlobalMux                             227              4300  RISE       1
I__10669/I                                                          ClkMux                                  0              4300  RISE       1
I__10669/O                                                          ClkMux                                455              4755  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/clk  LogicCell40_SEQ_MODE_1010               0              4755  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/lcout                LogicCell40_SEQ_MODE_1010    796              5551   9800  RISE      10
I__6975/I                                                                           LocalMux                       0              5551   9800  RISE       1
I__6975/O                                                                           LocalMux                     486              6037   9800  RISE       1
I__6983/I                                                                           InMux                          0              6037   9800  RISE       1
I__6983/O                                                                           InMux                        382              6419   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIQU6M_2_LC_11_17_7/in0                        LogicCell40_SEQ_MODE_0000      0              6419   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIQU6M_2_LC_11_17_7/lcout                      LogicCell40_SEQ_MODE_0000    662              7081   9800  RISE       1
I__6925/I                                                                           LocalMux                       0              7081   9800  RISE       1
I__6925/O                                                                           LocalMux                     486              7567   9800  RISE       1
I__6926/I                                                                           InMux                          0              7567   9800  RISE       1
I__6926/O                                                                           InMux                        382              7949   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIU9HN1_1_LC_11_17_1/in3                       LogicCell40_SEQ_MODE_0000      0              7949   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIU9HN1_1_LC_11_17_1/lcout                     LogicCell40_SEQ_MODE_0000    465              8414   9800  RISE       1
I__6997/I                                                                           Odrv4                          0              8414   9800  RISE       1
I__6997/O                                                                           Odrv4                        517              8931   9800  RISE       1
I__6998/I                                                                           LocalMux                       0              8931   9800  RISE       1
I__6998/O                                                                           LocalMux                     486              9417   9800  RISE       1
I__6999/I                                                                           InMux                          0              9417   9800  RISE       1
I__6999/O                                                                           InMux                        382              9799   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_ovalid_mask_q_RNIT0F05_LC_11_17_6/in3    LogicCell40_SEQ_MODE_0000      0              9799   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_ovalid_mask_q_RNIT0F05_LC_11_17_6/lcout  LogicCell40_SEQ_MODE_0000    465             10265   9800  RISE       2
I__7696/I                                                                           LocalMux                       0             10265   9800  RISE       1
I__7696/O                                                                           LocalMux                     486             10750   9800  RISE       1
I__7698/I                                                                           InMux                          0             10750   9800  RISE       1
I__7698/O                                                                           InMux                        382             11133   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_ovalid_sq_RNICCO05_0_LC_10_17_0/in3      LogicCell40_SEQ_MODE_0000      0             11133   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_ovalid_sq_RNICCO05_0_LC_10_17_0/ltout    LogicCell40_SEQ_MODE_0000    403             11536   9800  FALL       1
I__6230/I                                                                           CascadeMux                     0             11536   9800  FALL       1
I__6230/O                                                                           CascadeMux                     0             11536   9800  FALL       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_delay_in_cnt_q_RNID0GE5_0_LC_10_17_1/in2    LogicCell40_SEQ_MODE_0000      0             11536   9800  FALL       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_delay_in_cnt_q_RNID0GE5_0_LC_10_17_1/lcout  LogicCell40_SEQ_MODE_0000    558             12094   9800  RISE      11
I__6357/I                                                                           LocalMux                       0             12094   9800  RISE       1
I__6357/O                                                                           LocalMux                     486             12580   9800  RISE       1
I__6362/I                                                                           InMux                          0             12580   9800  RISE       1
I__6362/O                                                                           InMux                        382             12963   9800  RISE       1
I__6370/I                                                                           CascadeMux                     0             12963   9800  RISE       1
I__6370/O                                                                           CascadeMux                     0             12963   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI8A3B_0_LC_10_18_0/in2                        LogicCell40_SEQ_MODE_0000      0             12963   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI8A3B_0_LC_10_18_0/carryout                   LogicCell40_SEQ_MODE_0000    341             13304   9800  RISE       2
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_1_LC_10_18_1/carryin              LogicCell40_SEQ_MODE_1010      0             13304   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_1_LC_10_18_1/carryout             LogicCell40_SEQ_MODE_1010    186             13490   9800  RISE       2
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_2_LC_10_18_2/carryin              LogicCell40_SEQ_MODE_1010      0             13490   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_2_LC_10_18_2/carryout             LogicCell40_SEQ_MODE_1010    186             13676   9800  RISE       1
I__6313/I                                                                           InMux                          0             13676   9800  RISE       1
I__6313/O                                                                           InMux                        382             14058   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_RNO_0_3_LC_10_18_3/in3            LogicCell40_SEQ_MODE_0000      0             14058   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_RNO_0_3_LC_10_18_3/lcout          LogicCell40_SEQ_MODE_0000    465             14523   9800  RISE       1
I__6311/I                                                                           LocalMux                       0             14523   9800  RISE       1
I__6311/O                                                                           LocalMux                     486             15009   9800  RISE       1
I__6312/I                                                                           InMux                          0             15009   9800  RISE       1
I__6312/O                                                                           InMux                        382             15392   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/in3                  LogicCell40_SEQ_MODE_1010      0             15392   9800  RISE       1

Capture Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__7942/I                                                           GlobalMux                               0                 0  RISE       1
I__7942/O                                                           GlobalMux                             227               227  RISE       1
I__7943/I                                                           ClkMux                                  0               227  RISE       1
I__7943/O                                                           ClkMux                                455               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk                       LogicCell40_SEQ_MODE_1010               0               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout                     LogicCell40_SEQ_MODE_1010             796              1478  RISE       2
I__7953/I                                                           Odrv4                                   0              1478  RISE       1
I__7953/O                                                           Odrv4                                 517              1995  RISE       1
I__7955/I                                                           Span4Mux_s0_v                           0              1995  RISE       1
I__7955/O                                                           Span4Mux_s0_v                         300              2295  RISE       1
I__7956/I                                                           LocalMux                                0              2295  RISE       1
I__7956/O                                                           LocalMux                              486              2781  RISE       1
I__7957/I                                                           IoInMux                                 0              2781  RISE       1
I__7957/O                                                           IoInMux                               382              3163  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                      ICE_GB                                  0              3163  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                            ICE_GB                                910              4073  RISE     370
I__10648/I                                                          gio2CtrlBuf                             0              4073  RISE       1
I__10648/O                                                          gio2CtrlBuf                             0              4073  RISE       1
I__10649/I                                                          GlobalMux                               0              4073  RISE       1
I__10649/O                                                          GlobalMux                             227              4300  RISE       1
I__10669/I                                                          ClkMux                                  0              4300  RISE       1
I__10669/O                                                          ClkMux                                455              4755  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/clk  LogicCell40_SEQ_MODE_1010               0              4755  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/lcout
Path End         : u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/in0
Capture Clock    : u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7591
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         69398

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7591
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         9255
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                          PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1293/I                                          Odrv12                         0              1420  RISE       1
I__1293/O                                          Odrv12                       724              2143  RISE       1
I__1294/I                                          Span12Mux_v                    0              2143  RISE       1
I__1294/O                                          Span12Mux_v                  724              2867  RISE       1
I__1295/I                                          Span12Mux_v                    0              2867  RISE       1
I__1295/O                                          Span12Mux_v                  724              3590  RISE       1
I__1296/I                                          Sp12to4                        0              3590  RISE       1
I__1296/O                                          Sp12to4                      631              4221  RISE       1
I__1297/I                                          Span4Mux_h                     0              4221  RISE       1
I__1297/O                                          Span4Mux_h                   444              4665  RISE       1
I__1298/I                                          Span4Mux_s3_v                  0              4665  RISE       1
I__1298/O                                          Span4Mux_s3_v                465              5131  RISE       1
I__1299/I                                          LocalMux                       0              5131  RISE       1
I__1299/O                                          LocalMux                     486              5616  RISE       1
I__1300/I                                          IoInMux                        0              5616  RISE       1
I__1300/O                                          IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER         ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT               ICE_GB                       910              6909  RISE       7
I__10486/I                                         gio2CtrlBuf                    0              6909  RISE       1
I__10486/O                                         gio2CtrlBuf                    0              6909  RISE       1
I__10487/I                                         GlobalMux                      0              6909  RISE       1
I__10487/O                                         GlobalMux                    227              7136  RISE       1
I__10489/I                                         ClkMux                         0              7136  RISE       1
I__10489/O                                         ClkMux                       455              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/clk  LogicCell40_SEQ_MODE_1010      0              7591  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1010    796              8387  60143  RISE       3
I__8502/I                                            LocalMux                       0              8387  60143  RISE       1
I__8502/O                                            LocalMux                     486              8873  60143  RISE       1
I__8505/I                                            InMux                          0              8873  60143  RISE       1
I__8505/O                                            InMux                        382              9255  60143  RISE       1
u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/in0    LogicCell40_SEQ_MODE_1010      0              9255  60143  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                          PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1293/I                                          Odrv12                         0              1420  RISE       1
I__1293/O                                          Odrv12                       724              2143  RISE       1
I__1294/I                                          Span12Mux_v                    0              2143  RISE       1
I__1294/O                                          Span12Mux_v                  724              2867  RISE       1
I__1295/I                                          Span12Mux_v                    0              2867  RISE       1
I__1295/O                                          Span12Mux_v                  724              3590  RISE       1
I__1296/I                                          Sp12to4                        0              3590  RISE       1
I__1296/O                                          Sp12to4                      631              4221  RISE       1
I__1297/I                                          Span4Mux_h                     0              4221  RISE       1
I__1297/O                                          Span4Mux_h                   444              4665  RISE       1
I__1298/I                                          Span4Mux_s3_v                  0              4665  RISE       1
I__1298/O                                          Span4Mux_s3_v                465              5131  RISE       1
I__1299/I                                          LocalMux                       0              5131  RISE       1
I__1299/O                                          LocalMux                     486              5616  RISE       1
I__1300/I                                          IoInMux                        0              5616  RISE       1
I__1300/O                                          IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER         ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT               ICE_GB                       910              6909  RISE       7
I__10486/I                                         gio2CtrlBuf                    0              6909  RISE       1
I__10486/O                                         gio2CtrlBuf                    0              6909  RISE       1
I__10487/I                                         GlobalMux                      0              6909  RISE       1
I__10487/O                                         GlobalMux                    227              7136  RISE       1
I__10489/I                                         ClkMux                         0              7136  RISE       1
I__10489/O                                         ClkMux                       455              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_1_LC_14_16_3/clk  LogicCell40_SEQ_MODE_1010      0              7591  RISE       1


5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_sq_0_LC_10_20_2/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_10_19_1/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_10_19_1/clk
Setup Constraint : 5210p
Path slack       : 579p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3835
---------------------------------------   ---- 
End-of-path arrival time (ps)             5313
 
Launch Clock Path
pin name                                                                model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__7942/I                                                               GlobalMux                               0                 0  RISE       1
I__7942/O                                                               GlobalMux                             227               227  RISE       1
I__7945/I                                                               ClkMux                                  0               227  RISE       1
I__7945/O                                                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_sq_0_LC_10_20_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_sq_0_LC_10_20_2/lcout       LogicCell40_SEQ_MODE_1010    796              1478    579  RISE       4
I__6336/I                                                                      Odrv4                          0              1478    579  RISE       1
I__6336/O                                                                      Odrv4                        517              1995    579  RISE       1
I__6338/I                                                                      LocalMux                       0              1995    579  RISE       1
I__6338/O                                                                      LocalMux                     486              2481    579  RISE       1
I__6340/I                                                                      InMux                          0              2481    579  RISE       1
I__6340/O                                                                      InMux                        382              2863    579  RISE       1
I__6343/I                                                                      CascadeMux                     0              2863    579  RISE       1
I__6343/O                                                                      CascadeMux                     0              2863    579  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_RNO_LC_10_19_0/in2    LogicCell40_SEQ_MODE_0000      0              2863    579  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_RNO_LC_10_19_0/lcout  LogicCell40_SEQ_MODE_0000    558              3422    579  RISE       1
I__6308/I                                                                      Odrv4                          0              3422    579  RISE       1
I__6308/O                                                                      Odrv4                        517              3938    579  RISE       1
I__6309/I                                                                      LocalMux                       0              3938    579  RISE       1
I__6309/O                                                                      LocalMux                     486              4424    579  RISE       1
I__6310/I                                                                      CEMux                          0              4424    579  RISE       1
I__6310/O                                                                      CEMux                        889              5313    579  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_10_19_1/ce         LogicCell40_SEQ_MODE_1010      0              5313    579  RISE       1

Capture Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__7942/I                                                                GlobalMux                               0                 0  RISE       1
I__7942/O                                                                GlobalMux                             227               227  RISE       1
I__7944/I                                                                ClkMux                                  0               227  RISE       1
I__7944/O                                                                ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_10_19_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_16_17_0/lcout
Path End         : up_cnt_20_LC_16_19_4/in3
Capture Clock    : up_cnt_20_LC_16_19_4/clk
Setup Constraint : 1000000p
Path slack       : 993054p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                    13462
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1013059

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                  13462
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              20005
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                  loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1293/I                                            Odrv12                         0              1420  RISE       1
I__1293/O                                            Odrv12                       724              2143  RISE       1
I__1294/I                                            Span12Mux_v                    0              2143  RISE       1
I__1294/O                                            Span12Mux_v                  724              2867  RISE       1
I__1295/I                                            Span12Mux_v                    0              2867  RISE       1
I__1295/O                                            Span12Mux_v                  724              3590  RISE       1
I__1296/I                                            Sp12to4                        0              3590  RISE       1
I__1296/O                                            Sp12to4                      631              4221  RISE       1
I__1297/I                                            Span4Mux_h                     0              4221  RISE       1
I__1297/O                                            Span4Mux_h                   444              4665  RISE       1
I__1298/I                                            Span4Mux_s3_v                  0              4665  RISE       1
I__1298/O                                            Span4Mux_s3_v                465              5131  RISE       1
I__1299/I                                            LocalMux                       0              5131  RISE       1
I__1299/O                                            LocalMux                     486              5616  RISE       1
I__1300/I                                            IoInMux                        0              5616  RISE       1
I__1300/O                                            IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              6909  RISE       7
I__10486/I                                           gio2CtrlBuf                    0              6909  RISE       1
I__10486/O                                           gio2CtrlBuf                    0              6909  RISE       1
I__10487/I                                           GlobalMux                      0              6909  RISE       1
I__10487/O                                           GlobalMux                    227              7136  RISE       1
I__10489/I                                           ClkMux                         0              7136  RISE       1
I__10489/O                                           ClkMux                       455              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/clk    LogicCell40_SEQ_MODE_1010      0              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010    796              8387  RISE       2
I__8515/I                                            Odrv4                          0              8387  RISE       1
I__8515/O                                            Odrv4                        517              8904  RISE       1
I__8517/I                                            Span4Mux_h                     0              8904  RISE       1
I__8517/O                                            Span4Mux_h                   444              9348  RISE       1
I__8519/I                                            Span4Mux_h                     0              9348  RISE       1
I__8519/O                                            Span4Mux_h                   444              9793  RISE       1
I__8520/I                                            Span4Mux_h                     0              9793  RISE       1
I__8520/O                                            Span4Mux_h                   444             10237  RISE       1
I__8521/I                                            Span4Mux_s3_h                  0             10237  RISE       1
I__8521/O                                            Span4Mux_s3_h                341             10578  RISE       1
I__8522/I                                            IoSpan4Mux                     0             10578  RISE       1
I__8522/O                                            IoSpan4Mux                   424             11002  RISE       1
I__8523/I                                            LocalMux                       0             11002  RISE       1
I__8523/O                                            LocalMux                     486             11488  RISE       1
I__8524/I                                            IoInMux                        0             11488  RISE       1
I__8524/O                                            IoInMux                      382             11870  RISE       1
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0             11870  RISE       1
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                       910             12780  RISE      22
I__10118/I                                           gio2CtrlBuf                    0             12780  RISE       1
I__10118/O                                           gio2CtrlBuf                    0             12780  RISE       1
I__10119/I                                           GlobalMux                      0             12780  RISE       1
I__10119/O                                           GlobalMux                    227             13007  RISE       1
I__10120/I                                           ClkMux                         0             13007  RISE       1
I__10120/O                                           ClkMux                       455             13462  RISE       1
up_cnt_0_LC_16_17_0/clk                              LogicCell40_SEQ_MODE_1010      0             13462  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_16_17_0/lcout         LogicCell40_SEQ_MODE_1010    796             14258  993054  RISE       1
I__10039/I                        LocalMux                       0             14258  993054  RISE       1
I__10039/O                        LocalMux                     486             14744  993054  RISE       1
I__10040/I                        InMux                          0             14744  993054  RISE       1
I__10040/O                        InMux                        382             15126  993054  RISE       1
up_cnt_0_LC_16_17_0/in1           LogicCell40_SEQ_MODE_1010      0             15126  993054  RISE       1
up_cnt_0_LC_16_17_0/carryout      LogicCell40_SEQ_MODE_1010    382             15509  993054  RISE       2
up_cnt_1_LC_16_17_1/carryin       LogicCell40_SEQ_MODE_1010      0             15509  993054  RISE       1
up_cnt_1_LC_16_17_1/carryout      LogicCell40_SEQ_MODE_1010    186             15695  993054  RISE       2
up_cnt_2_LC_16_17_2/carryin       LogicCell40_SEQ_MODE_1010      0             15695  993054  RISE       1
up_cnt_2_LC_16_17_2/carryout      LogicCell40_SEQ_MODE_1010    186             15881  993054  RISE       2
up_cnt_3_LC_16_17_3/carryin       LogicCell40_SEQ_MODE_1010      0             15881  993054  RISE       1
up_cnt_3_LC_16_17_3/carryout      LogicCell40_SEQ_MODE_1010    186             16067  993054  RISE       2
up_cnt_4_LC_16_17_4/carryin       LogicCell40_SEQ_MODE_1010      0             16067  993054  RISE       1
up_cnt_4_LC_16_17_4/carryout      LogicCell40_SEQ_MODE_1010    186             16253  993054  RISE       2
up_cnt_5_LC_16_17_5/carryin       LogicCell40_SEQ_MODE_1010      0             16253  993054  RISE       1
up_cnt_5_LC_16_17_5/carryout      LogicCell40_SEQ_MODE_1010    186             16439  993054  RISE       2
up_cnt_6_LC_16_17_6/carryin       LogicCell40_SEQ_MODE_1010      0             16439  993054  RISE       1
up_cnt_6_LC_16_17_6/carryout      LogicCell40_SEQ_MODE_1010    186             16625  993054  RISE       2
up_cnt_7_LC_16_17_7/carryin       LogicCell40_SEQ_MODE_1010      0             16625  993054  RISE       1
up_cnt_7_LC_16_17_7/carryout      LogicCell40_SEQ_MODE_1010    186             16811  993054  RISE       1
IN_MUX_bfv_16_18_0_/carryinitin   ICE_CARRY_IN_MUX               0             16811  993054  RISE       1
IN_MUX_bfv_16_18_0_/carryinitout  ICE_CARRY_IN_MUX             289             17101  993054  RISE       2
up_cnt_8_LC_16_18_0/carryin       LogicCell40_SEQ_MODE_1010      0             17101  993054  RISE       1
up_cnt_8_LC_16_18_0/carryout      LogicCell40_SEQ_MODE_1010    186             17287  993054  RISE       2
up_cnt_9_LC_16_18_1/carryin       LogicCell40_SEQ_MODE_1010      0             17287  993054  RISE       1
up_cnt_9_LC_16_18_1/carryout      LogicCell40_SEQ_MODE_1010    186             17473  993054  RISE       2
up_cnt_10_LC_16_18_2/carryin      LogicCell40_SEQ_MODE_1010      0             17473  993054  RISE       1
up_cnt_10_LC_16_18_2/carryout     LogicCell40_SEQ_MODE_1010    186             17659  993054  RISE       2
up_cnt_11_LC_16_18_3/carryin      LogicCell40_SEQ_MODE_1010      0             17659  993054  RISE       1
up_cnt_11_LC_16_18_3/carryout     LogicCell40_SEQ_MODE_1010    186             17845  993054  RISE       2
up_cnt_12_LC_16_18_4/carryin      LogicCell40_SEQ_MODE_1010      0             17845  993054  RISE       1
up_cnt_12_LC_16_18_4/carryout     LogicCell40_SEQ_MODE_1010    186             18031  993054  RISE       2
up_cnt_13_LC_16_18_5/carryin      LogicCell40_SEQ_MODE_1010      0             18031  993054  RISE       1
up_cnt_13_LC_16_18_5/carryout     LogicCell40_SEQ_MODE_1010    186             18217  993054  RISE       2
up_cnt_14_LC_16_18_6/carryin      LogicCell40_SEQ_MODE_1010      0             18217  993054  RISE       1
up_cnt_14_LC_16_18_6/carryout     LogicCell40_SEQ_MODE_1010    186             18403  993054  RISE       2
up_cnt_15_LC_16_18_7/carryin      LogicCell40_SEQ_MODE_1010      0             18403  993054  RISE       1
up_cnt_15_LC_16_18_7/carryout     LogicCell40_SEQ_MODE_1010    186             18589  993054  RISE       1
IN_MUX_bfv_16_19_0_/carryinitin   ICE_CARRY_IN_MUX               0             18589  993054  RISE       1
IN_MUX_bfv_16_19_0_/carryinitout  ICE_CARRY_IN_MUX             289             18879  993054  RISE       2
up_cnt_16_LC_16_19_0/carryin      LogicCell40_SEQ_MODE_1010      0             18879  993054  RISE       1
up_cnt_16_LC_16_19_0/carryout     LogicCell40_SEQ_MODE_1010    186             19065  993054  RISE       2
up_cnt_17_LC_16_19_1/carryin      LogicCell40_SEQ_MODE_1010      0             19065  993054  RISE       1
up_cnt_17_LC_16_19_1/carryout     LogicCell40_SEQ_MODE_1010    186             19251  993054  RISE       2
up_cnt_18_LC_16_19_2/carryin      LogicCell40_SEQ_MODE_1010      0             19251  993054  RISE       1
up_cnt_18_LC_16_19_2/carryout     LogicCell40_SEQ_MODE_1010    186             19437  993054  RISE       2
up_cnt_19_LC_16_19_3/carryin      LogicCell40_SEQ_MODE_1010      0             19437  993054  RISE       1
up_cnt_19_LC_16_19_3/carryout     LogicCell40_SEQ_MODE_1010    186             19623  993054  RISE       1
I__10160/I                        InMux                          0             19623  993054  RISE       1
I__10160/O                        InMux                        382             20005  993054  RISE       1
up_cnt_20_LC_16_19_4/in3          LogicCell40_SEQ_MODE_1010      0             20005  993054  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                  loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1293/I                                            Odrv12                         0              1420  RISE       1
I__1293/O                                            Odrv12                       724              2143  RISE       1
I__1294/I                                            Span12Mux_v                    0              2143  RISE       1
I__1294/O                                            Span12Mux_v                  724              2867  RISE       1
I__1295/I                                            Span12Mux_v                    0              2867  RISE       1
I__1295/O                                            Span12Mux_v                  724              3590  RISE       1
I__1296/I                                            Sp12to4                        0              3590  RISE       1
I__1296/O                                            Sp12to4                      631              4221  RISE       1
I__1297/I                                            Span4Mux_h                     0              4221  RISE       1
I__1297/O                                            Span4Mux_h                   444              4665  RISE       1
I__1298/I                                            Span4Mux_s3_v                  0              4665  RISE       1
I__1298/O                                            Span4Mux_s3_v                465              5131  RISE       1
I__1299/I                                            LocalMux                       0              5131  RISE       1
I__1299/O                                            LocalMux                     486              5616  RISE       1
I__1300/I                                            IoInMux                        0              5616  RISE       1
I__1300/O                                            IoInMux                      382              5999  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              5999  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              6909  RISE       7
I__10486/I                                           gio2CtrlBuf                    0              6909  RISE       1
I__10486/O                                           gio2CtrlBuf                    0              6909  RISE       1
I__10487/I                                           GlobalMux                      0              6909  RISE       1
I__10487/O                                           GlobalMux                    227              7136  RISE       1
I__10489/I                                           ClkMux                         0              7136  RISE       1
I__10489/O                                           ClkMux                       455              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/clk    LogicCell40_SEQ_MODE_1010      0              7591  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010    796              8387  RISE       2
I__8515/I                                            Odrv4                          0              8387  RISE       1
I__8515/O                                            Odrv4                        517              8904  RISE       1
I__8517/I                                            Span4Mux_h                     0              8904  RISE       1
I__8517/O                                            Span4Mux_h                   444              9348  RISE       1
I__8519/I                                            Span4Mux_h                     0              9348  RISE       1
I__8519/O                                            Span4Mux_h                   444              9793  RISE       1
I__8520/I                                            Span4Mux_h                     0              9793  RISE       1
I__8520/O                                            Span4Mux_h                   444             10237  RISE       1
I__8521/I                                            Span4Mux_s3_h                  0             10237  RISE       1
I__8521/O                                            Span4Mux_s3_h                341             10578  RISE       1
I__8522/I                                            IoSpan4Mux                     0             10578  RISE       1
I__8522/O                                            IoSpan4Mux                   424             11002  RISE       1
I__8523/I                                            LocalMux                       0             11002  RISE       1
I__8523/O                                            LocalMux                     486             11488  RISE       1
I__8524/I                                            IoInMux                        0             11488  RISE       1
I__8524/O                                            IoInMux                      382             11870  RISE       1
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0             11870  RISE       1
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                       910             12780  RISE      22
I__10118/I                                           gio2CtrlBuf                    0             12780  RISE       1
I__10118/O                                           gio2CtrlBuf                    0             12780  RISE       1
I__10119/I                                           GlobalMux                      0             12780  RISE       1
I__10119/O                                           GlobalMux                    227             13007  RISE       1
I__10122/I                                           ClkMux                         0             13007  RISE       1
I__10122/O                                           ClkMux                       455             13462  RISE       1
up_cnt_20_LC_16_19_4/clk                             LogicCell40_SEQ_MODE_1010      0             13462  RISE       1


5.4::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/clk
Setup Constraint : 20840p
Path slack       : 9800p

Capture Clock Arrival Time (clk_usb:R#2)   20840
+ Master Clock Source Latency                  0
+ Capture Clock Path Delay                  4755
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             25192

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                  4755
+ Clock To Q                                796
+ Data Path Delay                          9841
---------------------------------------   ----- 
End-of-path arrival time (ps)             15392
 
Launch Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__7942/I                                                           GlobalMux                               0                 0  RISE       1
I__7942/O                                                           GlobalMux                             227               227  RISE       1
I__7943/I                                                           ClkMux                                  0               227  RISE       1
I__7943/O                                                           ClkMux                                455               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk                       LogicCell40_SEQ_MODE_1010               0               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout                     LogicCell40_SEQ_MODE_1010             796              1478  RISE       2
I__7953/I                                                           Odrv4                                   0              1478  RISE       1
I__7953/O                                                           Odrv4                                 517              1995  RISE       1
I__7955/I                                                           Span4Mux_s0_v                           0              1995  RISE       1
I__7955/O                                                           Span4Mux_s0_v                         300              2295  RISE       1
I__7956/I                                                           LocalMux                                0              2295  RISE       1
I__7956/O                                                           LocalMux                              486              2781  RISE       1
I__7957/I                                                           IoInMux                                 0              2781  RISE       1
I__7957/O                                                           IoInMux                               382              3163  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                      ICE_GB                                  0              3163  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                            ICE_GB                                910              4073  RISE     370
I__10648/I                                                          gio2CtrlBuf                             0              4073  RISE       1
I__10648/O                                                          gio2CtrlBuf                             0              4073  RISE       1
I__10649/I                                                          GlobalMux                               0              4073  RISE       1
I__10649/O                                                          GlobalMux                             227              4300  RISE       1
I__10669/I                                                          ClkMux                                  0              4300  RISE       1
I__10669/O                                                          ClkMux                                455              4755  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/clk  LogicCell40_SEQ_MODE_1010               0              4755  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/lcout                LogicCell40_SEQ_MODE_1010    796              5551   9800  RISE      10
I__6975/I                                                                           LocalMux                       0              5551   9800  RISE       1
I__6975/O                                                                           LocalMux                     486              6037   9800  RISE       1
I__6983/I                                                                           InMux                          0              6037   9800  RISE       1
I__6983/O                                                                           InMux                        382              6419   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIQU6M_2_LC_11_17_7/in0                        LogicCell40_SEQ_MODE_0000      0              6419   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIQU6M_2_LC_11_17_7/lcout                      LogicCell40_SEQ_MODE_0000    662              7081   9800  RISE       1
I__6925/I                                                                           LocalMux                       0              7081   9800  RISE       1
I__6925/O                                                                           LocalMux                     486              7567   9800  RISE       1
I__6926/I                                                                           InMux                          0              7567   9800  RISE       1
I__6926/O                                                                           InMux                        382              7949   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIU9HN1_1_LC_11_17_1/in3                       LogicCell40_SEQ_MODE_0000      0              7949   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIU9HN1_1_LC_11_17_1/lcout                     LogicCell40_SEQ_MODE_0000    465              8414   9800  RISE       1
I__6997/I                                                                           Odrv4                          0              8414   9800  RISE       1
I__6997/O                                                                           Odrv4                        517              8931   9800  RISE       1
I__6998/I                                                                           LocalMux                       0              8931   9800  RISE       1
I__6998/O                                                                           LocalMux                     486              9417   9800  RISE       1
I__6999/I                                                                           InMux                          0              9417   9800  RISE       1
I__6999/O                                                                           InMux                        382              9799   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_ovalid_mask_q_RNIT0F05_LC_11_17_6/in3    LogicCell40_SEQ_MODE_0000      0              9799   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_ovalid_mask_q_RNIT0F05_LC_11_17_6/lcout  LogicCell40_SEQ_MODE_0000    465             10265   9800  RISE       2
I__7696/I                                                                           LocalMux                       0             10265   9800  RISE       1
I__7696/O                                                                           LocalMux                     486             10750   9800  RISE       1
I__7698/I                                                                           InMux                          0             10750   9800  RISE       1
I__7698/O                                                                           InMux                        382             11133   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_ovalid_sq_RNICCO05_0_LC_10_17_0/in3      LogicCell40_SEQ_MODE_0000      0             11133   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_ovalid_sq_RNICCO05_0_LC_10_17_0/ltout    LogicCell40_SEQ_MODE_0000    403             11536   9800  FALL       1
I__6230/I                                                                           CascadeMux                     0             11536   9800  FALL       1
I__6230/O                                                                           CascadeMux                     0             11536   9800  FALL       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_delay_in_cnt_q_RNID0GE5_0_LC_10_17_1/in2    LogicCell40_SEQ_MODE_0000      0             11536   9800  FALL       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_delay_in_cnt_q_RNID0GE5_0_LC_10_17_1/lcout  LogicCell40_SEQ_MODE_0000    558             12094   9800  RISE      11
I__6357/I                                                                           LocalMux                       0             12094   9800  RISE       1
I__6357/O                                                                           LocalMux                     486             12580   9800  RISE       1
I__6362/I                                                                           InMux                          0             12580   9800  RISE       1
I__6362/O                                                                           InMux                        382             12963   9800  RISE       1
I__6370/I                                                                           CascadeMux                     0             12963   9800  RISE       1
I__6370/O                                                                           CascadeMux                     0             12963   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI8A3B_0_LC_10_18_0/in2                        LogicCell40_SEQ_MODE_0000      0             12963   9800  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI8A3B_0_LC_10_18_0/carryout                   LogicCell40_SEQ_MODE_0000    341             13304   9800  RISE       2
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_1_LC_10_18_1/carryin              LogicCell40_SEQ_MODE_1010      0             13304   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_1_LC_10_18_1/carryout             LogicCell40_SEQ_MODE_1010    186             13490   9800  RISE       2
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_2_LC_10_18_2/carryin              LogicCell40_SEQ_MODE_1010      0             13490   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_2_LC_10_18_2/carryout             LogicCell40_SEQ_MODE_1010    186             13676   9800  RISE       1
I__6313/I                                                                           InMux                          0             13676   9800  RISE       1
I__6313/O                                                                           InMux                        382             14058   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_RNO_0_3_LC_10_18_3/in3            LogicCell40_SEQ_MODE_0000      0             14058   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_RNO_0_3_LC_10_18_3/lcout          LogicCell40_SEQ_MODE_0000    465             14523   9800  RISE       1
I__6311/I                                                                           LocalMux                       0             14523   9800  RISE       1
I__6311/O                                                                           LocalMux                     486             15009   9800  RISE       1
I__6312/I                                                                           InMux                          0             15009   9800  RISE       1
I__6312/O                                                                           InMux                        382             15392   9800  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/in3                  LogicCell40_SEQ_MODE_1010      0             15392   9800  RISE       1

Capture Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__7942/I                                                           GlobalMux                               0                 0  RISE       1
I__7942/O                                                           GlobalMux                             227               227  RISE       1
I__7943/I                                                           ClkMux                                  0               227  RISE       1
I__7943/O                                                           ClkMux                                455               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk                       LogicCell40_SEQ_MODE_1010               0               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout                     LogicCell40_SEQ_MODE_1010             796              1478  RISE       2
I__7953/I                                                           Odrv4                                   0              1478  RISE       1
I__7953/O                                                           Odrv4                                 517              1995  RISE       1
I__7955/I                                                           Span4Mux_s0_v                           0              1995  RISE       1
I__7955/O                                                           Span4Mux_s0_v                         300              2295  RISE       1
I__7956/I                                                           LocalMux                                0              2295  RISE       1
I__7956/O                                                           LocalMux                              486              2781  RISE       1
I__7957/I                                                           IoInMux                                 0              2781  RISE       1
I__7957/O                                                           IoInMux                               382              3163  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER                      ICE_GB                                  0              3163  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT                            ICE_GB                                910              4073  RISE     370
I__10648/I                                                          gio2CtrlBuf                             0              4073  RISE       1
I__10648/O                                                          gio2CtrlBuf                             0              4073  RISE       1
I__10649/I                                                          GlobalMux                               0              4073  RISE       1
I__10649/O                                                          GlobalMux                             227              4300  RISE       1
I__10669/I                                                          ClkMux                                  0              4300  RISE       1
I__10669/O                                                          ClkMux                                455              4755  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_last_q_3_LC_10_17_5/clk  LogicCell40_SEQ_MODE_1010               0              4755  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : -150


Data Path Delay                4016
+ Setup Time                    589
- Capture Clock Path Delay    -4755
---------------------------- ------
Setup to Clock                 -150

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7625/I                                       Odrv4                      0      1670               RISE  1       
I__7625/O                                       Odrv4                      517    2186               RISE  1       
I__7626/I                                       Span4Mux_v                 0      2186               RISE  1       
I__7626/O                                       Span4Mux_v                 517    2703               RISE  1       
I__7627/I                                       Span4Mux_h                 0      2703               RISE  1       
I__7627/O                                       Span4Mux_h                 444    3148               RISE  1       
I__7628/I                                       LocalMux                   0      3148               RISE  1       
I__7628/O                                       LocalMux                   486    3634               RISE  1       
I__7629/I                                       InMux                      0      3634               RISE  1       
I__7629/O                                       InMux                      382    4016               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_25_0/in1  LogicCell40_SEQ_MODE_1010  0      4016               RISE  1       

Capture Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__7942/I                                        GlobalMux                           0      0                  RISE  1       
I__7942/O                                        GlobalMux                           227    227                RISE  1       
I__7943/I                                        ClkMux                              0      227                RISE  1       
I__7943/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__7953/I                                        Odrv4                               0      1478               RISE  1       
I__7953/O                                        Odrv4                               517    1995               RISE  1       
I__7955/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__7955/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__7956/I                                        LocalMux                            0      2295               RISE  1       
I__7956/O                                        LocalMux                            486    2781               RISE  1       
I__7957/I                                        IoInMux                             0      2781               RISE  1       
I__7957/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__10648/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10648/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10649/I                                       GlobalMux                           0      4073               RISE  1       
I__10649/O                                       GlobalMux                           227    4300               RISE  1       
I__10719/I                                       ClkMux                              0      4300               RISE  1       
I__10719/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_25_0/clk   LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : -367


Data Path Delay                3985
+ Setup Time                    403
- Capture Clock Path Delay    -4755
---------------------------- ------
Setup to Clock                 -367

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7621/I                                       Odrv12                     0      1670               RISE  1       
I__7621/O                                       Odrv12                     724    2393               RISE  1       
I__7622/I                                       Span12Mux_h                0      2393               RISE  1       
I__7622/O                                       Span12Mux_h                724    3117               RISE  1       
I__7623/I                                       LocalMux                   0      3117               RISE  1       
I__7623/O                                       LocalMux                   486    3603               RISE  1       
I__7624/I                                       InMux                      0      3603               RISE  1       
I__7624/O                                       InMux                      382    3985               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_25_1/in3  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__7942/I                                        GlobalMux                           0      0                  RISE  1       
I__7942/O                                        GlobalMux                           227    227                RISE  1       
I__7943/I                                        ClkMux                              0      227                RISE  1       
I__7943/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__7953/I                                        Odrv4                               0      1478               RISE  1       
I__7953/O                                        Odrv4                               517    1995               RISE  1       
I__7955/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__7955/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__7956/I                                        LocalMux                            0      2295               RISE  1       
I__7956/O                                        LocalMux                            486    2781               RISE  1       
I__7957/I                                        IoInMux                             0      2781               RISE  1       
I__7957/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__10648/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10648/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10649/I                                       GlobalMux                           0      4073               RISE  1       
I__10649/O                                       GlobalMux                           227    4300               RISE  1       
I__10719/I                                       ClkMux                              0      4300               RISE  1       
I__10719/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_25_1/clk   LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 25315


Launch Clock Path Delay       13462
+ Clock To Q Delay              796
+ Data Path Delay             11057
---------------------------- ------
Clock To Out Delay            25315

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                  loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1293/I                                            Odrv12                     0      1420               RISE  1       
I__1293/O                                            Odrv12                     724    2143               RISE  1       
I__1294/I                                            Span12Mux_v                0      2143               RISE  1       
I__1294/O                                            Span12Mux_v                724    2867               RISE  1       
I__1295/I                                            Span12Mux_v                0      2867               RISE  1       
I__1295/O                                            Span12Mux_v                724    3590               RISE  1       
I__1296/I                                            Sp12to4                    0      3590               RISE  1       
I__1296/O                                            Sp12to4                    631    4221               RISE  1       
I__1297/I                                            Span4Mux_h                 0      4221               RISE  1       
I__1297/O                                            Span4Mux_h                 444    4665               RISE  1       
I__1298/I                                            Span4Mux_s3_v              0      4665               RISE  1       
I__1298/O                                            Span4Mux_s3_v              465    5131               RISE  1       
I__1299/I                                            LocalMux                   0      5131               RISE  1       
I__1299/O                                            LocalMux                   486    5616               RISE  1       
I__1300/I                                            IoInMux                    0      5616               RISE  1       
I__1300/O                                            IoInMux                    382    5999               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      5999               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                     910    6909               RISE  7       
I__10486/I                                           gio2CtrlBuf                0      6909               RISE  1       
I__10486/O                                           gio2CtrlBuf                0      6909               RISE  1       
I__10487/I                                           GlobalMux                  0      6909               RISE  1       
I__10487/O                                           GlobalMux                  227    7136               RISE  1       
I__10489/I                                           ClkMux                     0      7136               RISE  1       
I__10489/O                                           ClkMux                     455    7591               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/clk    LogicCell40_SEQ_MODE_1010  0      7591               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010  796    8387               RISE  2       
I__8515/I                                            Odrv4                      0      8387               RISE  1       
I__8515/O                                            Odrv4                      517    8904               RISE  1       
I__8517/I                                            Span4Mux_h                 0      8904               RISE  1       
I__8517/O                                            Span4Mux_h                 444    9348               RISE  1       
I__8519/I                                            Span4Mux_h                 0      9348               RISE  1       
I__8519/O                                            Span4Mux_h                 444    9793               RISE  1       
I__8520/I                                            Span4Mux_h                 0      9793               RISE  1       
I__8520/O                                            Span4Mux_h                 444    10237              RISE  1       
I__8521/I                                            Span4Mux_s3_h              0      10237              RISE  1       
I__8521/O                                            Span4Mux_s3_h              341    10578              RISE  1       
I__8522/I                                            IoSpan4Mux                 0      10578              RISE  1       
I__8522/O                                            IoSpan4Mux                 424    11002              RISE  1       
I__8523/I                                            LocalMux                   0      11002              RISE  1       
I__8523/O                                            LocalMux                   486    11488              RISE  1       
I__8524/I                                            IoInMux                    0      11488              RISE  1       
I__8524/O                                            IoInMux                    382    11870              RISE  1       
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      11870              RISE  1       
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                     910    12780              RISE  22      
I__10118/I                                           gio2CtrlBuf                0      12780              RISE  1       
I__10118/O                                           gio2CtrlBuf                0      12780              RISE  1       
I__10119/I                                           GlobalMux                  0      12780              RISE  1       
I__10119/O                                           GlobalMux                  227    13007              RISE  1       
I__10122/I                                           ClkMux                     0      13007              RISE  1       
I__10122/O                                           ClkMux                     455    13462              RISE  1       
up_cnt_20_LC_16_19_4/clk                             LogicCell40_SEQ_MODE_1010  0      13462              RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_16_19_4/lcout          LogicCell40_SEQ_MODE_1010  796    14258              RISE  2       
I__10156/I                          LocalMux                   0      14258              RISE  1       
I__10156/O                          LocalMux                   486    14744              RISE  1       
I__10158/I                          InMux                      0      14744              RISE  1       
I__10158/O                          InMux                      382    15126              RISE  1       
up_cnt_RNI305D_20_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000  0      15126              RISE  1       
up_cnt_RNI305D_20_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000  424    15550              FALL  22      
I__10141/I                          Odrv12                     0      15550              FALL  1       
I__10141/O                          Odrv12                     796    16346              FALL  1       
I__10144/I                          Span12Mux_v                0      16346              FALL  1       
I__10144/O                          Span12Mux_v                796    17142              FALL  1       
I__10147/I                          Sp12to4                    0      17142              FALL  1       
I__10147/O                          Sp12to4                    662    17804              FALL  1       
I__10150/I                          IoSpan4Mux                 0      17804              FALL  1       
I__10150/O                          IoSpan4Mux                 475    18279              FALL  1       
I__10153/I                          IoSpan4Mux                 0      18279              FALL  1       
I__10153/O                          IoSpan4Mux                 475    18755              FALL  1       
I__10154/I                          LocalMux                   0      18755              FALL  1       
I__10154/O                          LocalMux                   455    19209              FALL  1       
I__10155/I                          IoInMux                    0      19209              FALL  1       
I__10155/O                          IoInMux                    320    19530              FALL  1       
led_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      19530              FALL  1       
led_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     3297   22827              FALL  1       
led_obuf_iopad/DIN                  IO_PAD                     0      22827              FALL  1       
led_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2488   25315              FALL  1       
led                                 loopback                   0      25315              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 16815


Launch Clock Path Delay        4755
+ Clock To Q Delay              796
+ Data Path Delay             11264
---------------------------- ------
Clock To Out Delay            16815

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__7942/I                                           GlobalMux                           0      0                  RISE  1       
I__7942/O                                           GlobalMux                           227    227                RISE  1       
I__7943/I                                           ClkMux                              0      227                RISE  1       
I__7943/O                                           ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk       LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout     LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__7953/I                                           Odrv4                               0      1478               RISE  1       
I__7953/O                                           Odrv4                               517    1995               RISE  1       
I__7955/I                                           Span4Mux_s0_v                       0      1995               RISE  1       
I__7955/O                                           Span4Mux_s0_v                       300    2295               RISE  1       
I__7956/I                                           LocalMux                            0      2295               RISE  1       
I__7956/O                                           LocalMux                            486    2781               RISE  1       
I__7957/I                                           IoInMux                             0      2781               RISE  1       
I__7957/O                                           IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER      ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT            ICE_GB                              910    4073               RISE  370     
I__10648/I                                          gio2CtrlBuf                         0      4073               RISE  1       
I__10648/O                                          gio2CtrlBuf                         0      4073               RISE  1       
I__10649/I                                          GlobalMux                           0      4073               RISE  1       
I__10649/O                                          GlobalMux                           227    4300               RISE  1       
I__10738/I                                          ClkMux                              0      4300               RISE  1       
I__10738/O                                          ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_6_22_3/clk  LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_6_22_3/lcout        LogicCell40_SEQ_MODE_1010  796    5551               FALL  4       
I__6519/I                                                   Odrv12                     0      5551               FALL  1       
I__6519/O                                                   Odrv12                     796    6347               FALL  1       
I__6521/I                                                   Span12Mux_v                0      6347               FALL  1       
I__6521/O                                                   Span12Mux_v                796    7143               FALL  1       
I__6523/I                                                   Sp12to4                    0      7143               FALL  1       
I__6523/O                                                   Sp12to4                    662    7804               FALL  1       
I__6524/I                                                   LocalMux                   0      7804               FALL  1       
I__6524/O                                                   LocalMux                   455    8259               FALL  1       
I__6526/I                                                   InMux                      0      8259               FALL  1       
I__6526/O                                                   InMux                      320    8580               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_10_23_5/in1    LogicCell40_SEQ_MODE_0000  0      8580               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_10_23_5/lcout  LogicCell40_SEQ_MODE_0000  589    9169               RISE  1       
I__6506/I                                                   Odrv12                     0      9169               RISE  1       
I__6506/O                                                   Odrv12                     724    9892               RISE  1       
I__6507/I                                                   Span12Mux_s4_v             0      9892               RISE  1       
I__6507/O                                                   Span12Mux_s4_v             269    10161              RISE  1       
I__6508/I                                                   LocalMux                   0      10161              RISE  1       
I__6508/O                                                   LocalMux                   486    10647              RISE  1       
I__6509/I                                                   IoInMux                    0      10647              RISE  1       
I__6509/O                                                   IoInMux                    382    11029              RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      11029              RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   14327              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      14327              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   16815              FALL  1       
usb_n:out                                                   loopback                   0      16815              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 17725


Launch Clock Path Delay        4755
+ Clock To Q Delay              796
+ Data Path Delay             12174
---------------------------- ------
Clock To Out Delay            17725

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__7942/I                                           GlobalMux                           0      0                  RISE  1       
I__7942/O                                           GlobalMux                           227    227                RISE  1       
I__7943/I                                           ClkMux                              0      227                RISE  1       
I__7943/O                                           ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk       LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout     LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__7953/I                                           Odrv4                               0      1478               RISE  1       
I__7953/O                                           Odrv4                               517    1995               RISE  1       
I__7955/I                                           Span4Mux_s0_v                       0      1995               RISE  1       
I__7955/O                                           Span4Mux_s0_v                       300    2295               RISE  1       
I__7956/I                                           LocalMux                            0      2295               RISE  1       
I__7956/O                                           LocalMux                            486    2781               RISE  1       
I__7957/I                                           IoInMux                             0      2781               RISE  1       
I__7957/O                                           IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER      ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT            ICE_GB                              910    4073               RISE  370     
I__10648/I                                          gio2CtrlBuf                         0      4073               RISE  1       
I__10648/O                                          gio2CtrlBuf                         0      4073               RISE  1       
I__10649/I                                          GlobalMux                           0      4073               RISE  1       
I__10649/O                                          GlobalMux                           227    4300               RISE  1       
I__10738/I                                          ClkMux                              0      4300               RISE  1       
I__10738/O                                          ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_6_22_3/clk  LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_6_22_3/lcout      LogicCell40_SEQ_MODE_1010  796    5551               FALL  4       
I__6519/I                                                 Odrv12                     0      5551               FALL  1       
I__6519/O                                                 Odrv12                     796    6347               FALL  1       
I__6521/I                                                 Span12Mux_v                0      6347               FALL  1       
I__6521/O                                                 Span12Mux_v                796    7143               FALL  1       
I__6523/I                                                 Sp12to4                    0      7143               FALL  1       
I__6523/O                                                 Sp12to4                    662    7804               FALL  1       
I__6524/I                                                 LocalMux                   0      7804               FALL  1       
I__6524/O                                                 LocalMux                   455    8259               FALL  1       
I__6527/I                                                 InMux                      0      8259               FALL  1       
I__6527/O                                                 InMux                      320    8580               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_10_23_4/in0    LogicCell40_SEQ_MODE_0000  0      8580               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_10_23_4/lcout  LogicCell40_SEQ_MODE_0000  662    9241               RISE  1       
I__6532/I                                                 Odrv4                      0      9241               RISE  1       
I__6532/O                                                 Odrv4                      517    9758               RISE  1       
I__6533/I                                                 Span4Mux_v                 0      9758               RISE  1       
I__6533/O                                                 Span4Mux_v                 517    10275              RISE  1       
I__6534/I                                                 Span4Mux_s2_v              0      10275              RISE  1       
I__6534/O                                                 Span4Mux_s2_v              372    10647              RISE  1       
I__6535/I                                                 IoSpan4Mux                 0      10647              RISE  1       
I__6535/O                                                 IoSpan4Mux                 424    11071              RISE  1       
I__6536/I                                                 LocalMux                   0      11071              RISE  1       
I__6536/O                                                 LocalMux                   486    11557              RISE  1       
I__6537/I                                                 IoInMux                    0      11557              RISE  1       
I__6537/O                                                 IoInMux                    382    11939              RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      11939              RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   15237              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      15237              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   17725              FALL  1       
usb_p:out                                                 loopback                   0      17725              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 24375


Launch Clock Path Delay       13462
+ Clock To Q Delay              796
+ Data Path Delay             10117
---------------------------- ------
Clock To Out Delay            24375

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                  loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1293/I                                            Odrv12                     0      1420               RISE  1       
I__1293/O                                            Odrv12                     724    2143               RISE  1       
I__1294/I                                            Span12Mux_v                0      2143               RISE  1       
I__1294/O                                            Span12Mux_v                724    2867               RISE  1       
I__1295/I                                            Span12Mux_v                0      2867               RISE  1       
I__1295/O                                            Span12Mux_v                724    3590               RISE  1       
I__1296/I                                            Sp12to4                    0      3590               RISE  1       
I__1296/O                                            Sp12to4                    631    4221               RISE  1       
I__1297/I                                            Span4Mux_h                 0      4221               RISE  1       
I__1297/O                                            Span4Mux_h                 444    4665               RISE  1       
I__1298/I                                            Span4Mux_s3_v              0      4665               RISE  1       
I__1298/O                                            Span4Mux_s3_v              465    5131               RISE  1       
I__1299/I                                            LocalMux                   0      5131               RISE  1       
I__1299/O                                            LocalMux                   486    5616               RISE  1       
I__1300/I                                            IoInMux                    0      5616               RISE  1       
I__1300/O                                            IoInMux                    382    5999               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      5999               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                     910    6909               RISE  7       
I__10486/I                                           gio2CtrlBuf                0      6909               RISE  1       
I__10486/O                                           gio2CtrlBuf                0      6909               RISE  1       
I__10487/I                                           GlobalMux                  0      6909               RISE  1       
I__10487/O                                           GlobalMux                  227    7136               RISE  1       
I__10489/I                                           ClkMux                     0      7136               RISE  1       
I__10489/O                                           ClkMux                     455    7591               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/clk    LogicCell40_SEQ_MODE_1010  0      7591               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010  796    8387               RISE  2       
I__8515/I                                            Odrv4                      0      8387               RISE  1       
I__8515/O                                            Odrv4                      517    8904               RISE  1       
I__8517/I                                            Span4Mux_h                 0      8904               RISE  1       
I__8517/O                                            Span4Mux_h                 444    9348               RISE  1       
I__8519/I                                            Span4Mux_h                 0      9348               RISE  1       
I__8519/O                                            Span4Mux_h                 444    9793               RISE  1       
I__8520/I                                            Span4Mux_h                 0      9793               RISE  1       
I__8520/O                                            Span4Mux_h                 444    10237              RISE  1       
I__8521/I                                            Span4Mux_s3_h              0      10237              RISE  1       
I__8521/O                                            Span4Mux_s3_h              341    10578              RISE  1       
I__8522/I                                            IoSpan4Mux                 0      10578              RISE  1       
I__8522/O                                            IoSpan4Mux                 424    11002              RISE  1       
I__8523/I                                            LocalMux                   0      11002              RISE  1       
I__8523/O                                            LocalMux                   486    11488              RISE  1       
I__8524/I                                            IoInMux                    0      11488              RISE  1       
I__8524/O                                            IoInMux                    382    11870              RISE  1       
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      11870              RISE  1       
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                     910    12780              RISE  22      
I__10118/I                                           gio2CtrlBuf                0      12780              RISE  1       
I__10118/O                                           gio2CtrlBuf                0      12780              RISE  1       
I__10119/I                                           GlobalMux                  0      12780              RISE  1       
I__10119/O                                           GlobalMux                  227    13007              RISE  1       
I__10123/I                                           ClkMux                     0      13007              RISE  1       
I__10123/O                                           ClkMux                     455    13462              RISE  1       
usb_pu_q_LC_16_20_0/clk                              LogicCell40_SEQ_MODE_1010  0      13462              RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_16_20_0/lcout         LogicCell40_SEQ_MODE_1010  796    14258              FALL  2       
I__10125/I                        Odrv12                     0      14258              FALL  1       
I__10125/O                        Odrv12                     796    15054              FALL  1       
I__10127/I                        Span12Mux_h                0      15054              FALL  1       
I__10127/O                        Span12Mux_h                796    15850              FALL  1       
I__10128/I                        Sp12to4                    0      15850              FALL  1       
I__10128/O                        Sp12to4                    662    16512              FALL  1       
I__10129/I                        Span4Mux_v                 0      16512              FALL  1       
I__10129/O                        Span4Mux_v                 548    17059              FALL  1       
I__10130/I                        Span4Mux_s0_v              0      17059              FALL  1       
I__10130/O                        Span4Mux_s0_v              279    17339              FALL  1       
I__10131/I                        IoSpan4Mux                 0      17339              FALL  1       
I__10131/O                        IoSpan4Mux                 475    17814              FALL  1       
I__10132/I                        LocalMux                   0      17814              FALL  1       
I__10132/O                        LocalMux                   455    18269              FALL  1       
I__10133/I                        IoInMux                    0      18269              FALL  1       
I__10133/O                        IoInMux                    320    18589              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      18589              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   21887              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      21887              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   24375              FALL  1       
usb_pu                            loopback                   0      24375              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : 1277


Capture Clock Path Delay       4755
+ Hold  Time                      0
- Data Path Delay             -3478
---------------------------- ------
Hold Time                      1277

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7625/I                                       Odrv4                      0      1142               FALL  1       
I__7625/O                                       Odrv4                      548    1690               FALL  1       
I__7626/I                                       Span4Mux_v                 0      1690               FALL  1       
I__7626/O                                       Span4Mux_v                 548    2238               FALL  1       
I__7627/I                                       Span4Mux_h                 0      2238               FALL  1       
I__7627/O                                       Span4Mux_h                 465    2703               FALL  1       
I__7628/I                                       LocalMux                   0      2703               FALL  1       
I__7628/O                                       LocalMux                   455    3158               FALL  1       
I__7629/I                                       InMux                      0      3158               FALL  1       
I__7629/O                                       InMux                      320    3478               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_25_0/in1  LogicCell40_SEQ_MODE_1010  0      3478               FALL  1       

Capture Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__7942/I                                        GlobalMux                           0      0                  RISE  1       
I__7942/O                                        GlobalMux                           227    227                RISE  1       
I__7943/I                                        ClkMux                              0      227                RISE  1       
I__7943/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__7953/I                                        Odrv4                               0      1478               RISE  1       
I__7953/O                                        Odrv4                               517    1995               RISE  1       
I__7955/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__7955/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__7956/I                                        LocalMux                            0      2295               RISE  1       
I__7956/O                                        LocalMux                            486    2781               RISE  1       
I__7957/I                                        IoInMux                             0      2781               RISE  1       
I__7957/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__10648/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10648/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10649/I                                       GlobalMux                           0      4073               RISE  1       
I__10649/O                                       GlobalMux                           227    4300               RISE  1       
I__10719/I                                       ClkMux                              0      4300               RISE  1       
I__10719/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_25_0/clk   LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : 1246


Capture Clock Path Delay       4755
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                      1246

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7621/I                                       Odrv12                     0      1142               FALL  1       
I__7621/O                                       Odrv12                     796    1938               FALL  1       
I__7622/I                                       Span12Mux_h                0      1938               FALL  1       
I__7622/O                                       Span12Mux_h                796    2734               FALL  1       
I__7623/I                                       LocalMux                   0      2734               FALL  1       
I__7623/O                                       LocalMux                   455    3189               FALL  1       
I__7624/I                                       InMux                      0      3189               FALL  1       
I__7624/O                                       InMux                      320    3509               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_25_1/in3  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__7942/I                                        GlobalMux                           0      0                  RISE  1       
I__7942/O                                        GlobalMux                           227    227                RISE  1       
I__7943/I                                        ClkMux                              0      227                RISE  1       
I__7943/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__7953/I                                        Odrv4                               0      1478               RISE  1       
I__7953/O                                        Odrv4                               517    1995               RISE  1       
I__7955/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__7955/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__7956/I                                        LocalMux                            0      2295               RISE  1       
I__7956/O                                        LocalMux                            486    2781               RISE  1       
I__7957/I                                        IoInMux                             0      2781               RISE  1       
I__7957/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__10648/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10648/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10649/I                                       GlobalMux                           0      4073               RISE  1       
I__10649/O                                       GlobalMux                           227    4300               RISE  1       
I__10719/I                                       ClkMux                              0      4300               RISE  1       
I__10719/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_25_1/clk   LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 24563


Launch Clock Path Delay       13462
+ Clock To Q Delay              796
+ Data Path Delay             10305
---------------------------- ------
Clock To Out Delay            24563

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                  loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1293/I                                            Odrv12                     0      1420               RISE  1       
I__1293/O                                            Odrv12                     724    2143               RISE  1       
I__1294/I                                            Span12Mux_v                0      2143               RISE  1       
I__1294/O                                            Span12Mux_v                724    2867               RISE  1       
I__1295/I                                            Span12Mux_v                0      2867               RISE  1       
I__1295/O                                            Span12Mux_v                724    3590               RISE  1       
I__1296/I                                            Sp12to4                    0      3590               RISE  1       
I__1296/O                                            Sp12to4                    631    4221               RISE  1       
I__1297/I                                            Span4Mux_h                 0      4221               RISE  1       
I__1297/O                                            Span4Mux_h                 444    4665               RISE  1       
I__1298/I                                            Span4Mux_s3_v              0      4665               RISE  1       
I__1298/O                                            Span4Mux_s3_v              465    5131               RISE  1       
I__1299/I                                            LocalMux                   0      5131               RISE  1       
I__1299/O                                            LocalMux                   486    5616               RISE  1       
I__1300/I                                            IoInMux                    0      5616               RISE  1       
I__1300/O                                            IoInMux                    382    5999               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      5999               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                     910    6909               RISE  7       
I__10486/I                                           gio2CtrlBuf                0      6909               RISE  1       
I__10486/O                                           gio2CtrlBuf                0      6909               RISE  1       
I__10487/I                                           GlobalMux                  0      6909               RISE  1       
I__10487/O                                           GlobalMux                  227    7136               RISE  1       
I__10489/I                                           ClkMux                     0      7136               RISE  1       
I__10489/O                                           ClkMux                     455    7591               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/clk    LogicCell40_SEQ_MODE_1010  0      7591               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010  796    8387               RISE  2       
I__8515/I                                            Odrv4                      0      8387               RISE  1       
I__8515/O                                            Odrv4                      517    8904               RISE  1       
I__8517/I                                            Span4Mux_h                 0      8904               RISE  1       
I__8517/O                                            Span4Mux_h                 444    9348               RISE  1       
I__8519/I                                            Span4Mux_h                 0      9348               RISE  1       
I__8519/O                                            Span4Mux_h                 444    9793               RISE  1       
I__8520/I                                            Span4Mux_h                 0      9793               RISE  1       
I__8520/O                                            Span4Mux_h                 444    10237              RISE  1       
I__8521/I                                            Span4Mux_s3_h              0      10237              RISE  1       
I__8521/O                                            Span4Mux_s3_h              341    10578              RISE  1       
I__8522/I                                            IoSpan4Mux                 0      10578              RISE  1       
I__8522/O                                            IoSpan4Mux                 424    11002              RISE  1       
I__8523/I                                            LocalMux                   0      11002              RISE  1       
I__8523/O                                            LocalMux                   486    11488              RISE  1       
I__8524/I                                            IoInMux                    0      11488              RISE  1       
I__8524/O                                            IoInMux                    382    11870              RISE  1       
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      11870              RISE  1       
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                     910    12780              RISE  22      
I__10118/I                                           gio2CtrlBuf                0      12780              RISE  1       
I__10118/O                                           gio2CtrlBuf                0      12780              RISE  1       
I__10119/I                                           GlobalMux                  0      12780              RISE  1       
I__10119/O                                           GlobalMux                  227    13007              RISE  1       
I__10122/I                                           ClkMux                     0      13007              RISE  1       
I__10122/O                                           ClkMux                     455    13462              RISE  1       
up_cnt_20_LC_16_19_4/clk                             LogicCell40_SEQ_MODE_1010  0      13462              RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_16_19_4/lcout          LogicCell40_SEQ_MODE_1010  796    14258              FALL  2       
I__10156/I                          LocalMux                   0      14258              FALL  1       
I__10156/O                          LocalMux                   455    14713              FALL  1       
I__10158/I                          InMux                      0      14713              FALL  1       
I__10158/O                          InMux                      320    15033              FALL  1       
up_cnt_RNI305D_20_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000  0      15033              FALL  1       
up_cnt_RNI305D_20_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000  465    15499              RISE  22      
I__10141/I                          Odrv12                     0      15499              RISE  1       
I__10141/O                          Odrv12                     724    16222              RISE  1       
I__10144/I                          Span12Mux_v                0      16222              RISE  1       
I__10144/O                          Span12Mux_v                724    16946              RISE  1       
I__10147/I                          Sp12to4                    0      16946              RISE  1       
I__10147/O                          Sp12to4                    631    17576              RISE  1       
I__10150/I                          IoSpan4Mux                 0      17576              RISE  1       
I__10150/O                          IoSpan4Mux                 424    18000              RISE  1       
I__10153/I                          IoSpan4Mux                 0      18000              RISE  1       
I__10153/O                          IoSpan4Mux                 424    18424              RISE  1       
I__10154/I                          LocalMux                   0      18424              RISE  1       
I__10154/O                          LocalMux                   486    18910              RISE  1       
I__10155/I                          IoInMux                    0      18910              RISE  1       
I__10155/O                          IoInMux                    382    19292              RISE  1       
led_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      19292              RISE  1       
led_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2956   22249              RISE  1       
led_obuf_iopad/DIN                  IO_PAD                     0      22249              RISE  1       
led_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2314   24563              RISE  1       
led                                 loopback                   0      24563              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14046


Launch Clock Path Delay        4755
+ Clock To Q Delay              796
+ Data Path Delay              8495
---------------------------- ------
Clock To Out Delay            14046

Launch Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__7942/I                                        GlobalMux                           0      0                  RISE  1       
I__7942/O                                        GlobalMux                           227    227                RISE  1       
I__7943/I                                        ClkMux                              0      227                RISE  1       
I__7943/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__7953/I                                        Odrv4                               0      1478               RISE  1       
I__7953/O                                        Odrv4                               517    1995               RISE  1       
I__7955/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__7955/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__7956/I                                        LocalMux                            0      2295               RISE  1       
I__7956/O                                        LocalMux                            486    2781               RISE  1       
I__7957/I                                        IoInMux                             0      2781               RISE  1       
I__7957/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__10648/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10648/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10649/I                                       GlobalMux                           0      4073               RISE  1       
I__10649/O                                       GlobalMux                           227    4300               RISE  1       
I__10710/I                                       ClkMux                              0      4300               RISE  1       
I__10710/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_10_23_3/clk   LogicCell40_SEQ_MODE_1011           0      4755               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_10_23_3/lcout            LogicCell40_SEQ_MODE_1011  796    5551               FALL  3       
I__6528/I                                                   LocalMux                   0      5551               FALL  1       
I__6528/O                                                   LocalMux                   455    6006               FALL  1       
I__6530/I                                                   InMux                      0      6006               FALL  1       
I__6530/O                                                   InMux                      320    6326               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_10_23_5/in0    LogicCell40_SEQ_MODE_0000  0      6326               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_10_23_5/lcout  LogicCell40_SEQ_MODE_0000  569    6895               FALL  1       
I__6506/I                                                   Odrv12                     0      6895               FALL  1       
I__6506/O                                                   Odrv12                     796    7691               FALL  1       
I__6507/I                                                   Span12Mux_s4_v             0      7691               FALL  1       
I__6507/O                                                   Span12Mux_s4_v             310    8001               FALL  1       
I__6508/I                                                   LocalMux                   0      8001               FALL  1       
I__6508/O                                                   LocalMux                   455    8456               FALL  1       
I__6509/I                                                   IoInMux                    0      8456               FALL  1       
I__6509/O                                                   IoInMux                    320    8776               FALL  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8776               FALL  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     2956   11732              RISE  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      11732              RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2314   14046              RISE  1       
usb_n:out                                                   loopback                   0      14046              RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14739


Launch Clock Path Delay        4755
+ Clock To Q Delay              796
+ Data Path Delay              9188
---------------------------- ------
Clock To Out Delay            14739

Launch Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__7942/I                                        GlobalMux                           0      0                  RISE  1       
I__7942/O                                        GlobalMux                           227    227                RISE  1       
I__7943/I                                        ClkMux                              0      227                RISE  1       
I__7943/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_13_1_0/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__7953/I                                        Odrv4                               0      1478               RISE  1       
I__7953/O                                        Odrv4                               517    1995               RISE  1       
I__7955/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__7955/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__7956/I                                        LocalMux                            0      2295               RISE  1       
I__7956/O                                        LocalMux                            486    2781               RISE  1       
I__7957/I                                        IoInMux                             0      2781               RISE  1       
I__7957/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__10648/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10648/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__10649/I                                       GlobalMux                           0      4073               RISE  1       
I__10649/O                                       GlobalMux                           227    4300               RISE  1       
I__10710/I                                       ClkMux                              0      4300               RISE  1       
I__10710/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_10_23_3/clk   LogicCell40_SEQ_MODE_1011           0      4755               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_10_23_3/lcout          LogicCell40_SEQ_MODE_1011  796    5551               FALL  3       
I__6528/I                                                 LocalMux                   0      5551               FALL  1       
I__6528/O                                                 LocalMux                   455    6006               FALL  1       
I__6531/I                                                 InMux                      0      6006               FALL  1       
I__6531/O                                                 InMux                      320    6326               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_10_23_4/in3    LogicCell40_SEQ_MODE_0000  0      6326               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_10_23_4/lcout  LogicCell40_SEQ_MODE_0000  424    6750               FALL  1       
I__6532/I                                                 Odrv4                      0      6750               FALL  1       
I__6532/O                                                 Odrv4                      548    7298               FALL  1       
I__6533/I                                                 Span4Mux_v                 0      7298               FALL  1       
I__6533/O                                                 Span4Mux_v                 548    7846               FALL  1       
I__6534/I                                                 Span4Mux_s2_v              0      7846               FALL  1       
I__6534/O                                                 Span4Mux_s2_v              372    8218               FALL  1       
I__6535/I                                                 IoSpan4Mux                 0      8218               FALL  1       
I__6535/O                                                 IoSpan4Mux                 475    8693               FALL  1       
I__6536/I                                                 LocalMux                   0      8693               FALL  1       
I__6536/O                                                 LocalMux                   455    9148               FALL  1       
I__6537/I                                                 IoInMux                    0      9148               FALL  1       
I__6537/O                                                 IoInMux                    320    9469               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      9469               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   12425              RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      12425              RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   14739              RISE  1       
usb_p:out                                                 loopback                   0      14739              RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 23715


Launch Clock Path Delay       13462
+ Clock To Q Delay              796
+ Data Path Delay              9457
---------------------------- ------
Clock To Out Delay            23715

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                  loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1293/I                                            Odrv12                     0      1420               RISE  1       
I__1293/O                                            Odrv12                     724    2143               RISE  1       
I__1294/I                                            Span12Mux_v                0      2143               RISE  1       
I__1294/O                                            Span12Mux_v                724    2867               RISE  1       
I__1295/I                                            Span12Mux_v                0      2867               RISE  1       
I__1295/O                                            Span12Mux_v                724    3590               RISE  1       
I__1296/I                                            Sp12to4                    0      3590               RISE  1       
I__1296/O                                            Sp12to4                    631    4221               RISE  1       
I__1297/I                                            Span4Mux_h                 0      4221               RISE  1       
I__1297/O                                            Span4Mux_h                 444    4665               RISE  1       
I__1298/I                                            Span4Mux_s3_v              0      4665               RISE  1       
I__1298/O                                            Span4Mux_s3_v              465    5131               RISE  1       
I__1299/I                                            LocalMux                   0      5131               RISE  1       
I__1299/O                                            LocalMux                   486    5616               RISE  1       
I__1300/I                                            IoInMux                    0      5616               RISE  1       
I__1300/O                                            IoInMux                    382    5999               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      5999               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                     910    6909               RISE  7       
I__10486/I                                           gio2CtrlBuf                0      6909               RISE  1       
I__10486/O                                           gio2CtrlBuf                0      6909               RISE  1       
I__10487/I                                           GlobalMux                  0      6909               RISE  1       
I__10487/O                                           GlobalMux                  227    7136               RISE  1       
I__10489/I                                           ClkMux                     0      7136               RISE  1       
I__10489/O                                           ClkMux                     455    7591               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/clk    LogicCell40_SEQ_MODE_1010  0      7591               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010  796    8387               RISE  2       
I__8515/I                                            Odrv4                      0      8387               RISE  1       
I__8515/O                                            Odrv4                      517    8904               RISE  1       
I__8517/I                                            Span4Mux_h                 0      8904               RISE  1       
I__8517/O                                            Span4Mux_h                 444    9348               RISE  1       
I__8519/I                                            Span4Mux_h                 0      9348               RISE  1       
I__8519/O                                            Span4Mux_h                 444    9793               RISE  1       
I__8520/I                                            Span4Mux_h                 0      9793               RISE  1       
I__8520/O                                            Span4Mux_h                 444    10237              RISE  1       
I__8521/I                                            Span4Mux_s3_h              0      10237              RISE  1       
I__8521/O                                            Span4Mux_s3_h              341    10578              RISE  1       
I__8522/I                                            IoSpan4Mux                 0      10578              RISE  1       
I__8522/O                                            IoSpan4Mux                 424    11002              RISE  1       
I__8523/I                                            LocalMux                   0      11002              RISE  1       
I__8523/O                                            LocalMux                   486    11488              RISE  1       
I__8524/I                                            IoInMux                    0      11488              RISE  1       
I__8524/O                                            IoInMux                    382    11870              RISE  1       
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      11870              RISE  1       
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                     910    12780              RISE  22      
I__10118/I                                           gio2CtrlBuf                0      12780              RISE  1       
I__10118/O                                           gio2CtrlBuf                0      12780              RISE  1       
I__10119/I                                           GlobalMux                  0      12780              RISE  1       
I__10119/O                                           GlobalMux                  227    13007              RISE  1       
I__10123/I                                           ClkMux                     0      13007              RISE  1       
I__10123/O                                           ClkMux                     455    13462              RISE  1       
usb_pu_q_LC_16_20_0/clk                              LogicCell40_SEQ_MODE_1010  0      13462              RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_16_20_0/lcout         LogicCell40_SEQ_MODE_1010  796    14258              RISE  2       
I__10125/I                        Odrv12                     0      14258              RISE  1       
I__10125/O                        Odrv12                     724    14982              RISE  1       
I__10127/I                        Span12Mux_h                0      14982              RISE  1       
I__10127/O                        Span12Mux_h                724    15705              RISE  1       
I__10128/I                        Sp12to4                    0      15705              RISE  1       
I__10128/O                        Sp12to4                    631    16336              RISE  1       
I__10129/I                        Span4Mux_v                 0      16336              RISE  1       
I__10129/O                        Span4Mux_v                 517    16853              RISE  1       
I__10130/I                        Span4Mux_s0_v              0      16853              RISE  1       
I__10130/O                        Span4Mux_s0_v              300    17152              RISE  1       
I__10131/I                        IoSpan4Mux                 0      17152              RISE  1       
I__10131/O                        IoSpan4Mux                 424    17576              RISE  1       
I__10132/I                        LocalMux                   0      17576              RISE  1       
I__10132/O                        LocalMux                   486    18062              RISE  1       
I__10133/I                        IoInMux                    0      18062              RISE  1       
I__10133/O                        IoInMux                    382    18445              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      18445              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   21401              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      21401              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   23715              RISE  1       
usb_pu                            loopback                   0      23715              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

