
             Lattice Mapping Report File for Design Module 'main'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HC -t TQFP144 -s 5 -oc Commercial
     P3050FG_impl1.ngd -o P3050FG_impl1_map.ncd -pr P3050FG_impl1.prf -mp
     P3050FG_impl1.mrp -lpf C:/Users/Nathan Sayer/Documents/OSI/KiCad/A305001A
     (Function Generator)/P3050FG/impl1/P3050FG_impl1.lpf -lpf C:/Users/Nathan
     Sayer/Documents/OSI/KiCad/A305001A (Function Generator)/P3050FG/P3050FG.lpf
     -c 0 -gui -msgset C:/Users/Nathan Sayer/Documents/OSI/KiCad/A305001A
     (Function Generator)/P3050FG/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HCTQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  10/05/23  14:20:48

Design Summary
--------------

   Number of registers:     14 out of  7209 (0%)
      PFU registers:           14 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        15 out of  3432 (0%)
      SLICEs as Logic/ROM:     15 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          7 out of  3432 (0%)
   Number of LUT4s:         29 out of  6864 (0%)
      Number used as logic LUTs:         15
      Number used as distributed RAM:     0
      Number used as ripple logic:       14
      Number used as shift registers:     0
   Number of PIO sites used: 40 + 4(JTAG) out of 115 (38%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net CK_c: 8 loads, 8 rising, 0 falling (Driver: PIO CK )

                                    Page 1




Design:  main                                          Date:  10/05/23  14:20:48

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net n177: 6 loads, 6 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC_net: 12 loads
     Net n177: 9 loads
     Net Clock_Divider.count_1: 2 loads
     Net Clock_Divider.count_10: 2 loads
     Net Clock_Divider.count_12_N_14_10: 2 loads
     Net Clock_Divider.count_12_N_14_7: 2 loads
     Net Clock_Divider.count_12_N_14_8: 2 loads
     Net Clock_Divider.count_12_N_14_9: 2 loads
     Net Clock_Divider.count_7: 2 loads
     Net Clock_Divider.count_8: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| M                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| L                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC1B               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| K                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| H                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| G                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| F                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| E                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| B                   | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  main                                          Date:  10/05/23  14:20:48

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| A                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC2H               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC2G               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC2F               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC2E               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC2D               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC2C               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC2B               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC2A               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC1H               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC1G               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC1F               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC1E               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC1D               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC1C               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC1A               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| N                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| O                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| P                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Q                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| R                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| S                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| T                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| V                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| W                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| UPLOAD              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| EMPTY               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ACTIV               | OUTPUT    | LVCMOS33  |            |

                                    Page 3




Design:  main                                          Date:  10/05/23  14:20:48

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| CK                  | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal add_7_1/S0 undriven or does not drive anything - clipped.
Signal add_7_1/CI undriven or does not drive anything - clipped.
Signal add_7_13/CO undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        




































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
