//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
//
// Patch Constant signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_TessFactor            0   x           0 QUADEDGE   float   x   
// SV_TessFactor            1   x           1 QUADEDGE   float   x   
// SV_TessFactor            2   x           2 QUADEDGE   float   x   
// SV_TessFactor            3   x           3 QUADEDGE   float   x   
// SV_InsideTessFactor      0   x           4  QUADINT   float   x   
// SV_InsideTessFactor      1   x           5  QUADINT   float   x   
// TANGENT                  0   xyz         6     NONE   float   xyz 
// TANGENT                  1   xyz         7     NONE   float   xyz 
// TANGENT                  2   xyz         8     NONE   float   xyz 
// TANGENT                  3   xyz         9     NONE   float   xyz 
// TEXCOORD                 0   xy         10     NONE   float   xy  
// TEXCOORD                 1   xy         11     NONE   float   xy  
// TEXCOORD                 2   xy         12     NONE   float   xy  
// TEXCOORD                 3   xy         13     NONE   float   xy  
// TANUCORNER               0   xyz        14     NONE   float   xyz 
// TANUCORNER               1   xyz        15     NONE   float   xyz 
// TANUCORNER               2   xyz        16     NONE   float   xyz 
// TANUCORNER               3   xyz        17     NONE   float   xyz 
// TANVCORNER               0   xyz        18     NONE   float   xyz 
// TANVCORNER               1   xyz        19     NONE   float   xyz 
// TANVCORNER               2   xyz        20     NONE   float   xyz 
// TANVCORNER               3   xyz        21     NONE   float   xyz 
// TANWEIGHTS               0   xyzw       22     NONE   float   xyzw
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// WORLDPOS                 0   xyz         0     NONE   float       
// TEXCOORD                 0   xy          1     NONE   float       
// TANGENT                  0   xyz         2     NONE   float       
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// BEZIERPOS                0   xyz         0     NONE   float   xyz 
//
// Tessellation Domain   # of control points
// -------------------- --------------------
// Quadrilateral                          16
//
// Tessellation Output Primitive  Partitioning Type 
// ------------------------------ ------------------
// Point                          Integer Power of 2
//
hs_5_0
hs_decls 
dcl_input_control_point_count 32
dcl_output_control_point_count 16
dcl_tessellator_domain domain_quad
dcl_tessellator_partitioning partitioning_pow2
dcl_tessellator_output_primitive output_point
dcl_globalFlags refactoringAllowed
hs_control_point_phase 
dcl_output o0.xyz
mov o0.xyz, l(0,0,0,0)
ret 
hs_fork_phase 
dcl_hs_fork_phase_instance_count 4
dcl_input vForkInstanceID
dcl_output_siv o0.x, finalQuadUeq0EdgeTessFactor
dcl_output_siv o1.x, finalQuadVeq0EdgeTessFactor
dcl_output_siv o2.x, finalQuadUeq1EdgeTessFactor
dcl_output_siv o3.x, finalQuadVeq1EdgeTessFactor
dcl_temps 1
dcl_indexrange o0.x 4
mov r0.x, vForkInstanceID.x
mov o[r0.x + 0].x, l(0)
ret 
hs_fork_phase 
dcl_hs_fork_phase_instance_count 2
dcl_input vForkInstanceID
dcl_output_siv o4.x, finalQuadUInsideTessFactor
dcl_output_siv o5.x, finalQuadVInsideTessFactor
dcl_temps 1
dcl_indexrange o4.x 2
mov r0.x, vForkInstanceID.x
mov o[r0.x + 4].x, l(0)
ret 
hs_fork_phase 
dcl_hs_fork_phase_instance_count 17
dcl_input vForkInstanceID
dcl_output o6.x
dcl_output o7.x
dcl_output o8.x
dcl_output o9.x
dcl_output o10.x
dcl_output o11.x
dcl_output o12.x
dcl_output o13.x
dcl_output o14.x
dcl_output o15.x
dcl_output o16.x
dcl_output o17.x
dcl_output o18.x
dcl_output o19.x
dcl_output o20.x
dcl_output o21.x
dcl_output o22.x
dcl_temps 1
dcl_indexrange o6.x 17
mov r0.x, vForkInstanceID.x
mov o[r0.x + 6].x, l(0)
ret 
hs_fork_phase 
dcl_hs_fork_phase_instance_count 17
dcl_input vForkInstanceID
dcl_output o6.y
dcl_output o7.y
dcl_output o8.y
dcl_output o9.y
dcl_output o10.y
dcl_output o11.y
dcl_output o12.y
dcl_output o13.y
dcl_output o14.y
dcl_output o15.y
dcl_output o16.y
dcl_output o17.y
dcl_output o18.y
dcl_output o19.y
dcl_output o20.y
dcl_output o21.y
dcl_output o22.y
dcl_temps 1
dcl_indexrange o6.y 17
mov r0.x, vForkInstanceID.x
mov o[r0.x + 6].y, l(0)
ret 
hs_fork_phase 
dcl_hs_fork_phase_instance_count 13
dcl_input vForkInstanceID
dcl_output o6.z
dcl_output o7.z
dcl_output o8.z
dcl_output o9.z
dcl_output o14.z
dcl_output o15.z
dcl_output o16.z
dcl_output o17.z
dcl_output o18.z
dcl_output o19.z
dcl_output o20.z
dcl_output o21.z
dcl_output o22.z
dcl_temps 1
dcl_indexrange o6.z 17
iadd r0.x, vForkInstanceID.x, l(4)
ult r0.y, vForkInstanceID.x, l(4)
movc r0.x, r0.y, vForkInstanceID.x, r0.x
mov o[r0.x + 6].z, l(0)
ret 
hs_fork_phase 
dcl_output o22.w
mov o22.w, l(0)
ret 
// Approximately 21 instruction slots used
