#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7feea15064e0 .scope module, "ANDTEST" "ANDTEST" 2 1;
 .timescale 0 0;
L_0x7feea1516680 .functor AND 1, v0x7feea15043d0_0, v0x7feea1516550_0, C4<1>, C4<1>;
v0x7feea15043d0_0 .var "a", 0 0;
v0x7feea1516550_0 .var "b", 0 0;
v0x7feea15165f0_0 .net "out", 0 0, L_0x7feea1516680;  1 drivers
    .scope S_0x7feea15064e0;
T_0 ;
    %vpi_call 2 8 "$dumpfile", "AND.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7feea15064e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea15043d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea1516550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feea15043d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea15043d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feea1516550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feea15043d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea15043d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feea1516550_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "AND.v";
