<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="E:/programs/vhdl examples/Mips_microprocessor/test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="attributes" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_misc" />
            <top_module name="std_logic_unsigned" />
            <top_module name="test" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="16" />
   <wvobject fp_name="/test/m_input" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">m_input[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_input[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test/m_output" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">m_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_output[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_PC/pc_output" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_output[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_instructionmemory/instruction" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_ALU/result" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_Control_unit/rf_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rf_we</obj_property>
      <obj_property name="ObjectShortName">rf_we</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_REGFILE/input" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">input[31:0]</obj_property>
      <obj_property name="ObjectShortName">input[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_REGFILE/regs[0]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">regs[0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_REGFILE/regs[1]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[1]</obj_property>
      <obj_property name="ObjectShortName">regs[1]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_REGFILE/regs[2]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[2]</obj_property>
      <obj_property name="ObjectShortName">regs[2]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_REGFILE/regs[3]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[3]</obj_property>
      <obj_property name="ObjectShortName">regs[3]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_REGFILE/we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/test/uut/Inst_REGFILE/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
</wave_config>
