# Generated by Yosys 0.40+25 (git sha1 171577f90, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 204
attribute \src "uart_tx.v:4.1-72.10"
attribute \top 1
attribute \dynports 1
attribute \hdlname "uart_tx"
attribute \keep 1
module \uart_tx
  parameter \WIDTH 8
  attribute \src "uart_tx.v:16.3-18.6"
  wire width 8 $0\r_data[7:0]
  attribute \src "uart_tx.v:25.3-29.6"
  wire width 32 $0\r_state[31:0]
  attribute \src "uart_tx.v:27.56-27.67"
  wire width 32 signed $add$uart_tx.v:27$13_Y
  attribute \src "uart_tx.v:54.26-54.44"
  wire width 32 signed $add$uart_tx.v:54$25_Y
  attribute \src "uart_tx.v:54.7-54.45"
  wire $assert$uart_tx.v:54$24_EN
  attribute \src "uart_tx.v:55.57-55.81"
  wire $assert$uart_tx.v:55$29_EN
  attribute \src "uart_tx.v:59.27-59.58"
  wire $assert$uart_tx.v:59$33_EN
  attribute \src "uart_tx.v:60.18-60.42"
  wire $assert$uart_tx.v:60$36_EN
  attribute \src "uart_tx.v:64.35-64.64"
  wire $assert$uart_tx.v:64$45_EN
  attribute \src "uart_tx.v:66.7-66.46"
  wire $assert$uart_tx.v:66$50_EN
  attribute \init 1'0
  wire $auto$async2sync.cc:101:execute$142
  attribute \init 1'0
  wire $auto$async2sync.cc:101:execute$148
  attribute \init 1'1
  wire $auto$async2sync.cc:110:execute$146
  attribute \init 1'1
  wire $auto$async2sync.cc:110:execute$152
  attribute \src "uart_tx.v:31.21-31.36"
  wire $eq$uart_tx.v:31$14_Y
  attribute \src "uart_tx.v:54.15-54.44"
  wire $eq$uart_tx.v:54$26_Y
  attribute \src "uart_tx.v:55.10-55.38"
  wire $eq$uart_tx.v:55$27_Y
  attribute \src "uart_tx.v:59.10-59.24"
  wire $eq$uart_tx.v:59$32_Y
  attribute \src "uart_tx.v:59.35-59.57"
  wire $eq$uart_tx.v:59$34_Y
  attribute \src "uart_tx.v:64.10-64.33"
  wire $eq$uart_tx.v:64$44_Y
  attribute \src "uart_tx.v:66.15-66.45"
  wire $eq$uart_tx.v:66$53_Y
  attribute \src "uart_tx.v:65.10-65.23"
  wire $gt$uart_tx.v:65$47_Y
  attribute \src "uart_tx.v:17.9-17.24"
  wire $logic_and$uart_tx.v:17$5_Y
  attribute \src "uart_tx.v:17.9-17.33"
  wire $logic_and$uart_tx.v:17$6_Y
  attribute \src "uart_tx.v:26.9-26.25"
  wire $logic_and$uart_tx.v:26$10_Y
  attribute \src "uart_tx.v:27.14-27.43"
  wire $logic_and$uart_tx.v:27$12_Y
  attribute \src "uart_tx.v:53.10-53.37"
  wire $logic_and$uart_tx.v:53$21_Y
  attribute \src "uart_tx.v:53.10-53.64"
  wire $logic_and$uart_tx.v:53$23_Y
  attribute \src "uart_tx.v:55.10-55.55"
  wire $logic_and$uart_tx.v:55$28_Y
  attribute \src "uart_tx.v:65.10-65.49"
  wire $logic_and$uart_tx.v:65$49_Y
  attribute \src "uart_tx.v:26.9-26.14"
  wire $logic_not$uart_tx.v:26$8_Y
  attribute \src "uart_tx.v:27.14-27.34"
  wire $lt$uart_tx.v:27$11_Y
  attribute \src "uart_tx.v:53.20-53.37"
  wire $ne$uart_tx.v:53$20_Y
  attribute \src "uart_tx.v:53.41-53.64"
  wire $ne$uart_tx.v:53$22_Y
  wire width 32 $procmux$130_Y
  attribute \src "uart_tx.v:0.0-0.0"
  wire $shiftx$uart_tx.v:0$52_Y
  attribute \src "uart_tx.v:66.35-66.44"
  wire width 32 signed $sub$uart_tx.v:66$51_Y
  attribute \hdlname "_witness_ anyinit_procdff_137"
  wire width 32 \_witness_.anyinit_procdff_137
  attribute \hdlname "_witness_ anyinit_procdff_138"
  wire width 32 \_witness_.anyinit_procdff_138
  attribute \keep 1
  attribute \replaced_by_gclk 1'1
  attribute \src "uart_tx.v:10.16-10.21"
  wire input 4 \i_clk
  attribute \src "uart_tx.v:8.28-8.34"
  wire width 8 input 2 \i_data
  attribute \src "uart_tx.v:7.16-7.21"
  wire input 1 \i_stb
  attribute \src "uart_tx.v:9.16-9.20"
  wire input 3 \i_wr
  attribute \init 1'0
  attribute \src "uart_tx.v:42.7-42.20"
  wire \is_past_valid
  attribute \src "uart_tx.v:11.17-11.23"
  wire output 5 \o_busy
  attribute \src "uart_tx.v:12.16-12.25"
  wire output 6 \o_uart_tx
  attribute \init 8'00000000
  attribute \src "uart_tx.v:15.19-15.25"
  wire width 8 \r_data
  attribute \init 0
  attribute \src "uart_tx.v:23.11-23.18"
  wire width 32 signed \r_state
  attribute \src "uart_tx.v:27.56-27.67"
  cell $add $add$uart_tx.v:27$13
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \r_state
    connect \B 2'01
    connect \Y $add$uart_tx.v:27$13_Y
  end
  attribute \src "uart_tx.v:54.26-54.44"
  cell $add $add$uart_tx.v:54$25
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \_witness_.anyinit_procdff_137
    connect \B 2'01
    connect \Y $add$uart_tx.v:54$25_Y
  end
  attribute \src "uart_tx.v:55.57-55.81"
  cell $ff $auto$async2sync.cc:104:execute$144
    parameter \WIDTH 1
    connect \D $assert$uart_tx.v:55$29_EN
    connect \Q $auto$async2sync.cc:101:execute$142
  end
  attribute \src "uart_tx.v:54.7-54.45"
  cell $ff $auto$async2sync.cc:104:execute$150
    parameter \WIDTH 1
    connect \D $assert$uart_tx.v:54$24_EN
    connect \Q $auto$async2sync.cc:101:execute$148
  end
  attribute \src "uart_tx.v:55.57-55.81"
  cell $ff $auto$async2sync.cc:112:execute$147
    parameter \WIDTH 1
    connect \D $eq$uart_tx.v:31$14_Y
    connect \Q $auto$async2sync.cc:110:execute$146
  end
  attribute \src "uart_tx.v:54.7-54.45"
  cell $ff $auto$async2sync.cc:112:execute$153
    parameter \WIDTH 1
    connect \D $eq$uart_tx.v:54$26_Y
    connect \Q $auto$async2sync.cc:110:execute$152
  end
  attribute \src "uart_tx.v:31.21-31.36"
  cell $logic_not $eq$uart_tx.v:31$14
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \Y $eq$uart_tx.v:31$14_Y
  end
  attribute \src "uart_tx.v:54.15-54.44"
  cell $eq $eq$uart_tx.v:54$26
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B $add$uart_tx.v:54$25_Y
    connect \Y $eq$uart_tx.v:54$26_Y
  end
  attribute \src "uart_tx.v:55.10-55.38"
  cell $eq $eq$uart_tx.v:55$27
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_138
    connect \B 5'01010
    connect \Y $eq$uart_tx.v:55$27_Y
  end
  attribute \src "uart_tx.v:59.10-59.24"
  cell $eq $eq$uart_tx.v:59$32
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 2'01
    connect \Y $eq$uart_tx.v:59$32_Y
  end
  attribute \src "uart_tx.v:59.35-59.57"
  cell $not $eq$uart_tx.v:59$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_uart_tx
    connect \Y $eq$uart_tx.v:59$34_Y
  end
  attribute \src "uart_tx.v:64.10-64.33"
  cell $eq $eq$uart_tx.v:64$44
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 5'01010
    connect \Y $eq$uart_tx.v:64$44_Y
  end
  attribute \src "uart_tx.v:66.15-66.45"
  cell $eq $eq$uart_tx.v:66$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_uart_tx
    connect \B $shiftx$uart_tx.v:0$52_Y
    connect \Y $eq$uart_tx.v:66$53_Y
  end
  attribute \src "uart_tx.v:65.10-65.23"
  cell $gt $gt$uart_tx.v:65$47
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 2'01
    connect \Y $gt$uart_tx.v:65$47_Y
  end
  attribute \src "uart_tx.v:17.9-17.24"
  cell $logic_and $logic_and$uart_tx.v:17$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \B $eq$uart_tx.v:31$14_Y
    connect \Y $logic_and$uart_tx.v:17$5_Y
  end
  attribute \src "uart_tx.v:17.9-17.33"
  cell $logic_and $logic_and$uart_tx.v:17$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$uart_tx.v:17$5_Y
    connect \B \i_stb
    connect \Y $logic_and$uart_tx.v:17$6_Y
  end
  attribute \src "uart_tx.v:26.9-26.25"
  cell $logic_and $logic_and$uart_tx.v:26$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$uart_tx.v:26$8_Y
    connect \B $eq$uart_tx.v:31$14_Y
    connect \Y $logic_and$uart_tx.v:26$10_Y
  end
  attribute \src "uart_tx.v:27.14-27.43"
  cell $logic_and $logic_and$uart_tx.v:27$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$uart_tx.v:27$11_Y
    connect \B \i_stb
    connect \Y $logic_and$uart_tx.v:27$12_Y
  end
  attribute \src "uart_tx.v:53.10-53.37"
  cell $logic_and $logic_and$uart_tx.v:53$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \B $ne$uart_tx.v:53$20_Y
    connect \Y $logic_and$uart_tx.v:53$21_Y
  end
  attribute \src "uart_tx.v:53.10-53.64"
  cell $logic_and $logic_and$uart_tx.v:53$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$uart_tx.v:53$21_Y
    connect \B $ne$uart_tx.v:53$22_Y
    connect \Y $logic_and$uart_tx.v:53$23_Y
  end
  attribute \src "uart_tx.v:55.10-55.55"
  cell $logic_and $logic_and$uart_tx.v:55$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$uart_tx.v:55$27_Y
    connect \B \is_past_valid
    connect \Y $logic_and$uart_tx.v:55$28_Y
  end
  attribute \src "uart_tx.v:65.10-65.49"
  cell $logic_and $logic_and$uart_tx.v:65$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$uart_tx.v:65$47_Y
    connect \B $lt$uart_tx.v:27$11_Y
    connect \Y $logic_and$uart_tx.v:65$49_Y
  end
  attribute \src "uart_tx.v:26.9-26.14"
  cell $logic_not $logic_not$uart_tx.v:26$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \Y $logic_not$uart_tx.v:26$8_Y
  end
  attribute \src "uart_tx.v:31.19-31.37"
  cell $logic_not $logic_not$uart_tx.v:31$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$uart_tx.v:31$14_Y
    connect \Y \o_busy
  end
  attribute \src "uart_tx.v:27.14-27.34"
  cell $lt $lt$uart_tx.v:27$11
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 5'01010
    connect \Y $lt$uart_tx.v:27$11_Y
  end
  attribute \src "uart_tx.v:53.20-53.37"
  cell $reduce_bool $ne$uart_tx.v:53$20
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \Y $ne$uart_tx.v:53$20_Y
  end
  attribute \src "uart_tx.v:53.41-53.64"
  cell $ne $ne$uart_tx.v:53$22
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 5'01010
    connect \Y $ne$uart_tx.v:53$22_Y
  end
  attribute \src "uart_tx.v:52.3-56.6"
  cell $anyinit $procdff$137
    parameter \WIDTH 32
    connect \D \r_state
    connect \Q \_witness_.anyinit_procdff_137
  end
  attribute \src "uart_tx.v:52.3-56.6"
  cell $anyinit $procdff$138
    parameter \WIDTH 32
    connect \D \r_state
    connect \Q \_witness_.anyinit_procdff_138
  end
  attribute \src "uart_tx.v:43.3-45.6"
  cell $ff $procdff$139
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \is_past_valid
  end
  attribute \src "uart_tx.v:25.3-29.6"
  cell $ff $procdff$140
    parameter \WIDTH 32
    connect \D $0\r_state[31:0]
    connect \Q \r_state
  end
  attribute \src "uart_tx.v:16.3-18.6"
  cell $ff $procdff$141
    parameter \WIDTH 8
    connect \D $0\r_data[7:0]
    connect \Q \r_data
  end
  attribute \src "uart_tx.v:65.10-65.49|uart_tx.v:65.5-66.47"
  cell $mux $procmux$113
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$uart_tx.v:65$49_Y
    connect \Y $assert$uart_tx.v:66$50_EN
  end
  attribute \src "uart_tx.v:64.10-64.33|uart_tx.v:64.5-64.65"
  cell $mux $procmux$115
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$uart_tx.v:64$44_Y
    connect \Y $assert$uart_tx.v:64$45_EN
  end
  attribute \src "uart_tx.v:63.9-63.23|uart_tx.v:63.5-63.56"
  cell $mux $procmux$117
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$uart_tx.v:31$14_Y
    connect \Y $assert$uart_tx.v:60$36_EN
  end
  attribute \src "uart_tx.v:59.10-59.24|uart_tx.v:59.5-59.59"
  cell $mux $procmux$123
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$uart_tx.v:59$32_Y
    connect \Y $assert$uart_tx.v:59$33_EN
  end
  attribute \src "uart_tx.v:55.10-55.55|uart_tx.v:55.5-55.82"
  cell $mux $procmux$125
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$uart_tx.v:55$28_Y
    connect \Y $assert$uart_tx.v:55$29_EN
  end
  attribute \src "uart_tx.v:53.10-53.64|uart_tx.v:53.5-54.46"
  cell $mux $procmux$127
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$uart_tx.v:53$23_Y
    connect \Y $assert$uart_tx.v:54$24_EN
  end
  attribute \full_case 1
  attribute \src "uart_tx.v:27.14-27.43|uart_tx.v:27.10-28.26"
  cell $mux $procmux$130
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$uart_tx.v:27$13_Y
    connect \S $logic_and$uart_tx.v:27$12_Y
    connect \Y $procmux$130_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx.v:26.9-26.25|uart_tx.v:26.5-28.26"
  cell $mux $procmux$133
    parameter \WIDTH 32
    connect \A $procmux$130_Y
    connect \B 0
    connect \S $logic_and$uart_tx.v:26$10_Y
    connect \Y $0\r_state[31:0]
  end
  attribute \src "uart_tx.v:17.9-17.33|uart_tx.v:17.5-17.52"
  cell $mux $procmux$135
    parameter \WIDTH 8
    connect \A \r_data
    connect \B \i_data
    connect \S $logic_and$uart_tx.v:17$6_Y
    connect \Y $0\r_data[7:0]
  end
  attribute \src "uart_tx.v:0.0-0.0"
  cell $shiftx $shiftx$uart_tx.v:0$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \r_data
    connect \B $sub$uart_tx.v:66$51_Y
    connect \Y $shiftx$uart_tx.v:0$52_Y
  end
  attribute \src "uart_tx.v:66.35-66.44"
  cell $sub $sub$uart_tx.v:66$51
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \r_state
    connect \B 3'010
    connect \Y $sub$uart_tx.v:66$51_Y
  end
  attribute \hdlname "_witness_ check_assert_uart_tx_v_54_24"
  attribute \src "uart_tx.v:54.7-54.45"
  attribute \trg_on_gclk 1
  cell $assert \_witness_.check_assert_uart_tx_v_54_24
    connect \A $auto$async2sync.cc:110:execute$152
    connect \EN $auto$async2sync.cc:101:execute$148
  end
  attribute \hdlname "_witness_ check_assert_uart_tx_v_55_29"
  attribute \src "uart_tx.v:55.57-55.81"
  attribute \trg_on_gclk 1
  cell $assert \_witness_.check_assert_uart_tx_v_55_29
    connect \A $auto$async2sync.cc:110:execute$146
    connect \EN $auto$async2sync.cc:101:execute$142
  end
  attribute \hdlname "_witness_ check_assert_uart_tx_v_59_33"
  attribute \src "uart_tx.v:59.27-59.58"
  cell $assert \_witness_.check_assert_uart_tx_v_59_33
    connect \A $eq$uart_tx.v:59$34_Y
    connect \EN $assert$uart_tx.v:59$33_EN
  end
  attribute \hdlname "_witness_ check_assert_uart_tx_v_60_36"
  attribute \src "uart_tx.v:60.18-60.42"
  cell $assert \_witness_.check_assert_uart_tx_v_60_36
    connect \A $eq$uart_tx.v:31$14_Y
    connect \EN $assert$uart_tx.v:60$36_EN
  end
  attribute \hdlname "_witness_ check_assert_uart_tx_v_63_42"
  attribute \src "uart_tx.v:63.25-63.55"
  cell $assert \_witness_.check_assert_uart_tx_v_63_42
    connect \A \o_uart_tx
    connect \EN $assert$uart_tx.v:60$36_EN
  end
  attribute \hdlname "_witness_ check_assert_uart_tx_v_64_45"
  attribute \src "uart_tx.v:64.35-64.64"
  cell $assert \_witness_.check_assert_uart_tx_v_64_45
    connect \A \o_uart_tx
    connect \EN $assert$uart_tx.v:64$45_EN
  end
  attribute \hdlname "_witness_ check_assert_uart_tx_v_66_50"
  attribute \src "uart_tx.v:66.7-66.46"
  cell $assert \_witness_.check_assert_uart_tx_v_66_50
    connect \A $eq$uart_tx.v:66$53_Y
    connect \EN $assert$uart_tx.v:66$50_EN
  end
  attribute \module_not_derived 1
  attribute \src "uart_tx.v:33.16-37.4"
  cell \uart_tx_comb \uart_tx_comb_inst
    connect \o_uart_tx \o_uart_tx
    connect \r_data \r_data
    connect \r_state \r_state
  end
end
attribute \src "uart_tx_comb.v:2.1-27.10"
attribute \hdlname "uart_tx_comb"
attribute \dynports 1
attribute \keep 1
module \uart_tx_comb
  parameter \WIDTH 8
  parameter \STATES_WIDTH 32
  parameter \IDLE 0
  parameter \LAST_STATE 10
  parameter \IDLE_BIT 1
  parameter \START_BIT 0
  parameter \END_BIT 1
  attribute \src "uart_tx_comb.v:15.3-26.6"
  wire $2\o_uart_tx[0:0]
  attribute \src "uart_tx_comb.v:15.3-26.6"
  wire $3\o_uart_tx[0:0]
  attribute \src "uart_tx_comb.v:15.3-26.6"
  wire $4\o_uart_tx[0:0]
  attribute \src "uart_tx_comb.v:23.7-23.17"
  wire $assert$uart_tx_comb.v:23$68_EN
  attribute \src "uart_tx_comb.v:17.9-17.24"
  wire $eq$uart_tx_comb.v:17$60_Y
  attribute \src "uart_tx_comb.v:18.14-18.26"
  wire $eq$uart_tx_comb.v:18$61_Y
  attribute \src "uart_tx_comb.v:20.14-20.35"
  wire $eq$uart_tx_comb.v:20$67_Y
  attribute \src "uart_tx_comb.v:19.14-19.25"
  wire $gt$uart_tx_comb.v:19$62_Y
  attribute \src "uart_tx_comb.v:19.14-19.49"
  wire $logic_and$uart_tx_comb.v:19$64_Y
  attribute \src "uart_tx_comb.v:19.29-19.49"
  wire $lt$uart_tx_comb.v:19$63_Y
  wire $procmux$102_Y
  wire $procmux$105_Y
  wire $procmux$108_Y
  attribute \src "uart_tx_comb.v:0.0-0.0"
  wire $shiftx$uart_tx_comb.v:0$66_Y
  attribute \src "uart_tx_comb.v:19.70-19.79"
  wire width 32 $sub$uart_tx_comb.v:19$65_Y
  attribute \src "uart_tx_comb.v:13.16-13.25"
  wire output 3 \o_uart_tx
  attribute \src "uart_tx_comb.v:12.27-12.33"
  wire width 8 input 2 \r_data
  attribute \src "uart_tx_comb.v:11.34-11.41"
  wire width 32 input 1 \r_state
  attribute \src "uart_tx_comb.v:17.9-17.24"
  cell $logic_not $eq$uart_tx_comb.v:17$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \Y $eq$uart_tx_comb.v:17$60_Y
  end
  attribute \src "uart_tx_comb.v:18.14-18.26"
  cell $eq $eq$uart_tx_comb.v:18$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 1'1
    connect \Y $eq$uart_tx_comb.v:18$61_Y
  end
  attribute \src "uart_tx_comb.v:20.14-20.35"
  cell $eq $eq$uart_tx_comb.v:20$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 4'1010
    connect \Y $eq$uart_tx_comb.v:20$67_Y
  end
  attribute \src "uart_tx_comb.v:19.14-19.25"
  cell $gt $gt$uart_tx_comb.v:19$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 1'1
    connect \Y $gt$uart_tx_comb.v:19$62_Y
  end
  attribute \src "uart_tx_comb.v:19.14-19.49"
  cell $logic_and $logic_and$uart_tx_comb.v:19$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$uart_tx_comb.v:19$62_Y
    connect \B $lt$uart_tx_comb.v:19$63_Y
    connect \Y $logic_and$uart_tx_comb.v:19$64_Y
  end
  attribute \src "uart_tx_comb.v:19.29-19.49"
  cell $lt $lt$uart_tx_comb.v:19$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \r_state
    connect \B 4'1010
    connect \Y $lt$uart_tx_comb.v:19$63_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx_comb.v:20.14-20.35|uart_tx_comb.v:20.10-25.8"
  cell $mux $procmux$102
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$uart_tx_comb.v:20$67_Y
    connect \Y $procmux$102_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx_comb.v:19.14-19.49|uart_tx_comb.v:19.10-25.8"
  cell $mux $procmux$105
    parameter \WIDTH 1
    connect \A $procmux$102_Y
    connect \B 1'0
    connect \S $logic_and$uart_tx_comb.v:19$64_Y
    connect \Y $procmux$105_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx_comb.v:18.14-18.26|uart_tx_comb.v:18.10-25.8"
  cell $mux $procmux$108
    parameter \WIDTH 1
    connect \A $procmux$105_Y
    connect \B 1'0
    connect \S $eq$uart_tx_comb.v:18$61_Y
    connect \Y $procmux$108_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx_comb.v:17.9-17.24|uart_tx_comb.v:17.5-25.8"
  cell $mux $procmux$111
    parameter \WIDTH 1
    connect \A $procmux$108_Y
    connect \B 1'0
    connect \S $eq$uart_tx_comb.v:17$60_Y
    connect \Y $assert$uart_tx_comb.v:23$68_EN
  end
  attribute \full_case 1
  attribute \src "uart_tx_comb.v:20.14-20.35|uart_tx_comb.v:20.10-25.8"
  cell $mux $procmux$72
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$uart_tx_comb.v:20$67_Y
    connect \Y $4\o_uart_tx[0:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx_comb.v:19.14-19.49|uart_tx_comb.v:19.10-25.8"
  cell $mux $procmux$84
    parameter \WIDTH 1
    connect \A $4\o_uart_tx[0:0]
    connect \B $shiftx$uart_tx_comb.v:0$66_Y
    connect \S $logic_and$uart_tx_comb.v:19$64_Y
    connect \Y $3\o_uart_tx[0:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx_comb.v:18.14-18.26|uart_tx_comb.v:18.10-25.8"
  cell $mux $procmux$93
    parameter \WIDTH 1
    connect \A $3\o_uart_tx[0:0]
    connect \B 1'0
    connect \S $eq$uart_tx_comb.v:18$61_Y
    connect \Y $2\o_uart_tx[0:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx_comb.v:17.9-17.24|uart_tx_comb.v:17.5-25.8"
  cell $mux $procmux$99
    parameter \WIDTH 1
    connect \A $2\o_uart_tx[0:0]
    connect \B 1'1
    connect \S $eq$uart_tx_comb.v:17$60_Y
    connect \Y \o_uart_tx
  end
  attribute \src "uart_tx_comb.v:0.0-0.0"
  cell $shiftx $shiftx$uart_tx_comb.v:0$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \r_data
    connect \B $sub$uart_tx_comb.v:19$65_Y
    connect \Y $shiftx$uart_tx_comb.v:0$66_Y
  end
  attribute \src "uart_tx_comb.v:19.70-19.79"
  cell $sub $sub$uart_tx_comb.v:19$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \r_state
    connect \B 2'10
    connect \Y $sub$uart_tx_comb.v:19$65_Y
  end
  attribute \hdlname "_witness_ check_assert_uart_tx_comb_v_23_68"
  attribute \src "uart_tx_comb.v:23.7-23.17"
  cell $assert \_witness_.check_assert_uart_tx_comb_v_23_68
    connect \A 1'0
    connect \EN $assert$uart_tx_comb.v:23$68_EN
  end
end
