Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Fri Jun 26 19:40:52 2015
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file KC705_fmc150_timing_summary_routed.rpt -pb KC705_fmc150_timing_summary_routed.pb
| Design       : KC705_fmc150
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 87 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/dac3283_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mmcm_inst/U0/mmcm_adv_inst/LOCKED (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There are 231 register/latch pins with no clock (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 2 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.188       -4.122                     48                23015        0.055        0.000                      0                23015        0.195        0.000                       0                 10800  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_ab_p                                                 {0.000 2.034}        4.069           245.761         
  CLK_OUT1_mmcm_adac                                     {0.000 32.552}       65.104          15.360          
  CLK_OUT2_mmcm_adac                                     {0.000 4.069}        8.138           122.880         
  CLK_OUT3_mmcm_adac                                     {0.000 2.034}        4.069           245.761         
  CLK_OUT4_mmcm_adac                                     {0.000 1.017}        2.034           491.521         
  clkfbout_mmcm_adac                                     {0.000 2.034}        4.069           245.761         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
mmcm_inst/U0/CLK_IN1                                     {0.000 2.500}        5.000           200.000         
  CLK_OUT1_mmcm                                          {0.000 5.000}        10.000          100.000         
  CLK_OUT2_mmcm                                          {0.000 2.500}        5.000           200.000         
  clkfbout_mmcm                                          {0.000 2.500}        5.000           200.000         
sysclk_p                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ab_p                                                                                                                                                                                                   0.634        0.000                       0                     6  
  CLK_OUT1_mmcm_adac                                          62.653        0.000                      0                   36        0.210        0.000                      0                   36       32.152        0.000                       0                    22  
  CLK_OUT2_mmcm_adac                                           5.426        0.000                      0                  184        0.140        0.000                      0                  184        3.669        0.000                       0                    98  
  CLK_OUT3_mmcm_adac                                           0.509        0.000                      0                 2918        0.084        0.000                      0                 2918        1.392        0.000                       0                  1478  
  CLK_OUT4_mmcm_adac                                          -0.159       -1.495                     12                14010        0.055        0.000                      0                14010        0.195        0.000                       0                  5884  
  clkfbout_mmcm_adac                                                                                                                                                                                       2.660        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         25.174        0.000                      0                  917        0.087        0.000                      0                  917       14.232        0.000                       0                   460  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.257        0.000                      0                    1        0.328        0.000                      0                    1       29.650        0.000                       0                     1  
mmcm_inst/U0/CLK_IN1                                                                                                                                                                                       1.100        0.000                       0                     4  
  CLK_OUT1_mmcm                                                3.966        0.000                      0                 4505        0.084        0.000                      0                 4505        4.232        0.000                       0                  2846  
  CLK_OUT2_mmcm                                                                                                                                                                                            0.264        0.000                       0                     3  
  clkfbout_mmcm                                                                                                                                                                                            3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT3_mmcm_adac                                       CLK_OUT1_mmcm_adac                                             2.004        0.000                      0                    1        0.287        0.000                      0                    1  
CLK_OUT3_mmcm_adac                                       CLK_OUT2_mmcm_adac                                             2.200        0.000                      0                    4        0.116        0.000                      0                    4  
CLK_OUT1_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             2.133        0.000                      0                    1        0.153        0.000                      0                    1  
CLK_OUT2_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             0.585        0.000                      0                   42        0.112        0.000                      0                   42  
CLK_OUT4_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             0.052        0.000                      0                  102        0.092        0.000                      0                  102  
CLK_OUT1_mmcm_adac                                       CLK_OUT4_mmcm_adac                                             0.191        0.000                      0                    2        0.125        0.000                      0                    2  
CLK_OUT3_mmcm_adac                                       CLK_OUT4_mmcm_adac                                            -0.188       -4.122                     48                  150        0.100        0.000                      0                  150  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         60.314        0.000                      0                   18       27.453        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLK_OUT1_mmcm                                          CLK_OUT1_mmcm                                                6.331        0.000                      0                  123        0.256        0.000                      0                  123  
**async_default**                                      CLK_OUT3_mmcm_adac                                     CLK_OUT1_mmcm_adac                                           1.383        0.000                      0                   18        0.475        0.000                      0                   18  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.576        0.000                      0                   98        0.243        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ab_p
  To Clock:  clk_ab_p

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ab_p
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { clk_ab_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     4.069   2.998   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   4.069   95.931  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.034   0.634   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.034   0.634   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack       62.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.653ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/debounce_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.416ns (19.427%)  route 1.725ns (80.573%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 65.727 - 65.104 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.792     0.515    DUC_DDC_inst/I2
    SLICE_X37Y19                                                      r  DUC_DDC_inst/debounce_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.204     0.719 f  DUC_DDC_inst/debounce_cnt_reg[9]/Q
                         net (fo=2, routed)           0.479     1.198    DUC_DDC_inst/debounce_cnt[9]
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.126     1.324 f  DUC_DDC_inst/debounce_cnt[15]_i_8/O
                         net (fo=1, routed)           0.340     1.664    DUC_DDC_inst/n_0_debounce_cnt[15]_i_8
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.043     1.707 f  DUC_DDC_inst/debounce_cnt[15]_i_3/O
                         net (fo=3, routed)           0.447     2.154    DUC_DDC_inst/n_0_debounce_cnt[15]_i_3
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.043     2.197 r  DUC_DDC_inst/debounce_cnt[15]_i_1/O
                         net (fo=16, routed)          0.460     2.657    DUC_DDC_inst/n_0_debounce_cnt[15]_i_1
    SLICE_X37Y20         FDCE                                         r  DUC_DDC_inst/debounce_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.656    65.727    DUC_DDC_inst/I2
    SLICE_X37Y20                                                      r  DUC_DDC_inst/debounce_cnt_reg[13]/C
                         clock pessimism             -0.130    65.596    
                         clock uncertainty           -0.086    65.510    
    SLICE_X37Y20         FDCE (Setup_fdce_C_CE)      -0.201    65.309    DUC_DDC_inst/debounce_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         65.309    
                         arrival time                          -2.657    
  -------------------------------------------------------------------
                         slack                                 62.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.362%)  route 0.142ns (52.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.725     0.809    DUC_DDC_inst/I2
    SLICE_X36Y22                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.100     0.909 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           0.142     1.051    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.028     1.079 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000     1.079    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X36Y22         FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.984     1.126    DUC_DDC_inst/I2
    SLICE_X36Y22                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism             -0.318     0.809    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.060     0.869    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm_adac
Waveform:           { 0 32.552 }
Period:             65.104
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     65.104  63.695   BUFGCTRL_X0Y10   mmcm_adac_inst/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   65.104  148.256  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400     32.552  32.152   SLICE_X37Y20     DUC_DDC_inst/debounce_cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     32.552  32.202   SLICE_X37Y20     DUC_DDC_inst/debounce_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm_adac
  To Clock:  CLK_OUT2_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        5.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 io_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            io_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (CLK_OUT2_mmcm_adac rise@8.138ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.266ns (9.913%)  route 2.417ns (90.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.529ns = ( 8.667 - 8.138 ) 
    Source Clock Delay      (SCD):    0.424ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.701     0.424    clk_out2
    SLICE_X0Y54                                                       r  io_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.223     0.647 r  io_rst_reg/Q
                         net (fo=14, routed)          2.417     3.065    n_0_io_rst_reg
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.043     3.108 r  io_rst_i_1/O
                         net (fo=1, routed)           0.000     3.108    n_0_io_rst_i_1
    SLICE_X0Y54          FDRE                                         r  io_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      8.138     8.138 r  
    AD23                                              0.000     8.138 r  clk_ab_p
                         net (fo=0)                   0.000     8.138    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     8.816 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     8.816    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.391 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    11.817    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     4.686 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.022    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.105 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.562     8.667    clk_out2
    SLICE_X0Y54                                                       r  io_rst_reg/C
                         clock pessimism             -0.104     8.562    
                         clock uncertainty           -0.063     8.500    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.034     8.534    io_rst_reg
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  5.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cha_cntvaluein_update_122_88MHz_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            cha_cntvaluein_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT2_mmcm_adac rise@0.000ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.351%)  route 0.107ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.767     0.851    clk_out2
    SLICE_X1Y25                                                       r  cha_cntvaluein_update_122_88MHz_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.100     0.951 r  cha_cntvaluein_update_122_88MHz_r_reg[1]/Q
                         net (fo=2, routed)           0.107     1.057    cha_cntvaluein_update_122_88MHz_r[1]
    SLICE_X1Y24          FDCE                                         r  cha_cntvaluein_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.024     1.166    clk_out2
    SLICE_X1Y24                                                       r  cha_cntvaluein_reg[1]/C
                         clock pessimism             -0.287     0.880    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.038     0.918    cha_cntvaluein_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT2_mmcm_adac
Waveform:           { 0 4.069 }
Period:             8.138
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000     8.138   6.138    IDELAY_X0Y26     IDELAYE2_inst_ADC_CLK/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   8.138   205.222  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.400     4.069   3.669    SLICE_X2Y27      clk_cntvaluein_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     4.069   3.719    SLICE_X1Y24      cha_cntvaluein_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 ADC_auto_calibration_chA/adc_data_prev_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            ADC_auto_calibration_chA/pattern_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.480ns (42.412%)  route 2.010ns (57.588%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.690ns = ( 4.759 - 4.069 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.862     0.585    ADC_auto_calibration_chA/I2
    SLICE_X5Y33                                                       r  ADC_auto_calibration_chA/adc_data_prev_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.223     0.808 r  ADC_auto_calibration_chA/adc_data_prev_sig_reg[2]/Q
                         net (fo=1, routed)           0.408     1.217    ADC_auto_calibration_chA/n_0_adc_data_prev_sig_reg[2]
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.527 r  ADC_auto_calibration_chA/FSM_onehot_state_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.527    ADC_auto_calibration_chA/n_0_FSM_onehot_state_reg[7]_i_21
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.580 r  ADC_auto_calibration_chA/FSM_onehot_state_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.580    ADC_auto_calibration_chA/n_0_FSM_onehot_state_reg[7]_i_20
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.746 r  ADC_auto_calibration_chA/FSM_onehot_state_reg[7]_i_19/O[1]
                         net (fo=1, routed)           0.346     2.092    ADC_auto_calibration_chA/n_6_FSM_onehot_state_reg[7]_i_19
    SLICE_X4Y34          LUT6 (Prop_lut6_I1_O)        0.123     2.215 r  ADC_auto_calibration_chA/FSM_onehot_state[7]_i_14/O
                         net (fo=1, routed)           0.000     2.215    ADC_auto_calibration_chA/n_0_FSM_onehot_state[7]_i_14
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.408 r  ADC_auto_calibration_chA/FSM_onehot_state_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.408    ADC_auto_calibration_chA/n_0_FSM_onehot_state_reg[7]_i_10
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.547 r  ADC_auto_calibration_chA/FSM_onehot_state_reg[7]_i_4/CO[0]
                         net (fo=7, routed)           0.949     3.496    ADC_auto_calibration_chA/n_3_FSM_onehot_state_reg[7]_i_4
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.137     3.633 f  ADC_auto_calibration_chA/pattern_cnt[10]_i_10/O
                         net (fo=9, routed)           0.306     3.939    ADC_auto_calibration_chA/n_0_pattern_cnt[10]_i_10
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.136     4.075 r  ADC_auto_calibration_chA/pattern_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     4.075    ADC_auto_calibration_chA/n_0_pattern_cnt[10]_i_2
    SLICE_X3Y18          FDCE                                         r  ADC_auto_calibration_chA/pattern_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.723     4.759    ADC_auto_calibration_chA/I2
    SLICE_X3Y18                                                       r  ADC_auto_calibration_chA/pattern_cnt_reg[10]/C
                         clock pessimism             -0.151     4.607    
                         clock uncertainty           -0.057     4.550    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.034     4.584    ADC_auto_calibration_chA/pattern_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  0.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/opt_has_pipe.i_pipe[14].pipe_reg[14][7]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.065%)  route 0.163ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.732     0.816    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/aclk
    SLICE_X43Y11                                                      r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.100     0.916 r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.163     1.078    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/first_q[7]
    SLICE_X46Y15         SRL16E                                       r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/opt_has_pipe.i_pipe[14].pipe_reg[14][7]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.985     1.127    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/aclk
    SLICE_X46Y15                                                      r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/opt_has_pipe.i_pipe[14].pipe_reg[14][7]_srl13/CLK
                         clock pessimism             -0.287     0.841    
    SLICE_X46Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.995    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/dds0/U0/i_synth/i_dds/I_SINCOS.i_final_cos/opt_has_pipe.i_pipe[14].pipe_reg[14][7]_srl13
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT3_mmcm_adac
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     4.069   2.230    RAMB36_X0Y4      DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.069   209.291  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     2.034   1.392    SLICE_X12Y32     DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/fifo_1_reg[3][27]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     2.034   1.392    SLICE_X18Y30     DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/fifo_1_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :           12  Failing Endpoints,  Worst Slack       -0.159ns,  Total Violation       -1.495ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/chirp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/tuning_word_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.345ns (19.045%)  route 1.467ns (80.955%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 2.677 - 2.034 ) 
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        1.816     0.539    DUC_DDC_inst/CLK
    SLICE_X18Y48                                                      r  DUC_DDC_inst/chirp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.259     0.798 r  DUC_DDC_inst/chirp_count_reg[0]/Q
                         net (fo=2, routed)           0.581     1.379    DUC_DDC_inst/chirp_count_reg[0]
    SLICE_X19Y48         LUT6 (Prop_lut6_I4_O)        0.043     1.422 r  DUC_DDC_inst/tuning_word[0]_i_3/O
                         net (fo=1, routed)           0.258     1.680    DUC_DDC_inst/n_0_tuning_word[0]_i_3
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.723 r  DUC_DDC_inst/tuning_word[0]_i_1/O
                         net (fo=16, routed)          0.628     2.351    DUC_DDC_inst/n_0_tuning_word[0]_i_1
    SLICE_X19Y45         FDRE                                         r  DUC_DDC_inst/tuning_word_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        1.676     2.677    DUC_DDC_inst/CLK
    SLICE_X19Y45                                                      r  DUC_DDC_inst/tuning_word_reg[10]/C
                         clock pessimism             -0.128     2.549    
                         clock uncertainty           -0.053     2.496    
    SLICE_X19Y45         FDRE (Setup_fdre_C_R)       -0.304     2.192    DUC_DDC_inst/tuning_word_reg[10]
  -------------------------------------------------------------------
                         required time                          2.192    
                         arrival time                          -2.351    
  -------------------------------------------------------------------
                         slack                                 -0.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        0.778     0.862    DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X5Y8                                                        r  DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.091     0.953 r  DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[25]/Q
                         net (fo=1, routed)           0.094     1.047    DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X6Y8           SRL16E                                       r  DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        1.038     1.180    DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X6Y8                                                        r  DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism             -0.305     0.876    
    SLICE_X6Y8           SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.992    DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_mmcm_adac
Waveform:           { 0 1.01725 }
Period:             2.034
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     2.034   0.195    RAMB36_X1Y6      DUC_DDC_inst/SP_DDS_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   2.034   211.326  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     1.017   0.249    SLICE_X6Y11      DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.i_ipbuff/gen_dram.ram_reg_0_15_20_20/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     1.017   0.249    SLICE_X6Y9       DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.i_ipbuff/gen_dram.ram_reg_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_adac
  To Clock:  clkfbout_mmcm_adac

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_adac
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.069   2.660   BUFGCTRL_X0Y11   mmcm_adac_inst/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.069   95.931  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.502ns (11.137%)  route 4.006ns (88.863%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 34.222 - 30.000 ) 
    Source Clock Delay      (SCD):    4.753ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.805     4.753    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y40                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.223     4.976 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.277     5.252    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.051     5.303 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.599     5.903    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.136     6.039 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.148     7.187    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X18Y33         LUT3 (Prop_lut3_I1_O)        0.043     7.230 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          1.228     8.458    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.049     8.507 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.753     9.260    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X7Y33          FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.415    32.415    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    32.498 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    34.222    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X7Y33                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.542    34.764    
                         clock uncertainty           -0.035    34.728    
    SLICE_X7Y33          FDRE (Setup_fdre_C_CE)      -0.294    34.434    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         34.434    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                 25.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.439%)  route 0.101ns (52.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.743     2.284    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X23Y39                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.091     2.375 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.101     2.476    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X22Y38         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.003     2.814    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X22Y38                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.516     2.298    
    SLICE_X22Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     2.389    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408     30.000  28.591  BUFGCTRL_X0Y5  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X22Y38   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X22Y38   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.257ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.208ns (29.902%)  route 0.488ns (70.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 61.354 - 60.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.646     1.646    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y40                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.165     1.811 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.488     2.299    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.342 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.342    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X35Y40         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.354    61.354    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y40                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.292    61.646    
                         clock uncertainty           -0.035    61.611    
    SLICE_X35Y40         FDCE (Setup_fdce_C_D)       -0.012    61.599    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.599    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                 59.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.107ns (29.590%)  route 0.255ns (70.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.837     0.837    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y40                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.079     0.916 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.255     1.171    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.028     1.199 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.199    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X35Y40         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.015     1.015    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y40                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.178     0.837    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.034     0.871    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X35Y40  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X35Y40  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X35Y40  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/U0/CLK_IN1
  To Clock:  mmcm_inst/U0/CLK_IN1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/U0/CLK_IN1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/CLK_IN1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm
  To Clock:  CLK_OUT1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_mmcm rise@10.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 0.496ns (8.330%)  route 5.458ns (91.670%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 7.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.674ns
    Clock Pessimism Removal (CPR):    -0.705ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           1.081     1.081    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.808    -2.674    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X26Y39                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.223    -2.451 f  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=200, routed)         2.852     0.401    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/n_13_U_XSDB_SLAVE
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.051     0.452 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_21/O
                         net (fo=10, routed)          1.353     1.806    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/I1
    SLICE_X48Y26         LUT5 (Prop_lut5_I4_O)        0.136     1.942 f  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[11]_i_9/O
                         net (fo=1, routed)           0.367     2.309    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/I19
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.043     2.352 f  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[11]_i_3/O
                         net (fo=1, routed)           0.885     3.237    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/n_0_slaveRegDo_mux_0[11]_i_3
    SLICE_X23Y34         LUT4 (Prop_lut4_I1_O)        0.043     3.280 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[11]_i_1/O
                         net (fo=1, routed)           0.000     3.280    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/n_19_reg_2
    SLICE_X23Y34         FDRE                                         r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                     10.000    10.000 r  
    AD12                 IBUFDS                       0.000    10.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.986    10.986    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.227 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.232    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.315 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.669     7.984    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X23Y34                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism             -0.705     7.279    
                         clock uncertainty           -0.066     7.213    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)        0.033     7.246    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  3.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm rise@0.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.503     0.503    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        0.696    -0.875    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/I1
    SLICE_X15Y52                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.100    -0.775 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.721    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/n_0_shadow_reg[13]
    SLICE_X14Y52         LUT6 (Prop_lut6_I0_O)        0.028    -0.693 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[12]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.693    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/n_0_shadow[12]_i_1__6
    SLICE_X14Y52         FDRE                                         r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.553     0.553    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        0.937    -0.966    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/I1
    SLICE_X14Y52                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.102    -0.864    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.087    -0.777    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm
Waveform:           { 0 5 }
Period:             10.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X0Y20     ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X6Y32      dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X6Y32      dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm
  To Clock:  CLK_OUT2_mmcm

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT2_mmcm
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y0  idelayctrl_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y0  idelayctrl_inst/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y12   mmcm_inst/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT3_mmcm_adac rise@61.035ns)
  Data Path Delay:        1.587ns  (logic 0.302ns (19.035%)  route 1.285ns (80.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.620ns = ( 65.724 - 65.104 ) 
    Source Clock Delay      (SCD):    0.539ns = ( 61.574 - 61.035 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                     61.035    61.035 r  
    AD23                                              0.000    61.035 r  clk_ab_p
                         net (fo=0)                   0.000    61.035    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755    61.790 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    61.790    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    62.456 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900    65.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    57.196 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    59.665    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    59.758 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.816    61.574    n_2_mmcm_adac_inst
    SLICE_X16Y48                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDPE (Prop_fdpe_C_Q)         0.259    61.833 r  rst_reg/Q
                         net (fo=80, routed)          1.285    63.118    DUC_DDC_inst/rst
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.043    63.161 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000    63.161    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X36Y22         FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.653    65.724    DUC_DDC_inst/I2
    SLICE_X36Y22                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism             -0.386    65.337    
                         clock uncertainty           -0.206    65.131    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.034    65.165    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         65.165    
                         arrival time                         -63.161    
  -------------------------------------------------------------------
                         slack                                  2.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.146ns (16.946%)  route 0.716ns (83.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.748     0.832    n_2_mmcm_adac_inst
    SLICE_X16Y48                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDPE (Prop_fdpe_C_Q)         0.118     0.950 r  rst_reg/Q
                         net (fo=80, routed)          0.716     1.665    DUC_DDC_inst/rst
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.028     1.693 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000     1.693    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X36Y22         FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.984     1.126    DUC_DDC_inst/I2
    SLICE_X36Y22                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism              0.014     1.141    
                         clock uncertainty            0.206     1.347    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.060     1.407    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT2_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 ADC_auto_calibration_chA/iDelay_INC_sig_r_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            iDelay_INC_cha_r_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT2_mmcm_adac rise@8.138ns - CLK_OUT3_mmcm_adac rise@4.069ns)
  Data Path Delay:        1.439ns  (logic 0.302ns (20.981%)  route 1.137ns (79.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.690ns = ( 8.828 - 8.138 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 4.653 - 4.069 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     4.824 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.824    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     5.490 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     8.390    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160     0.230 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469     2.699    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.792 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.861     4.653    ADC_auto_calibration_chA/I2
    SLICE_X2Y19                                                       r  ADC_auto_calibration_chA/iDelay_INC_sig_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.259     4.912 r  ADC_auto_calibration_chA/iDelay_INC_sig_r_reg/Q
                         net (fo=2, routed)           1.137     6.050    ADC_auto_calibration_chA/iDelay_INC_sig_r
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.043     6.093 r  ADC_auto_calibration_chA/iDelay_INC_cha_r_i_1/O
                         net (fo=1, routed)           0.000     6.093    iDelay_INC0_in
    SLICE_X1Y19          FDCE                                         r  iDelay_INC_cha_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      8.138     8.138 r  
    AD23                                              0.000     8.138 r  clk_ab_p
                         net (fo=0)                   0.000     8.138    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     8.816 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     8.816    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.391 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    11.817    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     4.686 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.022    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.105 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.723     8.828    clk_out2
    SLICE_X1Y19                                                       r  iDelay_INC_cha_r_reg/C
                         clock pessimism             -0.386     8.441    
                         clock uncertainty           -0.183     8.259    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.034     8.293    iDelay_INC_cha_r_reg
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  2.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ADC_auto_calibration_chB/iDelay_INC_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            iserdes_rst_chb_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT2_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.130ns (18.481%)  route 0.573ns (81.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.774     0.858    ADC_auto_calibration_chB/I2
    SLICE_X0Y32                                                       r  ADC_auto_calibration_chB/iDelay_INC_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.100     0.958 r  ADC_auto_calibration_chB/iDelay_INC_sig_reg/Q
                         net (fo=4, routed)           0.573     1.531    ADC_auto_calibration_chB/n_0_iDelay_INC_sig_reg
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.030     1.561 r  ADC_auto_calibration_chB/iserdes_rst_chb_i_1/O
                         net (fo=1, routed)           0.000     1.561    iserdes_rst_chb0
    SLICE_X1Y31          FDCE                                         r  iserdes_rst_chb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.031     1.173    clk_out2
    SLICE_X1Y31                                                       r  iserdes_rst_chb_reg/C
                         clock pessimism              0.014     1.188    
                         clock uncertainty            0.183     1.370    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.075     1.445    iserdes_rst_chb_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.223ns (15.437%)  route 1.222ns (84.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 4.692 - 4.069 ) 
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.788     0.511    DUC_DDC_inst/I2
    SLICE_X36Y22                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.223     0.734 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           1.222     1.956    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X33Y22         FDRE                                         r  DUC_DDC_inst/debounce_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.656     4.692    DUC_DDC_inst/I1
    SLICE_X33Y22                                                      r  DUC_DDC_inst/debounce_rst_r_reg/C
                         clock pessimism             -0.386     4.305    
                         clock uncertainty           -0.206     4.099    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)       -0.010     4.089    DUC_DDC_inst/debounce_rst_r_reg
  -------------------------------------------------------------------
                         required time                          4.089    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                  2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.100ns (13.521%)  route 0.640ns (86.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.725     0.809    DUC_DDC_inst/I2
    SLICE_X36Y22                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.100     0.909 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           0.640     1.548    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X33Y22         FDRE                                         r  DUC_DDC_inst/debounce_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.986     1.128    DUC_DDC_inst/I1
    SLICE_X33Y22                                                      r  DUC_DDC_inst/debounce_rst_r_reg/C
                         clock pessimism              0.014     1.143    
                         clock uncertainty            0.206     1.349    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.047     1.396    DUC_DDC_inst/debounce_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 io_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data[4].oserdes_data/RST
                            (rising edge-triggered cell OSERDESE2 clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.475%)  route 2.408ns (91.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.594ns = ( 4.663 - 4.069 ) 
    Source Clock Delay      (SCD):    0.424ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.701     0.424    clk_out2
    SLICE_X0Y54                                                       r  io_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.223     0.647 r  io_rst_reg/Q
                         net (fo=14, routed)          2.408     3.056    n_0_io_rst_reg
    OLOGIC_X0Y54         OSERDESE2                                    r  dac_data[4].oserdes_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.627     4.663    n_2_mmcm_adac_inst
    OLOGIC_X0Y54                                                      r  dac_data[4].oserdes_data/CLKDIV
                         clock pessimism             -0.386     4.276    
                         clock uncertainty           -0.183     4.094    
    OLOGIC_X0Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     3.641    dac_data[4].oserdes_data
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adc_data_a[5].ISERDESE2_adc_cha/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_dout_i_245_76_MSPS_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.221ns (32.289%)  route 0.463ns (67.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.783     0.867    clk_out2
    ILOGIC_X0Y2                                                       r  adc_data_a[5].ISERDESE2_adc_cha/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y2          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     1.060 r  adc_data_a[5].ISERDESE2_adc_cha/Q3
                         net (fo=1, routed)           0.463     1.523    ADC_auto_calibration_chA/cha_sdr_sample0[11]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.028     1.551 r  ADC_auto_calibration_chA/adc_dout_i_245_76_MSPS[11]_i_1/O
                         net (fo=1, routed)           0.000     1.551    n_8_ADC_auto_calibration_chA
    SLICE_X0Y4           FDRE                                         r  adc_dout_i_245_76_MSPS_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.040     1.182    n_2_mmcm_adac_inst
    SLICE_X0Y4                                                        r  adc_dout_i_245_76_MSPS_reg[11]/C
                         clock pessimism              0.014     1.197    
                         clock uncertainty            0.183     1.379    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.060     1.439    adc_dout_i_245_76_MSPS_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_vin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_r_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT4_mmcm_adac rise@2.034ns)
  Data Path Delay:        1.493ns  (logic 0.223ns (14.940%)  route 1.270ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 4.692 - 4.069 ) 
    Source Clock Delay      (SCD):    0.517ns = ( 2.552 - 2.034 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     2.789 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.789    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     3.455 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     6.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -1.804 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469     0.665    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.758 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        1.794     2.552    DUC_DDC_inst/duc_umts_k7_inst/CLK
    SLICE_X37Y17                                                      r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_vin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.223     2.775 r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_vin_reg/Q
                         net (fo=2, routed)           1.270     4.045    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mixer_vin
    SLICE_X38Y17         SRL16E                                       r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_r_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.656     4.692    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/I1
    SLICE_X38Y17                                                      r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_r_reg_srl2/CLK
                         clock pessimism             -0.386     4.305    
                         clock uncertainty           -0.177     4.128    
    SLICE_X38Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     4.097    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_r_reg_srl2
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  0.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_dout_i_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/baseband_out_i_sig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.146ns (20.977%)  route 0.550ns (79.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        0.736     0.820    DUC_DDC_inst/CLK
    SLICE_X12Y27                                                      r  DUC_DDC_inst/ddc_dout_i_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.118     0.938 r  DUC_DDC_inst/ddc_dout_i_r_reg[15]/Q
                         net (fo=1, routed)           0.550     1.488    DUC_DDC_inst/ddc_dout_i_r[15]
    SLICE_X12Y35         LUT3 (Prop_lut3_I1_O)        0.028     1.516 r  DUC_DDC_inst/baseband_out_i_sig[15]_i_1/O
                         net (fo=1, routed)           0.000     1.516    DUC_DDC_inst/n_0_baseband_out_i_sig[15]_i_1
    SLICE_X12Y35         FDRE                                         r  DUC_DDC_inst/baseband_out_i_sig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.003     1.145    DUC_DDC_inst/I1
    SLICE_X12Y35                                                      r  DUC_DDC_inst/baseband_out_i_sig_reg[15]/C
                         clock pessimism              0.014     1.160    
                         clock uncertainty            0.177     1.337    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.087     1.424    DUC_DDC_inst/baseband_out_i_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/signal_vout_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/signal_vout_edge_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.223ns (16.258%)  route 1.149ns (83.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns = ( 2.593 - 2.034 ) 
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.726     0.449    DUC_DDC_inst/I2
    SLICE_X51Y19                                                      r  DUC_DDC_inst/signal_vout_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.223     0.672 r  DUC_DDC_inst/signal_vout_edge_reg/Q
                         net (fo=2, routed)           1.149     1.821    DUC_DDC_inst/signal_vout_edge
    SLICE_X50Y19         FDRE                                         r  DUC_DDC_inst/signal_vout_edge_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        1.592     2.593    DUC_DDC_inst/CLK
    SLICE_X50Y19                                                      r  DUC_DDC_inst/signal_vout_edge_r_reg/C
                         clock pessimism             -0.386     2.207    
                         clock uncertainty           -0.206     2.001    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.011     2.012    DUC_DDC_inst/signal_vout_edge_r_reg
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/imp_dout_i_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.128ns (17.830%)  route 0.590ns (82.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.815ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.731     0.815    DUC_DDC_inst/I2
    SLICE_X37Y16                                                      r  DUC_DDC_inst/imp_dout_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.100     0.915 r  DUC_DDC_inst/imp_dout_i_reg/Q
                         net (fo=1, routed)           0.590     1.504    DUC_DDC_inst/imp_dout_i
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.028     1.532 r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.532    DUC_DDC_inst/n_0_imp_dout_i_491_52_Mhz_i_1
    SLICE_X37Y21         FDRE                                         r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        0.985     1.127    DUC_DDC_inst/CLK
    SLICE_X37Y21                                                      r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/C
                         clock pessimism              0.014     1.142    
                         clock uncertainty            0.206     1.348    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.060     1.408    DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :           48  Failing Endpoints,  Worst Slack       -0.188ns,  Total Violation       -4.122ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/tuning_word_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.302ns (20.707%)  route 1.156ns (79.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 2.677 - 2.034 ) 
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.816     0.539    n_2_mmcm_adac_inst
    SLICE_X16Y48                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDPE (Prop_fdpe_C_Q)         0.259     0.798 r  rst_reg/Q
                         net (fo=80, routed)          0.529     1.327    DUC_DDC_inst/rst
    SLICE_X19Y47         LUT3 (Prop_lut3_I0_O)        0.043     1.370 r  DUC_DDC_inst/tuning_word[0]_i_1/O
                         net (fo=16, routed)          0.628     1.998    DUC_DDC_inst/n_0_tuning_word[0]_i_1
    SLICE_X19Y45         FDRE                                         r  DUC_DDC_inst/tuning_word_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        1.676     2.677    DUC_DDC_inst/CLK
    SLICE_X19Y45                                                      r  DUC_DDC_inst/tuning_word_reg[10]/C
                         clock pessimism             -0.386     2.291    
                         clock uncertainty           -0.177     2.114    
    SLICE_X19Y45         FDRE (Setup_fdre_C_R)       -0.304     1.810    DUC_DDC_inst/tuning_word_reg[10]
  -------------------------------------------------------------------
                         required time                          1.810    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 -0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_umts_k7_inst/transition_491_52MHz_r_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/ddc_umts_k7_inst/mixer_vout_491_52MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT3_mmcm_adac fall@2.034ns)
  Data Path Delay:        0.670ns  (logic 0.135ns (20.136%)  route 0.535ns (79.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 3.170 - 2.034 ) 
    Source Clock Delay      (SCD):    0.817ns = ( 2.851 - 2.034 ) 
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac fall edge)
                                                      2.034     2.034 f  
    AD23                                              0.000     2.034 f  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     2.414 f  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.414    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     2.678 f  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     4.219    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254     0.965 f  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     2.092    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.118 f  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.733     2.851    DUC_DDC_inst/ddc_umts_k7_inst/I1
    SLICE_X31Y18                                                      r  DUC_DDC_inst/ddc_umts_k7_inst/transition_491_52MHz_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.107     2.958 r  DUC_DDC_inst/ddc_umts_k7_inst/transition_491_52MHz_r_reg/Q
                         net (fo=1, routed)           0.535     3.494    DUC_DDC_inst/ddc_umts_k7_inst/transition_491_52MHz_r
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.028     3.522 r  DUC_DDC_inst/ddc_umts_k7_inst/mixer_vout_491_52MHz_i_1/O
                         net (fo=1, routed)           0.000     3.522    DUC_DDC_inst/ddc_umts_k7_inst/n_0_mixer_vout_491_52MHz_i_1
    SLICE_X27Y18         FDRE                                         r  DUC_DDC_inst/ddc_umts_k7_inst/mixer_vout_491_52MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     2.486 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.486    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     2.817 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     4.675    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724     0.951 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     2.147    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.177 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5882, routed)        0.993     3.170    DUC_DDC_inst/ddc_umts_k7_inst/CLK
    SLICE_X27Y18                                                      r  DUC_DDC_inst/ddc_umts_k7_inst/mixer_vout_491_52MHz_reg/C
                         clock pessimism              0.014     3.184    
                         clock uncertainty            0.177     3.361    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.060     3.421    DUC_DDC_inst/ddc_umts_k7_inst/mixer_vout_491_52MHz_reg
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       60.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       27.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.133ns (16.920%)  route 0.653ns (83.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 32.270 - 30.000 ) 
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.015     1.015    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y40                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.098     1.113 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.416     1.529    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X47Y40         LUT2 (Prop_lut2_I1_O)        0.035     1.564 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.237     1.801    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X47Y37         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515    61.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.729    62.270    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X47Y37                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    62.270    
                         clock uncertainty           -0.035    62.234    
    SLICE_X47Y37         FDCE (Setup_fdce_C_CE)      -0.119    62.115    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         62.115    
                         arrival time                          -1.801    
  -------------------------------------------------------------------
                         slack                                 60.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.453ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.913ns  (logic 0.168ns (18.391%)  route 0.745ns (81.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.354    61.354    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y40                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.132    61.486 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.410    61.896    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.036    61.932 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.336    62.268    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y40         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855    32.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    32.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.805    34.753    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y40                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    34.753    
                         clock uncertainty            0.035    34.788    
    SLICE_X34Y40         FDRE (Hold_fdre_C_R)         0.026    34.814    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.814    
                         arrival time                          62.268    
  -------------------------------------------------------------------
                         slack                                 27.453    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_mmcm
  To Clock:  CLK_OUT1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_mmcm rise@10.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.310ns (9.052%)  route 3.115ns (90.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 8.047 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.749ns
    Clock Pessimism Removal (CPR):    -0.705ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           1.081     1.081    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.733    -2.749    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y36                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.259    -2.490 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         1.142    -1.348    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.051    -1.297 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.973     0.676    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X0Y48          FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                     10.000    10.000 r  
    AD12                 IBUFDS                       0.000    10.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.986    10.986    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.227 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.232    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.315 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.732     8.047    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y48                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.705     7.342    
                         clock uncertainty           -0.066     7.276    
    SLICE_X0Y48          FDPE (Recov_fdpe_C_PRE)     -0.269     7.007    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                  6.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm rise@0.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.863%)  route 0.101ns (50.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.503     0.503    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        0.780    -0.791    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.100    -0.691 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101    -0.590    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X1Y45          FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.553     0.553    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2844, routed)        1.040    -0.863    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y45                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.086    -0.777    
    SLICE_X1Y45          FDCE (Remov_fdce_C_CLR)     -0.069    -0.846    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        1.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/imp_dout_i_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT3_mmcm_adac rise@61.035ns)
  Data Path Delay:        1.968ns  (logic 0.259ns (13.162%)  route 1.709ns (86.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 65.730 - 65.104 ) 
    Source Clock Delay      (SCD):    0.539ns = ( 61.574 - 61.035 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                     61.035    61.035 r  
    AD23                                              0.000    61.035 r  clk_ab_p
                         net (fo=0)                   0.000    61.035    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755    61.790 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    61.790    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    62.456 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900    65.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    57.196 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    59.665    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    59.758 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        1.816    61.574    n_2_mmcm_adac_inst
    SLICE_X16Y48                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDPE (Prop_fdpe_C_Q)         0.259    61.833 f  rst_reg/Q
                         net (fo=80, routed)          1.709    63.542    DUC_DDC_inst/rst
    SLICE_X37Y16         FDCE                                         f  DUC_DDC_inst/imp_dout_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.659    65.730    DUC_DDC_inst/I2
    SLICE_X37Y16                                                      r  DUC_DDC_inst/imp_dout_i_reg/C
                         clock pessimism             -0.386    65.343    
                         clock uncertainty           -0.206    65.137    
    SLICE_X37Y16         FDCE (Recov_fdce_C_CLR)     -0.212    64.925    DUC_DDC_inst/imp_dout_i_reg
  -------------------------------------------------------------------
                         required time                         64.925    
                         arrival time                         -63.542    
  -------------------------------------------------------------------
                         slack                                  1.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.118ns (12.845%)  route 0.801ns (87.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1476, routed)        0.748     0.832    n_2_mmcm_adac_inst
    SLICE_X16Y48                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDPE (Prop_fdpe_C_Q)         0.118     0.950 f  rst_reg/Q
                         net (fo=80, routed)          0.801     1.750    DUC_DDC_inst/rst
    SLICE_X40Y22         FDCE                                         f  DUC_DDC_inst/debounce_rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.982     1.124    DUC_DDC_inst/I2
    SLICE_X40Y22                                                      r  DUC_DDC_inst/debounce_rst_reg/C
                         clock pessimism              0.014     1.139    
                         clock uncertainty            0.206     1.345    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.276    DUC_DDC_inst/debounce_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.576ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.457ns (11.154%)  route 3.640ns (88.846%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 34.223 - 30.000 ) 
    Source Clock Delay      (SCD):    4.753ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.805     4.753    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y40                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.223     4.976 f  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.277     5.252    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.051     5.303 f  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.746     6.050    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.136     6.186 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.552     6.737    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.047     6.784 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          2.066     8.850    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X3Y33          FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.415    32.415    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    32.498 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.725    34.223    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X3Y33                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.542    34.765    
                         clock uncertainty           -0.035    34.729    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.303    34.426    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         34.426    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 25.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.203%)  route 0.107ns (51.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.778     2.319    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X0Y39                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDPE (Prop_fdpe_C_Q)         0.100     2.419 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     2.526    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[0]
    SLICE_X2Y39          FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.038     2.849    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X2Y39                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.516     2.333    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.050     2.283    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.243    





