Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:32:10 2022
****************************************


  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          4.6161                     2.4060 &   4.4060 r
  la_data_in[25] (net)                                   2   0.2722 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4060 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5118   4.6183   0.9500  -2.0232  -2.0652 &   2.3409 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1472   0.9500            0.0857 &   2.4266 r
  mprj/buf_i[153] (net)                                  2   0.0102 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0368   0.1472   0.9500  -0.0166  -0.0173 &   2.4093 r
  data arrival time                                                                                                  2.4093

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4658   1.0500   0.0000   1.2816 &   4.3202 r
  clock reconvergence pessimism                                                                           0.0000     4.3202
  clock uncertainty                                                                                       0.1000     4.4202
  library hold time                                                                     1.0000            0.1539     4.5741
  data required time                                                                                                 4.5741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5741
  data arrival time                                                                                                 -2.4093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2057 
  total derate : arrival time                                                                             0.1096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3153 

  slack (with derating applied) (VIOLATED)                                                               -2.1647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8494 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          4.6434                     2.4213 &   4.4213 r
  la_data_in[24] (net)                                   2   0.2738 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4213 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5732   4.6455   0.9500  -2.0521  -2.0959 &   2.3254 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1522   0.9500            0.0891 &   2.4145 r
  mprj/buf_i[152] (net)                                  2   0.0125 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1522   0.9500   0.0000   0.0001 &   2.4146 r
  data arrival time                                                                                                  2.4146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4658   1.0500   0.0000   1.2765 &   4.3151 r
  clock reconvergence pessimism                                                                           0.0000     4.3151
  clock uncertainty                                                                                       0.1000     4.4151
  library hold time                                                                     1.0000            0.1537     4.5688
  data required time                                                                                                 4.5688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5688
  data arrival time                                                                                                 -2.4146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2055 
  total derate : arrival time                                                                             0.1104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3159 

  slack (with derating applied) (VIOLATED)                                                               -2.1541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8383 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             4.5398                     2.3715 &   4.3715 r
  la_oenb[21] (net)                                      2   0.2680 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3715 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4809   4.5416   0.9500  -2.0075  -2.0551 &   2.3164 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1523   0.9500            0.0951 &   2.4115 r
  mprj/buf_i[85] (net)                                   2   0.0132 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0466   0.1523   0.9500  -0.0220  -0.0230 &   2.3885 r
  data arrival time                                                                                                  2.3885

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1451 &   4.1837 r
  clock reconvergence pessimism                                                                           0.0000     4.1837
  clock uncertainty                                                                                       0.1000     4.2837
  library hold time                                                                     1.0000            0.1537     4.4374
  data required time                                                                                                 4.4374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4374
  data arrival time                                                                                                 -2.3885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1992 
  total derate : arrival time                                                                             0.1093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3085 

  slack (with derating applied) (VIOLATED)                                                               -2.0489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7404 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             4.4539                     2.3215 &   4.3215 r
  la_oenb[22] (net)                                      2   0.2625 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3215 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0361   4.4558   0.9500  -1.7625  -1.7945 &   2.5270 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1663   0.9500            0.1121 &   2.6391 r
  mprj/buf_i[86] (net)                                   2   0.0222 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0458   0.1663   0.9500  -0.0221  -0.0228 &   2.6162 r
  data arrival time                                                                                                  2.6162

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4658   1.0500   0.0000   1.2823 &   4.3209 r
  clock reconvergence pessimism                                                                           0.0000     4.3209
  clock uncertainty                                                                                       0.1000     4.4209
  library hold time                                                                     1.0000            0.1531     4.5740
  data required time                                                                                                 4.5740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5740
  data arrival time                                                                                                 -2.6162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.0981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3039 

  slack (with derating applied) (VIOLATED)                                                               -1.9578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6539 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             4.5776                     2.3874 &   4.3874 r
  la_oenb[24] (net)                                      2   0.2700 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3874 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0887   4.5796   0.9500  -1.8223  -1.8558 &   2.5316 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1458   0.9500            0.0865 &   2.6182 r
  mprj/buf_i[88] (net)                                   2   0.0097 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0150   0.1458   0.9500  -0.0041  -0.0042 &   2.6140 r
  data arrival time                                                                                                  2.6140

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4658   1.0500   0.0000   1.2787 &   4.3173 r
  clock reconvergence pessimism                                                                           0.0000     4.3173
  clock uncertainty                                                                                       0.1000     4.4173
  library hold time                                                                     1.0000            0.1540     4.5713
  data required time                                                                                                 4.5713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5713
  data arrival time                                                                                                 -2.6140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2056 
  total derate : arrival time                                                                             0.0989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3045 

  slack (with derating applied) (VIOLATED)                                                               -1.9573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6528 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             4.4502                     2.3197 &   4.3197 r
  la_oenb[23] (net)                                      2   0.2623 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3197 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0148   4.4521   0.9500  -1.7692  -1.8017 &   2.5180 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1572   0.9500            0.1045 &   2.6225 r
  mprj/buf_i[87] (net)                                   2   0.0167 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1572   0.9500   0.0000   0.0002 &   2.6227 r
  data arrival time                                                                                                  2.6227

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4658   1.0500   0.0000   1.2771 &   4.3157 r
  clock reconvergence pessimism                                                                           0.0000     4.3157
  clock uncertainty                                                                                       0.1000     4.4157
  library hold time                                                                     1.0000            0.1535     4.5692
  data required time                                                                                                 4.5692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5692
  data arrival time                                                                                                 -2.6227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2055 
  total derate : arrival time                                                                             0.0969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3024 

  slack (with derating applied) (VIOLATED)                                                               -1.9464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6440 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                          5.2723                     2.7452 &   4.7452 r
  la_data_in[31] (net)                                   2   0.3109 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7452 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8249   5.2757   0.9500  -2.1388  -2.1685 &   2.5767 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1505   0.9500            0.0510 &   2.6276 r
  mprj/buf_i[159] (net)                                  1   0.0074 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1505   0.9500   0.0000   0.0001 &   2.6277 r
  data arrival time                                                                                                  2.6277

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2754 &   4.3140 r
  clock reconvergence pessimism                                                                           0.0000     4.3140
  clock uncertainty                                                                                       0.1000     4.4140
  library hold time                                                                     1.0000            0.1538     4.5678
  data required time                                                                                                 4.5678
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5678
  data arrival time                                                                                                 -2.6277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2054 
  total derate : arrival time                                                                             0.1137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3191 

  slack (with derating applied) (VIOLATED)                                                               -1.9401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6209 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             4.3389                     2.2622 &   4.2622 r
  la_oenb[20] (net)                                      2   0.2558 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2622 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0385   4.3407   0.9500  -1.7461  -1.7803 &   2.4818 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1550   0.9500            0.1087 &   2.5905 r
  mprj/buf_i[84] (net)                                   2   0.0163 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0593   0.1550   0.9500  -0.0271  -0.0283 &   2.5622 r
  data arrival time                                                                                                  2.5622

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1483 &   4.1869 r
  clock reconvergence pessimism                                                                           0.0000     4.1869
  clock uncertainty                                                                                       0.1000     4.2869
  library hold time                                                                     1.0000            0.1536     4.4404
  data required time                                                                                                 4.4404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4404
  data arrival time                                                                                                 -2.5622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0972 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2966 

  slack (with derating applied) (VIOLATED)                                                               -1.8782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5817 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          4.3596                     2.2760 &   4.2760 r
  la_data_in[21] (net)                                   2   0.2572 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2760 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0478   4.3613   0.9500  -1.7499  -1.7864 &   2.4896 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1535   0.9500            0.1063 &   2.5958 r
  mprj/buf_i[149] (net)                                  2   0.0152 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0407   0.1535   0.9500  -0.0186  -0.0194 &   2.5765 r
  data arrival time                                                                                                  2.5765

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1445 &   4.1831 r
  clock reconvergence pessimism                                                                           0.0000     4.1831
  clock uncertainty                                                                                       0.1000     4.2831
  library hold time                                                                     1.0000            0.1536     4.4367
  data required time                                                                                                 4.4367
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4367
  data arrival time                                                                                                 -2.5765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8602

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1992 
  total derate : arrival time                                                                             0.0967 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2959 

  slack (with derating applied) (VIOLATED)                                                               -1.8602 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5643 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             4.7438                     2.4712 &   4.4712 r
  la_oenb[13] (net)                                      2   0.2796 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4712 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4294   4.7464   0.9500  -1.9287  -1.9610 &   2.5102 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1690   0.9500            0.0984 &   2.6086 r
  mprj/buf_i[77] (net)                                   2   0.0214 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0185   0.1690   0.9500  -0.0090  -0.0091 &   2.5995 r
  data arrival time                                                                                                  2.5995

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1446 &   4.1831 r
  clock reconvergence pessimism                                                                           0.0000     4.1831
  clock uncertainty                                                                                       0.1000     4.2831
  library hold time                                                                     1.0000            0.1530     4.4361
  data required time                                                                                                 4.4361
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4361
  data arrival time                                                                                                 -2.5995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1992 
  total derate : arrival time                                                                             0.1055 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3046 

  slack (with derating applied) (VIOLATED)                                                               -1.8366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5320 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             4.7599                     2.4768 &   4.4768 r
  la_oenb[12] (net)                                      2   0.2804 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4768 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2862   4.7628   0.9500  -1.8599  -1.8857 &   2.5911 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1647   0.9500            0.0938 &   2.6850 r
  mprj/buf_i[76] (net)                                   2   0.0188 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0492   0.1647   0.9500  -0.0232  -0.0241 &   2.6609 r
  data arrival time                                                                                                  2.6609

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1495 &   4.1881 r
  clock reconvergence pessimism                                                                           0.0000     4.1881
  clock uncertainty                                                                                       0.1000     4.2881
  library hold time                                                                     1.0000            0.1532     4.4412
  data required time                                                                                                 4.4412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4412
  data arrival time                                                                                                 -2.6609
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.1026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3021 

  slack (with derating applied) (VIOLATED)                                                               -1.7803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4783 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             5.2720                     2.7365 &   4.7365 r
  la_oenb[43] (net)                                      2   0.3102 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7365 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5627   5.2763   0.9500  -1.9885  -2.0012 &   2.7353 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1883   0.9500            0.0862 &   2.8216 r
  mprj/buf_i[107] (net)                                  2   0.0287 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0911   0.1883   0.9500  -0.0435  -0.0452 &   2.7764 r
  data arrival time                                                                                                  2.7764

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2655 &   4.3041 r
  clock reconvergence pessimism                                                                           0.0000     4.3041
  clock uncertainty                                                                                       0.1000     4.4041
  library hold time                                                                     1.0000            0.1521     4.5562
  data required time                                                                                                 4.5562
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5562
  data arrival time                                                                                                 -2.7764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2050 
  total derate : arrival time                                                                             0.1107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3157 

  slack (with derating applied) (VIOLATED)                                                               -1.7799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4642 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             4.8757                     2.5389 &   4.5389 r
  la_oenb[11] (net)                                      2   0.2874 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5389 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3569   4.8785   0.9500  -1.8852  -1.9117 &   2.6272 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1667   0.9500            0.0892 &   2.7164 r
  mprj/buf_i[75] (net)                                   2   0.0190 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0482   0.1667   0.9500  -0.0224  -0.0233 &   2.6931 r
  data arrival time                                                                                                  2.6931

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1498 &   4.1884 r
  clock reconvergence pessimism                                                                           0.0000     4.1884
  clock uncertainty                                                                                       0.1000     4.2884
  library hold time                                                                     1.0000            0.1531     4.4414
  data required time                                                                                                 4.4414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4414
  data arrival time                                                                                                 -2.6931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.1037 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3031 

  slack (with derating applied) (VIOLATED)                                                               -1.7483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4452 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          4.5116                     2.3527 &   4.3527 r
  la_data_in[22] (net)                                   2   0.2660 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3527 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8267   4.5135   0.9500  -1.6884  -1.7171 &   2.6356 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1585   0.9500            0.1022 &   2.7378 r
  mprj/buf_i[150] (net)                                  2   0.0170 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0212   0.1585   0.9500  -0.0097  -0.0100 &   2.7278 r
  data arrival time                                                                                                  2.7278

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1408 &   4.1794 r
  clock reconvergence pessimism                                                                           0.0000     4.1794
  clock uncertainty                                                                                       0.1000     4.2794
  library hold time                                                                     1.0000            0.1534     4.4328
  data required time                                                                                                 4.4328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4328
  data arrival time                                                                                                 -2.7278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1990 
  total derate : arrival time                                                                             0.0932 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2922 

  slack (with derating applied) (VIOLATED)                                                               -1.7050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4128 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          4.8281                     2.5186 &   4.5186 r
  la_data_in[34] (net)                                   2   0.2849 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5186 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9396   4.8305   0.9500  -1.7136  -1.7355 &   2.7830 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1522   0.9500            0.0785 &   2.8615 r
  mprj/buf_i[162] (net)                                  2   0.0113 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1522   0.9500   0.0000   0.0001 &   2.8616 r
  data arrival time                                                                                                  2.8616

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2700 &   4.3086 r
  clock reconvergence pessimism                                                                           0.0000     4.3086
  clock uncertainty                                                                                       0.1000     4.4086
  library hold time                                                                     1.0000            0.1537     4.5623
  data required time                                                                                                 4.5623
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5623
  data arrival time                                                                                                 -2.8616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0932 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2983 

  slack (with derating applied) (VIOLATED)                                                               -1.7007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4023 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           5.8366                     3.0300 &   5.0300 r
  la_data_in[3] (net)                                    2   0.3437 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.0300 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3288   5.8418   0.9500  -2.3984  -2.4198 &   2.6102 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1652   0.9500            0.0334 &   2.6436 r
  mprj/buf_i[131] (net)                                  2   0.0111 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0095   0.1652   0.9500  -0.0039  -0.0040 &   2.6396 r
  data arrival time                                                                                                  2.6396

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4378   1.0500   0.0000   1.0015 &   4.0401 r
  clock reconvergence pessimism                                                                           0.0000     4.0401
  clock uncertainty                                                                                       0.1000     4.1401
  library hold time                                                                     1.0000            0.1531     4.2933
  data required time                                                                                                 4.2933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2933
  data arrival time                                                                                                 -2.6396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.1271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3195 

  slack (with derating applied) (VIOLATED)                                                               -1.6537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3342 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             4.5519                     2.3750 &   4.3750 r
  la_oenb[27] (net)                                      2   0.2685 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3750 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7398   4.5539   0.9500  -1.6291  -1.6540 &   2.7210 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1580   0.9500            0.0995 &   2.8206 r
  mprj/buf_i[91] (net)                                   2   0.0164 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0771   0.1580   0.9500  -0.0350  -0.0366 &   2.7839 r
  data arrival time                                                                                                  2.7839

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1383 &   4.1769 r
  clock reconvergence pessimism                                                                           0.0000     4.1769
  clock uncertainty                                                                                       0.1000     4.2769
  library hold time                                                                     1.0000            0.1535     4.4304
  data required time                                                                                                 4.4304
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4304
  data arrival time                                                                                                 -2.7839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1989 
  total derate : arrival time                                                                             0.0914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2903 

  slack (with derating applied) (VIOLATED)                                                               -1.6464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3561 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                             6.1493                     3.2017 &   5.2017 r
  la_oenb[55] (net)                                      2   0.3628 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.2017 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1659   6.1536   0.9500  -2.4033  -2.4234 &   2.7783 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2510   0.9500            0.0920 &   2.8703 r
  mprj/buf_i[119] (net)                                  2   0.0568 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1888   0.2511   0.9500  -0.0973  -0.0995 &   2.7708 r
  data arrival time                                                                                                  2.7708

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4372   1.0500   0.0000   1.1283 &   4.1669 r
  clock reconvergence pessimism                                                                           0.0000     4.1669
  clock uncertainty                                                                                       0.1000     4.2669
  library hold time                                                                     1.0000            0.1494     4.4163
  data required time                                                                                                 4.4163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4163
  data arrival time                                                                                                 -2.7708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1984 
  total derate : arrival time                                                                             0.1353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3337 

  slack (with derating applied) (VIOLATED)                                                               -1.6455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3118 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.8922                     0.4867 &   2.4867 f
  io_in[19] (net)                                        2   0.0868 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4867 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8926   0.9500   0.0000   0.0105 &   2.4972 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1212   0.9500            0.3873 &   2.8845 f
  mprj/buf_i[211] (net)                                  2   0.0387 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1212   0.9500   0.0000   0.0010 &   2.8855 f
  data arrival time                                                                                                  2.8855

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1627 &   4.2013 r
  clock reconvergence pessimism                                                                           0.0000     4.2013
  clock uncertainty                                                                                       0.1000     4.3013
  library hold time                                                                     1.0000            0.2278     4.5292
  data required time                                                                                                 4.5292
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5292
  data arrival time                                                                                                 -2.8855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2001 
  total derate : arrival time                                                                             0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2210 

  slack (with derating applied) (VIOLATED)                                                               -1.6437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4227 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          4.6170                     2.4100 &   4.4100 r
  la_data_in[19] (net)                                   2   0.2725 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4100 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0252   4.6191   0.9500  -1.7492  -1.7797 &   2.6303 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1570   0.9500            0.0950 &   2.7254 r
  mprj/buf_i[147] (net)                                  2   0.0152 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0481   0.1570   0.9500  -0.0228  -0.0237 &   2.7016 r
  data arrival time                                                                                                  2.7016

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4431   1.0500   0.0000   1.0349 &   4.0734 r
  clock reconvergence pessimism                                                                           0.0000     4.0734
  clock uncertainty                                                                                       0.1000     4.1734
  library hold time                                                                     1.0000            0.1535     4.3269
  data required time                                                                                                 4.3269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3269
  data arrival time                                                                                                 -2.7016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1940 
  total derate : arrival time                                                                             0.0966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2906 

  slack (with derating applied) (VIOLATED)                                                               -1.6253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3347 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             3.4737                     1.8038 &   3.8038 r
  la_oenb[15] (net)                                      2   0.2040 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8038 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9664   3.4755   0.9500  -1.1179  -1.1285 &   2.6754 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1431   0.9500            0.1461 &   2.8215 r
  mprj/buf_i[79] (net)                                   2   0.0160 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0175   0.1431   0.9500  -0.0017  -0.0016 &   2.8199 r
  data arrival time                                                                                                  2.8199

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1492 &   4.1878 r
  clock reconvergence pessimism                                                                           0.0000     4.1878
  clock uncertainty                                                                                       0.1000     4.2878
  library hold time                                                                     1.0000            0.1541     4.4419
  data required time                                                                                                 4.4419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4419
  data arrival time                                                                                                 -2.8199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2655 

  slack (with derating applied) (VIOLATED)                                                               -1.6220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3565 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          4.5075                     2.3431 &   4.3431 r
  la_data_in[28] (net)                                   2   0.2653 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3431 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3205   4.5103   0.9500  -1.4317  -1.4393 &   2.9037 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1529   0.9500            0.0974 &   3.0011 r
  mprj/buf_i[156] (net)                                  2   0.0137 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0424   0.1529   0.9500  -0.0202  -0.0210 &   2.9801 r
  data arrival time                                                                                                  2.9801

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4658   1.0500   0.0000   1.2819 &   4.3205 r
  clock reconvergence pessimism                                                                           0.0000     4.3205
  clock uncertainty                                                                                       0.1000     4.4205
  library hold time                                                                     1.0000            0.1537     4.5742
  data required time                                                                                                 4.5742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5742
  data arrival time                                                                                                 -2.9801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2057 
  total derate : arrival time                                                                             0.0811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2868 

  slack (with derating applied) (VIOLATED)                                                               -1.5941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3073 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          4.4250                     2.2986 &   4.2986 r
  la_data_in[13] (net)                                   2   0.2603 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2986 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.5551   4.4279   0.9500  -1.5047  -1.5163 &   2.7823 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1563   0.9500            0.1050 &   2.8873 r
  mprj/buf_i[141] (net)                                  2   0.0163 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0061   0.1563   0.9500  -0.0005  -0.0003 &   2.8870 r
  data arrival time                                                                                                  2.8870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1495 &   4.1881 r
  clock reconvergence pessimism                                                                           0.0000     4.1881
  clock uncertainty                                                                                       0.1000     4.2881
  library hold time                                                                     1.0000            0.1535     4.4416
  data required time                                                                                                 4.4416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4416
  data arrival time                                                                                                 -2.8870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2836 

  slack (with derating applied) (VIOLATED)                                                               -1.5547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2711 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                             4.7270                     2.4592 &   4.4592 r
  la_oenb[32] (net)                                      2   0.2784 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4592 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5139   4.7299   0.9500  -1.4682  -1.4740 &   2.9853 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1487   0.9500            0.0808 &   3.0660 r
  mprj/buf_i[96] (net)                                   1   0.0102 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0501   0.1487   0.9500  -0.0232  -0.0242 &   3.0418 r
  data arrival time                                                                                                  3.0418

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2717 &   4.3103 r
  clock reconvergence pessimism                                                                           0.0000     4.3103
  clock uncertainty                                                                                       0.1000     4.4103
  library hold time                                                                     1.0000            0.1539     4.5641
  data required time                                                                                                 4.5641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5641
  data arrival time                                                                                                 -3.0418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2053 
  total derate : arrival time                                                                             0.0824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2876 

  slack (with derating applied) (VIOLATED)                                                               -1.5223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2347 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             4.5796                     2.3828 &   4.3828 r
  la_oenb[31] (net)                                      2   0.2697 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3828 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3370   4.5822   0.9500  -1.3846  -1.3900 &   2.9928 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1339   0.9500            0.0748 &   3.0675 r
  mprj/buf_i[95] (net)                                   1   0.0038 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1339   0.9500   0.0000   0.0000 &   3.0675 r
  data arrival time                                                                                                  3.0675

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2752 &   4.3138 r
  clock reconvergence pessimism                                                                           0.0000     4.3138
  clock uncertainty                                                                                       0.1000     4.4138
  library hold time                                                                     1.0000            0.1544     4.5682
  data required time                                                                                                 4.5682
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5682
  data arrival time                                                                                                 -3.0675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2054 
  total derate : arrival time                                                                             0.0765 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2819 

  slack (with derating applied) (VIOLATED)                                                               -1.5007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2187 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                             4.8549                     2.5260 &   4.5260 r
  la_oenb[33] (net)                                      2   0.2860 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5260 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5322   4.8580   0.9500  -1.4851  -1.4891 &   3.0370 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1469   0.9500            0.0716 &   3.1086 r
  mprj/buf_i[97] (net)                                   1   0.0084 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0461   0.1469   0.9500  -0.0212  -0.0222 &   3.0864 r
  data arrival time                                                                                                  3.0864

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2700 &   4.3086 r
  clock reconvergence pessimism                                                                           0.0000     4.3086
  clock uncertainty                                                                                       0.1000     4.4086
  library hold time                                                                     1.0000            0.1539     4.5626
  data required time                                                                                                 4.5626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5626
  data arrival time                                                                                                 -3.0864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2880 

  slack (with derating applied) (VIOLATED)                                                               -1.4762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1882 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          4.6234                     2.4079 &   4.4079 r
  la_data_in[15] (net)                                   2   0.2725 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4079 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6039   4.6259   0.9500  -1.5169  -1.5312 &   2.8767 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1716   0.9500            0.1073 &   2.9840 r
  mprj/buf_i[143] (net)                                  2   0.0240 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0372   0.1716   0.9500  -0.0187  -0.0193 &   2.9647 r
  data arrival time                                                                                                  2.9647

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1482 &   4.1868 r
  clock reconvergence pessimism                                                                           0.0000     4.1868
  clock uncertainty                                                                                       0.1000     4.2868
  library hold time                                                                     1.0000            0.1529     4.4397
  data required time                                                                                                 4.4397
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4397
  data arrival time                                                                                                 -2.9647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0857 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2851 

  slack (with derating applied) (VIOLATED)                                                               -1.4750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1900 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          4.4664                     2.3165 &   4.3165 r
  la_data_in[35] (net)                                   2   0.2625 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3165 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2645   4.4698   0.9500  -1.3197  -1.3173 &   2.9992 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1414   0.9500            0.0886 &   3.0878 r
  mprj/buf_i[163] (net)                                  2   0.0083 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1414   0.9500   0.0000   0.0001 &   3.0879 r
  data arrival time                                                                                                  3.0879

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2700 &   4.3086 r
  clock reconvergence pessimism                                                                           0.0000     4.3086
  clock uncertainty                                                                                       0.1000     4.4086
  library hold time                                                                     1.0000            0.1541     4.5628
  data required time                                                                                                 4.5628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5628
  data arrival time                                                                                                 -3.0879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2794 

  slack (with derating applied) (VIOLATED)                                                               -1.4748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1954 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          3.1974                     1.6575 &   3.6575 r
  la_data_in[20] (net)                                   2   0.1874 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6575 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4152   3.1991   0.9500  -0.8155  -0.8144 &   2.8431 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1404   0.9500            0.1589 &   3.0021 r
  mprj/buf_i[148] (net)                                  2   0.0166 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0469   0.1404   0.9500  -0.0225  -0.0234 &   2.9787 r
  data arrival time                                                                                                  2.9787

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1483 &   4.1869 r
  clock reconvergence pessimism                                                                           0.0000     4.1869
  clock uncertainty                                                                                       0.1000     4.2869
  library hold time                                                                     1.0000            0.1542     4.4410
  data required time                                                                                                 4.4410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4410
  data arrival time                                                                                                 -2.9787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4624

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2519 

  slack (with derating applied) (VIOLATED)                                                               -1.4624 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2105 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               1.1392                     0.6201 &   2.6201 f
  io_in[20] (net)                                        2   0.1110 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6201 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1401   0.9500   0.0000   0.0188 &   2.6389 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1305   0.9500            0.4376 &   3.0765 f
  mprj/buf_i[212] (net)                                  2   0.0396 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1305   0.9500   0.0000   0.0010 &   3.0775 f
  data arrival time                                                                                                  3.0775

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1626 &   4.2012 r
  clock reconvergence pessimism                                                                           0.0000     4.2012
  clock uncertainty                                                                                       0.1000     4.3012
  library hold time                                                                     1.0000            0.2263     4.5275
  data required time                                                                                                 4.5275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5275
  data arrival time                                                                                                 -3.0775
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2001 
  total derate : arrival time                                                                             0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2241 

  slack (with derating applied) (VIOLATED)                                                               -1.4500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2258 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                          4.8425                     2.5229 &   4.5229 r
  la_data_in[33] (net)                                   2   0.2855 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5229 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4030   4.8453   0.9500  -1.4425  -1.4480 &   3.0749 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1394   0.9500            0.0649 &   3.1398 r
  mprj/buf_i[161] (net)                                  1   0.0048 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1394   0.9500   0.0000   0.0000 &   3.1398 r
  data arrival time                                                                                                  3.1398

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2700 &   4.3086 r
  clock reconvergence pessimism                                                                           0.0000     4.3086
  clock uncertainty                                                                                       0.1000     4.4086
  library hold time                                                                     1.0000            0.1542     4.5628
  data required time                                                                                                 4.5628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5628
  data arrival time                                                                                                 -3.1398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2842 

  slack (with derating applied) (VIOLATED)                                                               -1.4230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1388 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               1.1890                     0.6505 &   2.6505 f
  io_in[18] (net)                                        2   0.1162 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6505 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1898   0.9500   0.0000   0.0172 &   2.6677 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1238   0.9500            0.4387 &   3.1064 f
  mprj/buf_i[210] (net)                                  2   0.0320 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1238   0.9500   0.0000   0.0006 &   3.1071 f
  data arrival time                                                                                                  3.1071

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1624 &   4.2009 r
  clock reconvergence pessimism                                                                           0.0000     4.2009
  clock uncertainty                                                                                       0.1000     4.3009
  library hold time                                                                     1.0000            0.2274     4.5284
  data required time                                                                                                 4.5284
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5284
  data arrival time                                                                                                 -3.1071
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2000 
  total derate : arrival time                                                                             0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2241 

  slack (with derating applied) (VIOLATED)                                                               -1.4213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1972 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             5.2248                     2.7228 &   4.7228 r
  la_oenb[36] (net)                                      2   0.3082 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7228 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6048   5.2276   0.9500  -1.5735  -1.5785 &   3.1444 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1654   0.9500            0.0688 &   3.2132 r
  mprj/buf_i[100] (net)                                  2   0.0155 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0626   0.1654   0.9500  -0.0291  -0.0304 &   3.1828 r
  data arrival time                                                                                                  3.1828

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2715 &   4.3100 r
  clock reconvergence pessimism                                                                           0.0000     4.3100
  clock uncertainty                                                                                       0.1000     4.4100
  library hold time                                                                     1.0000            0.1531     4.5632
  data required time                                                                                                 4.5632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5632
  data arrival time                                                                                                 -3.1828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2929 

  slack (with derating applied) (VIOLATED)                                                               -1.3804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0875 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                            7.9837                     4.1564 &   6.1564 r
  wbs_sel_i[2] (net)                                     2   0.4714 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.1564 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.1260   7.9904   0.9500  -3.9671  -4.0208 &   2.1356 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1910   0.9500           -0.0718 &   2.0638 r
  mprj/buf_i[232] (net)                                  2   0.0096 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1910   0.9500   0.0000   0.0001 &   2.0639 r
  data arrival time                                                                                                  2.0639

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.0743   1.0500   0.0000   0.1518 &   3.1904 r
  clock reconvergence pessimism                                                                           0.0000     3.1904
  clock uncertainty                                                                                       0.1000     3.2904
  library hold time                                                                     1.0000            0.1520     3.4425
  data required time                                                                                                 3.4425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4425
  data arrival time                                                                                                 -2.0639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1519 
  total derate : arrival time                                                                             0.2094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3613 

  slack (with derating applied) (VIOLATED)                                                               -1.3785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0172 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             4.5937                     2.3964 &   4.3964 r
  la_oenb[16] (net)                                      2   0.2710 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3964 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2910   4.5957   0.9500  -1.3788  -1.3902 &   3.0062 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1515   0.9500            0.0912 &   3.0975 r
  mprj/buf_i[80] (net)                                   2   0.0125 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0088   0.1515   0.9500  -0.0007  -0.0006 &   3.0969 r
  data arrival time                                                                                                  3.0969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1496 &   4.1882 r
  clock reconvergence pessimism                                                                           0.0000     4.1882
  clock uncertainty                                                                                       0.1000     4.2882
  library hold time                                                                     1.0000            0.1537     4.4419
  data required time                                                                                                 4.4419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4419
  data arrival time                                                                                                 -3.0969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0768 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2762 

  slack (with derating applied) (VIOLATED)                                                               -1.3451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0688 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[16] (in)                                                          1.9497                     1.0667 &   3.0667 f
  la_data_in[16] (net)                                   2   0.1915 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0667 f
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7766   1.9528   0.9500  -0.4676  -0.4467 &   2.6201 f
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1260   0.9500            0.5515 &   3.1715 f
  mprj/buf_i[144] (net)                                  2   0.0143 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1260   0.9500   0.0000   0.0002 &   3.1717 f
  data arrival time                                                                                                  3.1717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1496 &   4.1882 r
  clock reconvergence pessimism                                                                           0.0000     4.1882
  clock uncertainty                                                                                       0.1000     4.2882
  library hold time                                                                     1.0000            0.2270     4.5153
  data required time                                                                                                 4.5153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5153
  data arrival time                                                                                                 -3.1717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (VIOLATED)                                                               -1.3435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0894 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             4.4023                     2.2945 &   4.2945 r
  la_oenb[25] (net)                                      2   0.2595 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2945 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0397   4.4042   0.9500  -1.2386  -1.2450 &   3.0495 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1332   0.9500            0.0844 &   3.1339 r
  mprj/buf_i[89] (net)                                   1   0.0046 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0353   0.1332   0.9500  -0.0153  -0.0160 &   3.1179 r
  data arrival time                                                                                                  3.1179

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1429 &   4.1815 r
  clock reconvergence pessimism                                                                           0.0000     4.1815
  clock uncertainty                                                                                       0.1000     4.2815
  library hold time                                                                     1.0000            0.1544     4.4359
  data required time                                                                                                 4.4359
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4359
  data arrival time                                                                                                 -3.1179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1991 
  total derate : arrival time                                                                             0.0701 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2692 

  slack (with derating applied) (VIOLATED)                                                               -1.3179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0488 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             3.4731                     1.8036 &   3.8036 r
  la_oenb[19] (net)                                      2   0.2040 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8036 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6028   3.4750   0.9500  -0.9047  -0.9040 &   2.8995 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1335   0.9500            0.1377 &   3.0372 r
  mprj/buf_i[83] (net)                                   2   0.0109 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0142   0.1335   0.9500  -0.0013  -0.0012 &   3.0360 r
  data arrival time                                                                                                  3.0360

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4448   1.0500   0.0000   1.0557 &   4.0943 r
  clock reconvergence pessimism                                                                           0.0000     4.0943
  clock uncertainty                                                                                       0.1000     4.1943
  library hold time                                                                     1.0000            0.1544     4.3487
  data required time                                                                                                 4.3487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3487
  data arrival time                                                                                                 -3.0360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1950 
  total derate : arrival time                                                                             0.0550 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2499 

  slack (with derating applied) (VIOLATED)                                                               -1.3127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0628 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          4.3720                     2.2763 &   4.2763 r
  la_data_in[27] (net)                                   2   0.2575 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2763 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0126   4.3741   0.9500  -1.2213  -1.2252 &   3.0511 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1486   0.9500            0.1010 &   3.1521 r
  mprj/buf_i[155] (net)                                  2   0.0125 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0468   0.1486   0.9500  -0.0222  -0.0232 &   3.1289 r
  data arrival time                                                                                                  3.1289

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1426 &   4.1812 r
  clock reconvergence pessimism                                                                           0.0000     4.1812
  clock uncertainty                                                                                       0.1000     4.2812
  library hold time                                                                     1.0000            0.1539     4.4351
  data required time                                                                                                 4.4351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4351
  data arrival time                                                                                                 -3.1289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1991 
  total derate : arrival time                                                                             0.0705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2696 

  slack (with derating applied) (VIOLATED)                                                               -1.3062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0366 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                             5.1463                     2.6895 &   4.6895 r
  la_oenb[58] (net)                                      2   0.3041 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6895 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7903   5.1487   0.9500  -1.6464  -1.6556 &   3.0339 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2393   0.9500            0.1352 &   3.1691 r
  mprj/buf_i[122] (net)                                  2   0.0583 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1181   0.2394   0.9500  -0.0625  -0.0625 &   3.1066 r
  data arrival time                                                                                                  3.1066

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4397   1.0500   0.0000   1.1185 &   4.1571 r
  clock reconvergence pessimism                                                                           0.0000     4.1571
  clock uncertainty                                                                                       0.1000     4.2571
  library hold time                                                                     1.0000            0.1499     4.4071
  data required time                                                                                                 4.4071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4071
  data arrival time                                                                                                 -3.1066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1980 
  total derate : arrival time                                                                             0.0966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2945 

  slack (with derating applied) (VIOLATED)                                                               -1.3005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0059 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                             5.3563                     2.7990 &   4.7990 r
  la_oenb[56] (net)                                      2   0.3165 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7990 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0525   5.3589   0.9500  -1.7186  -1.7273 &   3.0718 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2433   0.9500            0.1276 &   3.1994 r
  mprj/buf_i[120] (net)                                  2   0.0589 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1422   0.2434   0.9500  -0.0771  -0.0781 &   3.1213 r
  data arrival time                                                                                                  3.1213

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4387   1.0500   0.0000   1.1224 &   4.1610 r
  clock reconvergence pessimism                                                                           0.0000     4.1610
  clock uncertainty                                                                                       0.1000     4.2610
  library hold time                                                                     1.0000            0.1497     4.4108
  data required time                                                                                                 4.4108
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4108
  data arrival time                                                                                                 -3.1213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.1007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2989 

  slack (with derating applied) (VIOLATED)                                                               -1.2895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9906 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          1.6244                     0.8854 &   2.8854 f
  la_data_in[23] (net)                                   2   0.1590 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8854 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0862   1.6272   0.9500  -0.0576  -0.0229 &   2.8625 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1223   0.9500            0.5031 &   3.3657 f
  mprj/buf_i[151] (net)                                  2   0.0188 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0223   0.1223   0.9500  -0.0022  -0.0021 &   3.3635 f
  data arrival time                                                                                                  3.3635

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4658   1.0500   0.0000   1.2821 &   4.3207 r
  clock reconvergence pessimism                                                                           0.0000     4.3207
  clock uncertainty                                                                                       0.1000     4.4207
  library hold time                                                                     1.0000            0.2277     4.6484
  data required time                                                                                                 4.6484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6484
  data arrival time                                                                                                 -3.3635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2057 
  total derate : arrival time                                                                             0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2372 

  slack (with derating applied) (VIOLATED)                                                               -1.2848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0476 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             4.4820                     2.3283 &   4.3283 r
  la_oenb[34] (net)                                      2   0.2637 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3283 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9535   4.4850   0.9500  -1.1506  -1.1420 &   3.1864 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1621   0.9500            0.1068 &   3.2932 r
  mprj/buf_i[98] (net)                                   2   0.0194 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0200   0.1621   0.9500  -0.0071  -0.0072 &   3.2860 r
  data arrival time                                                                                                  3.2860

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2751 &   4.3137 r
  clock reconvergence pessimism                                                                           0.0000     4.3137
  clock uncertainty                                                                                       0.1000     4.4137
  library hold time                                                                     1.0000            0.1533     4.5670
  data required time                                                                                                 4.5670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5670
  data arrival time                                                                                                 -3.2860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2054 
  total derate : arrival time                                                                             0.0670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2724 

  slack (with derating applied) (VIOLATED)                                                               -1.2810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0086 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               1.6627                     0.9125 &   2.9125 f
  io_in[21] (net)                                        2   0.1634 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9125 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3254   1.6641   0.9500  -0.2020  -0.1820 &   2.7305 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1426   0.9500            0.5288 &   3.2593 f
  mprj/buf_i[213] (net)                                  2   0.0360 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1426   0.9500   0.0000   0.0009 &   3.2602 f
  data arrival time                                                                                                  3.2602

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1617 &   4.2003 r
  clock reconvergence pessimism                                                                           0.0000     4.2003
  clock uncertainty                                                                                       0.1000     4.3003
  library hold time                                                                     1.0000            0.2243     4.5246
  data required time                                                                                                 4.5246
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5246
  data arrival time                                                                                                 -3.2602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2000 
  total derate : arrival time                                                                             0.0396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2396 

  slack (with derating applied) (VIOLATED)                                                               -1.2645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0249 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.6114                     0.8776 &   2.8776 f
  la_oenb[29] (net)                                      2   0.1577 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8776 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1291   1.6144   0.9500  -0.0311   0.0058 &   2.8834 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1155   0.9500            0.4945 &   3.3779 f
  mprj/buf_i[93] (net)                                   2   0.0134 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0260   0.1155   0.9500  -0.0025  -0.0025 &   3.3754 f
  data arrival time                                                                                                  3.3754

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2653 &   4.3039 r
  clock reconvergence pessimism                                                                           0.0000     4.3039
  clock uncertainty                                                                                       0.1000     4.4039
  library hold time                                                                     1.0000            0.2288     4.6327
  data required time                                                                                                 4.6327
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6327
  data arrival time                                                                                                 -3.3754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2049 
  total derate : arrival time                                                                             0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2347 

  slack (with derating applied) (VIOLATED)                                                               -1.2573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0227 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             4.6301                     2.4097 &   4.4097 r
  la_oenb[39] (net)                                      2   0.2727 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4097 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2154   4.6330   0.9500  -1.1893  -1.1801 &   3.2296 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1523   0.9500            0.0898 &   3.3194 r
  mprj/buf_i[103] (net)                                  2   0.0126 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0197   0.1523   0.9500  -0.0108  -0.0112 &   3.3082 r
  data arrival time                                                                                                  3.3082

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2678 &   4.3064 r
  clock reconvergence pessimism                                                                           0.0000     4.3064
  clock uncertainty                                                                                       0.1000     4.4064
  library hold time                                                                     1.0000            0.1537     4.5601
  data required time                                                                                                 4.5601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5601
  data arrival time                                                                                                 -3.3082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2051 
  total derate : arrival time                                                                             0.0684 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2734 

  slack (with derating applied) (VIOLATED)                                                               -1.2519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9785 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             4.5147                     2.3523 &   4.3523 r
  la_oenb[14] (net)                                      2   0.2661 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3523 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0091   4.5170   0.9500  -1.2466  -1.2499 &   3.1024 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1692   0.9500            0.1111 &   3.2135 r
  mprj/buf_i[78] (net)                                   2   0.0234 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0457   0.1692   0.9500  -0.0235  -0.0244 &   3.1891 r
  data arrival time                                                                                                  3.1891

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1471 &   4.1857 r
  clock reconvergence pessimism                                                                           0.0000     4.1857
  clock uncertainty                                                                                       0.1000     4.2857
  library hold time                                                                     1.0000            0.1530     4.4386
  data required time                                                                                                 4.4386
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4386
  data arrival time                                                                                                 -3.1891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1993 
  total derate : arrival time                                                                             0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2718 

  slack (with derating applied) (VIOLATED)                                                               -1.2495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9777 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                             5.9529                     3.1085 &   5.1085 r
  la_oenb[60] (net)                                      2   0.3518 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1085 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6695   5.9562   0.9500  -2.0029  -2.0124 &   3.0961 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2857   0.9500            0.1253 &   3.2214 r
  mprj/buf_i[124] (net)                                  2   0.0778 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2267   0.2859   0.9500  -0.1163  -0.1176 &   3.1038 r
  data arrival time                                                                                                  3.1038

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4429   1.0500   0.0000   1.0325 &   4.0711 r
  clock reconvergence pessimism                                                                           0.0000     4.0711
  clock uncertainty                                                                                       0.1000     4.1711
  library hold time                                                                     1.0000            0.1479     4.3190
  data required time                                                                                                 4.3190
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3190
  data arrival time                                                                                                 -3.1038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1939 
  total derate : arrival time                                                                             0.1176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3114 

  slack (with derating applied) (VIOLATED)                                                               -1.2152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9038 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             4.4104                     2.2917 &   4.2917 r
  la_oenb[35] (net)                                      2   0.2595 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2917 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7178   4.4133   0.9500  -1.0394  -1.0260 &   3.2657 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1329   0.9500            0.0836 &   3.3492 r
  mprj/buf_i[99] (net)                                   1   0.0044 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1329   0.9500   0.0000   0.0000 &   3.3493 r
  data arrival time                                                                                                  3.3493

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2700 &   4.3086 r
  clock reconvergence pessimism                                                                           0.0000     4.3086
  clock uncertainty                                                                                       0.1000     4.4086
  library hold time                                                                     1.0000            0.1544     4.5630
  data required time                                                                                                 4.5630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5630
  data arrival time                                                                                                 -3.3493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2650 

  slack (with derating applied) (VIOLATED)                                                               -1.2137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9487 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               3.8078                     1.9778 &   3.9778 r
  io_in[22] (net)                                        2   0.2238 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9778 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6859   3.8098   0.9500  -0.8924  -0.8856 &   3.0922 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1784   0.9500            0.1575 &   3.2497 r
  mprj/buf_i[214] (net)                                  2   0.0350 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0065   0.1784   0.9500  -0.0005   0.0003 &   3.2500 r
  data arrival time                                                                                                  3.2500

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1610 &   4.1995 r
  clock reconvergence pessimism                                                                           0.0000     4.1995
  clock uncertainty                                                                                       0.1000     4.2995
  library hold time                                                                     1.0000            0.1526     4.4521
  data required time                                                                                                 4.4521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4521
  data arrival time                                                                                                 -3.2500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2000 
  total derate : arrival time                                                                             0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2557 

  slack (with derating applied) (VIOLATED)                                                               -1.2021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9465 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.7253                     0.9406 &   2.9406 f
  la_oenb[28] (net)                                      2   0.1690 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9406 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1434   1.7285   0.9500  -0.0307   0.0091 &   2.9498 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1099   0.9500            0.5044 &   3.4541 f
  mprj/buf_i[92] (net)                                   1   0.0079 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0221   0.1099   0.9500  -0.0021  -0.0021 &   3.4521 f
  data arrival time                                                                                                  3.4521

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4657   1.0500   0.0000   1.2844 &   4.3230 r
  clock reconvergence pessimism                                                                           0.0000     4.3230
  clock uncertainty                                                                                       0.1000     4.4230
  library hold time                                                                     1.0000            0.2297     4.6527
  data required time                                                                                                 4.6527
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6527
  data arrival time                                                                                                 -3.4521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2362 

  slack (with derating applied) (VIOLATED)                                                               -1.2006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9644 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.7584                     0.9589 &   2.9589 f
  la_data_in[29] (net)                                   2   0.1723 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9589 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1825   1.7611   0.9500  -0.0720  -0.0336 &   2.9253 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1098   0.9500            0.5087 &   3.4340 f
  mprj/buf_i[157] (net)                                  1   0.0073 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1098   0.9500   0.0000   0.0001 &   3.4341 f
  data arrival time                                                                                                  3.4341

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2655 &   4.3041 r
  clock reconvergence pessimism                                                                           0.0000     4.3041
  clock uncertainty                                                                                       0.1000     4.4041
  library hold time                                                                     1.0000            0.2297     4.6338
  data required time                                                                                                 4.6338
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6338
  data arrival time                                                                                                 -3.4341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2050 
  total derate : arrival time                                                                             0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2375 

  slack (with derating applied) (VIOLATED)                                                               -1.1998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9622 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.3318                     0.7249 &   2.7249 f
  io_in[17] (net)                                        2   0.1300 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7249 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3333   0.9500   0.0000   0.0258 &   2.7507 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1355   0.9500            0.4724 &   3.2231 f
  mprj/buf_i[209] (net)                                  2   0.0385 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1355   0.9500   0.0000   0.0009 &   3.2240 f
  data arrival time                                                                                                  3.2240

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4447   1.0500   0.0000   1.0534 &   4.0920 r
  clock reconvergence pessimism                                                                           0.0000     4.0920
  clock uncertainty                                                                                       0.1000     4.1920
  library hold time                                                                     1.0000            0.2255     4.4175
  data required time                                                                                                 4.4175
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4175
  data arrival time                                                                                                 -3.2240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1949 
  total derate : arrival time                                                                             0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2211 

  slack (with derating applied) (VIOLATED)                                                               -1.1935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9724 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             1.7476                     0.9541 &   2.9541 f
  la_oenb[26] (net)                                      2   0.1713 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9541 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2862   1.7505   0.9500  -0.1735  -0.1411 &   2.8130 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1079   0.9500            0.5053 &   3.3183 f
  mprj/buf_i[90] (net)                                   1   0.0063 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0158   0.1079   0.9500  -0.0014  -0.0014 &   3.3169 f
  data arrival time                                                                                                  3.3169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1406 &   4.1792 r
  clock reconvergence pessimism                                                                           0.0000     4.1792
  clock uncertainty                                                                                       0.1000     4.2792
  library hold time                                                                     1.0000            0.2300     4.5092
  data required time                                                                                                 4.5092
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5092
  data arrival time                                                                                                 -3.3169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1990 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2365 

  slack (with derating applied) (VIOLATED)                                                               -1.1924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9558 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                              4.7208                     2.4517 &   4.4517 r
  la_oenb[2] (net)                                       2   0.2777 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4517 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3423   4.7242   0.9500  -1.4233  -1.4230 &   3.0286 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   0.9500            0.0786 &   3.1072 r
  mprj/buf_i[66] (net)                                   2   0.0090 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0115   0.1462   0.9500  -0.0019  -0.0019 &   3.1053 r
  data arrival time                                                                                                  3.1053

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4378   1.0500   0.0000   1.0017 &   4.0403 r
  clock reconvergence pessimism                                                                           0.0000     4.0403
  clock uncertainty                                                                                       0.1000     4.1403
  library hold time                                                                     1.0000            0.1540     4.2943
  data required time                                                                                                 4.2943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2943
  data arrival time                                                                                                 -3.1053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2716 

  slack (with derating applied) (VIOLATED)                                                               -1.1889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9174 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                              4.8048                     2.5008 &   4.5008 r
  la_oenb[9] (net)                                       2   0.2831 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5008 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4944   4.8077   0.9500  -1.4755  -1.4814 &   3.0194 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1587   0.9500            0.0862 &   3.1056 r
  mprj/buf_i[73] (net)                                   2   0.0148 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0078   0.1587   0.9500  -0.0006  -0.0005 &   3.1051 r
  data arrival time                                                                                                  3.1051

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4385   1.0500   0.0000   1.0002 &   4.0388 r
  clock reconvergence pessimism                                                                           0.0000     4.0388
  clock uncertainty                                                                                       0.1000     4.1388
  library hold time                                                                     1.0000            0.1534     4.2922
  data required time                                                                                                 4.2922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2922
  data arrival time                                                                                                 -3.1051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1923 
  total derate : arrival time                                                                             0.0819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2742 

  slack (with derating applied) (VIOLATED)                                                               -1.1871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9128 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          2.3933                     1.2873 &   3.2873 f
  la_data_in[44] (net)                                   2   0.2358 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2873 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8146   2.4006   0.9500  -0.4811  -0.4319 &   2.8554 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1603   0.9500            0.6469 &   3.5024 f
  mprj/buf_i[172] (net)                                  2   0.0339 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0921   0.1603   0.9500  -0.0279  -0.0288 &   3.4736 f
  data arrival time                                                                                                  3.4736

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2655 &   4.3041 r
  clock reconvergence pessimism                                                                           0.0000     4.3041
  clock uncertainty                                                                                       0.1000     4.4041
  library hold time                                                                     1.0000            0.2197     4.6238
  data required time                                                                                                 4.6238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6238
  data arrival time                                                                                                 -3.4736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2050 
  total derate : arrival time                                                                             0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2683 

  slack (with derating applied) (VIOLATED)                                                               -1.1502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8819 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          2.0869                     1.1446 &   3.1446 f
  la_data_in[18] (net)                                   2   0.2054 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1446 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8759   2.0897   0.9500  -0.5066  -0.4853 &   2.6593 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1205   0.9500            0.5648 &   3.2240 f
  mprj/buf_i[146] (net)                                  2   0.0087 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0050   0.1205   0.9500  -0.0004  -0.0003 &   3.2237 f
  data arrival time                                                                                                  3.2237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4385   1.0500   0.0000   1.0002 &   4.0388 r
  clock reconvergence pessimism                                                                           0.0000     4.0388
  clock uncertainty                                                                                       0.1000     4.1388
  library hold time                                                                     1.0000            0.2280     4.3668
  data required time                                                                                                 4.3668
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3668
  data arrival time                                                                                                 -3.2237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1923 
  total derate : arrival time                                                                             0.0575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2499 

  slack (with derating applied) (VIOLATED)                                                               -1.1431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8932 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[51] (in)                                                             4.2639                     2.1994 &   4.1994 r
  la_oenb[51] (net)                                      2   0.2497 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1994 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5077   4.2691   0.9500  -0.8829  -0.8472 &   3.3521 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1933   0.9500            0.1454 &   3.4975 r
  mprj/buf_i[115] (net)                                  2   0.0401 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0944   0.1933   0.9500  -0.0489  -0.0506 &   3.4469 r
  data arrival time                                                                                                  3.4469

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4657   1.0500   0.0000   1.2853 &   4.3239 r
  clock reconvergence pessimism                                                                           0.0000     4.3239
  clock uncertainty                                                                                       0.1000     4.4239
  library hold time                                                                     1.0000            0.1519     4.5758
  data required time                                                                                                 4.5758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5758
  data arrival time                                                                                                 -3.4469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2644 

  slack (with derating applied) (VIOLATED)                                                               -1.1289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8645 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          2.3316                     1.2517 &   3.2517 f
  la_data_in[36] (net)                                   2   0.2295 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2517 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6949   2.3389   0.9500  -0.3950  -0.3420 &   2.9097 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1241   0.9500            0.6019 &   3.5116 f
  mprj/buf_i[164] (net)                                  1   0.0075 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0189   0.1241   0.9500  -0.0019  -0.0020 &   3.5097 f
  data arrival time                                                                                                  3.5097

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2700 &   4.3086 r
  clock reconvergence pessimism                                                                           0.0000     4.3086
  clock uncertainty                                                                                       0.1000     4.4086
  library hold time                                                                     1.0000            0.2274     4.6359
  data required time                                                                                                 4.6359
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6359
  data arrival time                                                                                                 -3.5097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2605 

  slack (with derating applied) (VIOLATED)                                                               -1.1263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8657 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                             5.0653                     2.6220 &   4.6220 r
  la_oenb[48] (net)                                      2   0.2975 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6220 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1848   5.0702   0.9500  -1.2780  -1.2527 &   3.3693 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1926   0.9500            0.1013 &   3.4706 r
  mprj/buf_i[112] (net)                                  2   0.0330 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0257   0.1926   0.9500  -0.0150  -0.0152 &   3.4555 r
  data arrival time                                                                                                  3.4555

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4657   1.0500   0.0000   1.2850 &   4.3236 r
  clock reconvergence pessimism                                                                           0.0000     4.3236
  clock uncertainty                                                                                       0.1000     4.4236
  library hold time                                                                     1.0000            0.1519     4.5756
  data required time                                                                                                 4.5756
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5756
  data arrival time                                                                                                 -3.4555
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2806 

  slack (with derating applied) (VIOLATED)                                                               -1.1201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8395 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          2.2307                     1.2044 &   3.2044 f
  la_data_in[32] (net)                                   2   0.2199 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2044 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4946   2.2367   0.9500  -0.3107  -0.2623 &   2.9420 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1170   0.9500            0.5816 &   3.5237 f
  mprj/buf_i[160] (net)                                  1   0.0047 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1170   0.9500   0.0000   0.0000 &   3.5237 f
  data arrival time                                                                                                  3.5237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2716 &   4.3102 r
  clock reconvergence pessimism                                                                           0.0000     4.3102
  clock uncertainty                                                                                       0.1000     4.4102
  library hold time                                                                     1.0000            0.2285     4.6388
  data required time                                                                                                 4.6388
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6388
  data arrival time                                                                                                 -3.5237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2548 

  slack (with derating applied) (VIOLATED)                                                               -1.1151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8603 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          1.9961                     1.0840 &   3.0840 f
  la_data_in[37] (net)                                   2   0.1953 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0840 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2587   2.0010   0.9500  -0.1607  -0.1141 &   2.9699 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1214   0.9500            0.5535 &   3.5234 f
  mprj/buf_i[165] (net)                                  2   0.0107 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0091   0.1214   0.9500  -0.0007  -0.0007 &   3.5227 f
  data arrival time                                                                                                  3.5227

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2713 &   4.3099 r
  clock reconvergence pessimism                                                                           0.0000     4.3099
  clock uncertainty                                                                                       0.1000     4.4099
  library hold time                                                                     1.0000            0.2278     4.6377
  data required time                                                                                                 4.6377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6377
  data arrival time                                                                                                 -3.5227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2453 

  slack (with derating applied) (VIOLATED)                                                               -1.1149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8696 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              4.9649                     2.5857 &   4.5857 r
  la_oenb[0] (net)                                       2   0.2927 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5857 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7866   4.9678   0.9500  -1.6702  -1.6825 &   2.9032 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   0.9500            0.0646 &   2.9678 r
  mprj/buf_i[64] (net)                                   1   0.0074 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0142   0.1462   0.9500  -0.0053  -0.0055 &   2.9623 r
  data arrival time                                                                                                  2.9623

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3996   1.0500   0.0000   0.7780 &   3.8166 r
  clock reconvergence pessimism                                                                           0.0000     3.8166
  clock uncertainty                                                                                       0.1000     3.9166
  library hold time                                                                     1.0000            0.1540     4.0705
  data required time                                                                                                 4.0705
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0705
  data arrival time                                                                                                 -2.9623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1817 
  total derate : arrival time                                                                             0.0909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2727 

  slack (with derating applied) (VIOLATED)                                                               -1.1083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8356 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             1.7891                     0.9748 &   2.9748 f
  la_oenb[30] (net)                                      2   0.1752 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9748 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7920   0.9500   0.0000   0.0434 &   3.0182 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1145   0.9500            0.5178 &   3.5360 f
  mprj/buf_i[94] (net)                                   2   0.0098 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0121   0.1145   0.9500  -0.0010  -0.0010 &   3.5350 f
  data arrival time                                                                                                  3.5350

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2754 &   4.3140 r
  clock reconvergence pessimism                                                                           0.0000     4.3140
  clock uncertainty                                                                                       0.1000     4.4140
  library hold time                                                                     1.0000            0.2289     4.6430
  data required time                                                                                                 4.6430
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6430
  data arrival time                                                                                                 -3.5350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2054 
  total derate : arrival time                                                                             0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2350 

  slack (with derating applied) (VIOLATED)                                                               -1.1080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8730 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          2.3765                     1.2940 &   3.2940 f
  la_data_in[30] (net)                                   2   0.2331 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2940 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7277   2.3821   0.9500  -0.4241  -0.3799 &   2.9141 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1287   0.9500            0.6119 &   3.5260 f
  mprj/buf_i[158] (net)                                  2   0.0096 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0163   0.1287   0.9500  -0.0014  -0.0014 &   3.5246 f
  data arrival time                                                                                                  3.5246

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2650 &   4.3036 r
  clock reconvergence pessimism                                                                           0.0000     4.3036
  clock uncertainty                                                                                       0.1000     4.4036
  library hold time                                                                     1.0000            0.2266     4.6302
  data required time                                                                                                 4.6302
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6302
  data arrival time                                                                                                 -3.5246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2049 
  total derate : arrival time                                                                             0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2619 

  slack (with derating applied) (VIOLATED)                                                               -1.1056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8438 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             2.0191                     1.0968 &   3.0968 f
  la_oenb[38] (net)                                      2   0.1976 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0968 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2784   2.0241   0.9500  -0.1697  -0.1225 &   2.9743 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1268   0.9500            0.5620 &   3.5363 f
  mprj/buf_i[102] (net)                                  2   0.0135 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0291   0.1268   0.9500  -0.0028  -0.0028 &   3.5335 f
  data arrival time                                                                                                  3.5335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2678 &   4.3064 r
  clock reconvergence pessimism                                                                           0.0000     4.3064
  clock uncertainty                                                                                       0.1000     4.4064
  library hold time                                                                     1.0000            0.2269     4.6333
  data required time                                                                                                 4.6333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6333
  data arrival time                                                                                                 -3.5335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2051 
  total derate : arrival time                                                                             0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2462 

  slack (with derating applied) (VIOLATED)                                                               -1.0998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8536 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          2.2629                     1.2166 &   3.2166 f
  la_data_in[41] (net)                                   2   0.2228 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2166 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5452   2.2699   0.9500  -0.3322  -0.2796 &   2.9370 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1263   0.9500            0.5950 &   3.5319 f
  mprj/buf_i[169] (net)                                  2   0.0096 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0100   0.1263   0.9500  -0.0009  -0.0008 &   3.5311 f
  data arrival time                                                                                                  3.5311

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2612 &   4.2998 r
  clock reconvergence pessimism                                                                           0.0000     4.2998
  clock uncertainty                                                                                       0.1000     4.3998
  library hold time                                                                     1.0000            0.2270     4.6268
  data required time                                                                                                 4.6268
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6268
  data arrival time                                                                                                 -3.5311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2048 
  total derate : arrival time                                                                             0.0516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2564 

  slack (with derating applied) (VIOLATED)                                                               -1.0957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8393 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.7963                     0.9826 &   2.9826 f
  la_data_in[14] (net)                                   2   0.1764 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9826 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1934   1.7989   0.9500  -0.1322  -0.0977 &   2.8849 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1278   0.9500            0.5322 &   3.4171 f
  mprj/buf_i[142] (net)                                  2   0.0195 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1278   0.9500   0.0000   0.0002 &   3.4173 f
  data arrival time                                                                                                  3.4173

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1445 &   4.1831 r
  clock reconvergence pessimism                                                                           0.0000     4.1831
  clock uncertainty                                                                                       0.1000     4.2831
  library hold time                                                                     1.0000            0.2268     4.5099
  data required time                                                                                                 4.5099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5099
  data arrival time                                                                                                 -3.4173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1992 
  total derate : arrival time                                                                             0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2360 

  slack (with derating applied) (VIOLATED)                                                               -1.0926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8566 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             2.1719                     1.1728 &   3.1728 f
  la_oenb[47] (net)                                      2   0.2140 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1728 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4139   2.1772   0.9500  -0.2355  -0.1838 &   2.9890 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1744   0.9500            0.6329 &   3.6220 f
  mprj/buf_i[111] (net)                                  2   0.0510 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1260   0.1744   0.9500  -0.0662  -0.0684 &   3.5536 f
  data arrival time                                                                                                  3.5536

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4658   1.0500   0.0000   1.2828 &   4.3214 r
  clock reconvergence pessimism                                                                           0.0000     4.3214
  clock uncertainty                                                                                       0.1000     4.4214
  library hold time                                                                     1.0000            0.2160     4.6374
  data required time                                                                                                 4.6374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6374
  data arrival time                                                                                                 -3.5536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2576 

  slack (with derating applied) (VIOLATED)                                                               -1.0838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8262 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             2.1035                     1.1356 &   3.1356 f
  la_oenb[40] (net)                                      2   0.2073 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1356 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3231   2.1090   0.9500  -0.2069  -0.1571 &   2.9785 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1225   0.9500            0.5694 &   3.5480 f
  mprj/buf_i[104] (net)                                  2   0.0096 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0169   0.1225   0.9500  -0.0015  -0.0015 &   3.5464 f
  data arrival time                                                                                                  3.5464

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2612 &   4.2998 r
  clock reconvergence pessimism                                                                           0.0000     4.2998
  clock uncertainty                                                                                       0.1000     4.3998
  library hold time                                                                     1.0000            0.2276     4.6274
  data required time                                                                                                 4.6274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6274
  data arrival time                                                                                                 -3.5464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2048 
  total derate : arrival time                                                                             0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2483 

  slack (with derating applied) (VIOLATED)                                                               -1.0810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8327 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          2.3246                     1.2503 &   3.2503 f
  la_data_in[47] (net)                                   2   0.2290 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2503 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5346   2.3318   0.9500  -0.3211  -0.2653 &   2.9851 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1728   0.9500            0.6514 &   3.6365 f
  mprj/buf_i[175] (net)                                  2   0.0461 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1382   0.1728   0.9500  -0.0723  -0.0751 &   3.5614 f
  data arrival time                                                                                                  3.5614

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4658   1.0500   0.0000   1.2823 &   4.3209 r
  clock reconvergence pessimism                                                                           0.0000     4.3209
  clock uncertainty                                                                                       0.1000     4.4209
  library hold time                                                                     1.0000            0.2164     4.6373
  data required time                                                                                                 4.6373
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6373
  data arrival time                                                                                                 -3.5614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2635 

  slack (with derating applied) (VIOLATED)                                                               -1.0759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8124 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          2.1298                     1.1484 &   3.1484 f
  la_data_in[40] (net)                                   2   0.2098 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1484 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3478   2.1357   0.9500  -0.2060  -0.1541 &   2.9943 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1334   0.9500            0.5841 &   3.5784 f
  mprj/buf_i[168] (net)                                  2   0.0163 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0759   0.1334   0.9500  -0.0165  -0.0171 &   3.5613 f
  data arrival time                                                                                                  3.5613

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2612 &   4.2998 r
  clock reconvergence pessimism                                                                           0.0000     4.2998
  clock uncertainty                                                                                       0.1000     4.3998
  library hold time                                                                     1.0000            0.2258     4.6256
  data required time                                                                                                 4.6256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6256
  data arrival time                                                                                                 -3.5613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2048 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2499 

  slack (with derating applied) (VIOLATED)                                                               -1.0643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8144 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          1.7490                     0.9556 &   2.9556 f
  la_data_in[17] (net)                                   2   0.1715 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9556 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0779   1.7518   0.9500  -0.0588  -0.0214 &   2.9342 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1207   0.9500            0.5185 &   3.4528 f
  mprj/buf_i[145] (net)                                  2   0.0144 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0106   0.1207   0.9500  -0.0009  -0.0007 &   3.4520 f
  data arrival time                                                                                                  3.4520

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1496 &   4.1882 r
  clock reconvergence pessimism                                                                           0.0000     4.1882
  clock uncertainty                                                                                       0.1000     4.2882
  library hold time                                                                     1.0000            0.2279     4.5161
  data required time                                                                                                 4.5161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5161
  data arrival time                                                                                                 -3.4520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2318 

  slack (with derating applied) (VIOLATED)                                                               -1.0641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8322 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          2.3389                     1.2555 &   3.2555 f
  la_data_in[45] (net)                                   2   0.2302 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2555 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5395   2.3463   0.9500  -0.3359  -0.2786 &   2.9769 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1683   0.9500            0.6485 &   3.6254 f
  mprj/buf_i[173] (net)                                  2   0.0419 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1033   0.1683   0.9500  -0.0418  -0.0430 &   3.5824 f
  data arrival time                                                                                                  3.5824

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4658   1.0500   0.0000   1.2828 &   4.3214 r
  clock reconvergence pessimism                                                                           0.0000     4.3214
  clock uncertainty                                                                                       0.1000     4.4214
  library hold time                                                                     1.0000            0.2176     4.6390
  data required time                                                                                                 4.6390
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6390
  data arrival time                                                                                                 -3.5824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2627 

  slack (with derating applied) (VIOLATED)                                                               -1.0566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7939 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           4.8265                     2.4990 &   4.4990 r
  la_data_in[8] (net)                                    2   0.2835 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4990 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3346   4.8314   0.9500  -1.3015  -1.2822 &   3.2168 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1431   0.9500            0.0694 &   3.2862 r
  mprj/buf_i[136] (net)                                  1   0.0067 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0360   0.1431   0.9500  -0.0163  -0.0171 &   3.2691 r
  data arrival time                                                                                                  3.2691

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4429   1.0500   0.0000   1.0325 &   4.0711 r
  clock reconvergence pessimism                                                                           0.0000     4.0711
  clock uncertainty                                                                                       0.1000     4.1711
  library hold time                                                                     1.0000            0.1541     4.3252
  data required time                                                                                                 4.3252
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3252
  data arrival time                                                                                                 -3.2691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1939 
  total derate : arrival time                                                                             0.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2679 

  slack (with derating applied) (VIOLATED)                                                               -1.0561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7882 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              4.4862                     2.3330 &   4.3330 r
  la_oenb[7] (net)                                       2   0.2641 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3330 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0651   4.4890   0.9500  -1.1760  -1.1693 &   3.1637 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1387   0.9500            0.0849 &   3.2486 r
  mprj/buf_i[71] (net)                                   1   0.0068 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1387   0.9500   0.0000   0.0001 &   3.2487 r
  data arrival time                                                                                                  3.2487

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4402   1.0500   0.0000   1.0080 &   4.0466 r
  clock reconvergence pessimism                                                                           0.0000     4.0466
  clock uncertainty                                                                                       0.1000     4.1466
  library hold time                                                                     1.0000            0.1542     4.3008
  data required time                                                                                                 4.3008
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3008
  data arrival time                                                                                                 -3.2487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0521

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1927 
  total derate : arrival time                                                                             0.0667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2594 

  slack (with derating applied) (VIOLATED)                                                               -1.0521 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7927 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          4.0899                     2.1107 &   4.1107 r
  la_data_in[46] (net)                                   2   0.2395 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1107 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4721   4.0944   0.9500  -0.8448  -0.8142 &   3.2965 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1930   0.9500            0.1545 &   3.4510 r
  mprj/buf_i[174] (net)                                  2   0.0414 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1416   0.1930   0.9500  -0.0711  -0.0739 &   3.3771 r
  data arrival time                                                                                                  3.3771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1358 &   4.1744 r
  clock reconvergence pessimism                                                                           0.0000     4.1744
  clock uncertainty                                                                                       0.1000     4.2744
  library hold time                                                                     1.0000            0.1519     4.4263
  data required time                                                                                                 4.4263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4263
  data arrival time                                                                                                 -3.3771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1988 
  total derate : arrival time                                                                             0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2566 

  slack (with derating applied) (VIOLATED)                                                               -1.0492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7926 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             3.6425                     1.8943 &   3.8943 r
  la_oenb[10] (net)                                      2   0.2142 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8943 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3866   3.6443   0.9500  -0.7913  -0.7830 &   3.1113 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1467   0.9500            0.1399 &   3.2512 r
  mprj/buf_i[74] (net)                                   2   0.0168 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0063   0.1467   0.9500  -0.0005  -0.0003 &   3.2509 r
  data arrival time                                                                                                  3.2509

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4381   1.0500   0.0000   1.0010 &   4.0396 r
  clock reconvergence pessimism                                                                           0.0000     4.0396
  clock uncertainty                                                                                       0.1000     4.1396
  library hold time                                                                     1.0000            0.1539     4.2935
  data required time                                                                                                 4.2935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2935
  data arrival time                                                                                                 -3.2509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2419 

  slack (with derating applied) (VIOLATED)                                                               -1.0426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8008 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          2.2857                     1.2281 &   3.2281 f
  la_data_in[49] (net)                                   2   0.2250 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2281 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5041   2.2927   0.9500  -0.2880  -0.2307 &   2.9975 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1584   0.9500            0.6312 &   3.6287 f
  mprj/buf_i[177] (net)                                  2   0.0346 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0767   0.1585   0.9500  -0.0178  -0.0181 &   3.6106 f
  data arrival time                                                                                                  3.6106

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4657   1.0500   0.0000   1.2845 &   4.3231 r
  clock reconvergence pessimism                                                                           0.0000     4.3231
  clock uncertainty                                                                                       0.1000     4.4231
  library hold time                                                                     1.0000            0.2202     4.6433
  data required time                                                                                                 4.6433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6433
  data arrival time                                                                                                 -3.6106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2582 

  slack (with derating applied) (VIOLATED)                                                               -1.0326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7745 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          2.2736                     1.2230 &   3.2230 f
  la_data_in[52] (net)                                   2   0.2239 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2230 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4841   2.2805   0.9500  -0.2854  -0.2285 &   2.9945 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1724   0.9500            0.6444 &   3.6389 f
  mprj/buf_i[180] (net)                                  2   0.0468 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0698   0.1724   0.9500  -0.0202  -0.0203 &   3.6186 f
  data arrival time                                                                                                  3.6186

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4657   1.0500   0.0000   1.2852 &   4.3238 r
  clock reconvergence pessimism                                                                           0.0000     4.3238
  clock uncertainty                                                                                       0.1000     4.4238
  library hold time                                                                     1.0000            0.2165     4.6403
  data required time                                                                                                 4.6403
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6403
  data arrival time                                                                                                 -3.6186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2589 

  slack (with derating applied) (VIOLATED)                                                               -1.0216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7628 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          4.0973                     2.1135 &   4.1135 r
  la_data_in[39] (net)                                   2   0.2399 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1135 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4042   4.1022   0.9500  -0.7062  -0.6669 &   3.4466 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1408   0.9500            0.1090 &   3.5556 r
  mprj/buf_i[167] (net)                                  2   0.0104 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0289   0.1408   0.9500  -0.0135  -0.0141 &   3.5415 r
  data arrival time                                                                                                  3.5415

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2683 &   4.3069 r
  clock reconvergence pessimism                                                                           0.0000     4.3069
  clock uncertainty                                                                                       0.1000     4.4069
  library hold time                                                                     1.0000            0.1542     4.5610
  data required time                                                                                                 4.5610
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5610
  data arrival time                                                                                                 -3.5415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2051 
  total derate : arrival time                                                                             0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2507 

  slack (with derating applied) (VIOLATED)                                                               -1.0196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7688 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          2.3078                     1.2424 &   3.2424 f
  la_data_in[42] (net)                                   2   0.2274 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2424 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4677   2.3147   0.9500  -0.2811  -0.2257 &   3.0167 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1388   0.9500            0.6132 &   3.6300 f
  mprj/buf_i[170] (net)                                  2   0.0171 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0660   0.1388   0.9500  -0.0062  -0.0063 &   3.6236 f
  data arrival time                                                                                                  3.6236

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2612 &   4.2998 r
  clock reconvergence pessimism                                                                           0.0000     4.2998
  clock uncertainty                                                                                       0.1000     4.3998
  library hold time                                                                     1.0000            0.2249     4.6247
  data required time                                                                                                 4.6247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6247
  data arrival time                                                                                                 -3.6236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2048 
  total derate : arrival time                                                                             0.0503 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2551 

  slack (with derating applied) (VIOLATED)                                                               -1.0010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7460 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          2.2170                     1.1937 &   3.1937 f
  la_data_in[48] (net)                                   2   0.2184 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1937 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3737   2.2235   0.9500  -0.2132  -0.1559 &   3.0378 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1635   0.9500            0.6277 &   3.6655 f
  mprj/buf_i[176] (net)                                  2   0.0404 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0776   0.1635   0.9500  -0.0217  -0.0220 &   3.6435 f
  data arrival time                                                                                                  3.6435

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4657   1.0500   0.0000   1.2837 &   4.3223 r
  clock reconvergence pessimism                                                                           0.0000     4.3223
  clock uncertainty                                                                                       0.1000     4.4223
  library hold time                                                                     1.0000            0.2189     4.6411
  data required time                                                                                                 4.6411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6411
  data arrival time                                                                                                 -3.6435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9976

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (VIOLATED)                                                               -0.9976 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7434 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              1.8948                     1.0343 &   3.0343 f
  la_oenb[3] (net)                                       2   0.1859 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.0343 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3692   1.8979   0.9500  -0.2253  -0.1894 &   2.8449 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1125   0.9500            0.5303 &   3.3753 f
  mprj/buf_i[67] (net)                                   1   0.0069 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1125   0.9500   0.0000   0.0001 &   3.3753 f
  data arrival time                                                                                                  3.3753

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4378   1.0500   0.0000   1.0016 &   4.0402 r
  clock reconvergence pessimism                                                                           0.0000     4.0402
  clock uncertainty                                                                                       0.1000     4.1402
  library hold time                                                                     1.0000            0.2293     4.3695
  data required time                                                                                                 4.3695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3695
  data arrival time                                                                                                 -3.3753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2341 

  slack (with derating applied) (VIOLATED)                                                               -0.9941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7601 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                               5.7308                     2.9447 &   4.9447 r
  io_in[31] (net)                                        2   0.3353 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9447 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8354   5.7405   0.9500  -1.5413  -1.4865 &   3.4581 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2019   0.9500            0.0730 &   3.5311 r
  mprj/buf_i[223] (net)                                  2   0.0331 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2019   0.9500   0.0000   0.0007 &   3.5318 r
  data arrival time                                                                                                  3.5318

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4654   1.0500   0.0000   1.2302 &   4.2687 r
  clock reconvergence pessimism                                                                           0.0000     4.2687
  clock uncertainty                                                                                       0.1000     4.3687
  library hold time                                                                     1.0000            0.1515     4.5203
  data required time                                                                                                 4.5203
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5203
  data arrival time                                                                                                 -3.5318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2033 
  total derate : arrival time                                                                             0.0879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2911 

  slack (with derating applied) (VIOLATED)                                                               -0.9885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6973 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             2.0251                     1.0932 &   3.0932 f
  la_oenb[37] (net)                                      2   0.1994 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0932 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0957   2.0302   0.9500  -0.0539   0.0001 &   3.0933 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1222   0.9500            0.5583 &   3.6516 f
  mprj/buf_i[101] (net)                                  2   0.0107 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0064   0.1222   0.9500  -0.0005  -0.0004 &   3.6511 f
  data arrival time                                                                                                  3.6511

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2707 &   4.3093 r
  clock reconvergence pessimism                                                                           0.0000     4.3093
  clock uncertainty                                                                                       0.1000     4.4093
  library hold time                                                                     1.0000            0.2277     4.6370
  data required time                                                                                                 4.6370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6370
  data arrival time                                                                                                 -3.6511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2052 
  total derate : arrival time                                                                             0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2403 

  slack (with derating applied) (VIOLATED)                                                               -0.9859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7456 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[9] (in)                                                           3.6987                     1.9201 &   3.9201 r
  la_data_in[9] (net)                                    2   0.2172 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9201 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0025   3.7009   0.9500  -0.6085  -0.5864 &   3.3337 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1420   0.9500            0.1328 &   3.4665 r
  mprj/buf_i[137] (net)                                  2   0.0137 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1420   0.9500   0.0000   0.0001 &   3.4667 r
  data arrival time                                                                                                  3.4667

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1496 &   4.1882 r
  clock reconvergence pessimism                                                                           0.0000     4.1882
  clock uncertainty                                                                                       0.1000     4.2882
  library hold time                                                                     1.0000            0.1541     4.4423
  data required time                                                                                                 4.4423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4423
  data arrival time                                                                                                 -3.4667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2396 

  slack (with derating applied) (VIOLATED)                                                               -0.9757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7360 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             3.2342                     1.6759 &   3.6759 r
  la_oenb[18] (net)                                      2   0.1896 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6759 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7810   3.2361   0.9500  -0.4747  -0.4546 &   3.2213 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1389   0.9500            0.1558 &   3.3770 r
  mprj/buf_i[82] (net)                                   2   0.0154 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0368   0.1389   0.9500  -0.0175  -0.0182 &   3.3588 r
  data arrival time                                                                                                  3.3588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4431   1.0500   0.0000   1.0349 &   4.0735 r
  clock reconvergence pessimism                                                                           0.0000     4.0735
  clock uncertainty                                                                                       0.1000     4.1735
  library hold time                                                                     1.0000            0.1542     4.3277
  data required time                                                                                                 4.3277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3277
  data arrival time                                                                                                 -3.3588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1940 
  total derate : arrival time                                                                             0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2291 

  slack (with derating applied) (VIOLATED)                                                               -0.9689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7398 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             2.2265                     1.2020 &   3.2020 f
  la_oenb[44] (net)                                      2   0.2195 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2020 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3776   2.2323   0.9500  -0.2006  -0.1446 &   3.0575 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1563   0.9500            0.6212 &   3.6787 f
  mprj/buf_i[108] (net)                                  2   0.0340 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0297   0.1563   0.9500  -0.0033  -0.0027 &   3.6760 f
  data arrival time                                                                                                  3.6760

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4657   1.0500   0.0000   1.2844 &   4.3230 r
  clock reconvergence pessimism                                                                           0.0000     4.3230
  clock uncertainty                                                                                       0.1000     4.4230
  library hold time                                                                     1.0000            0.2208     4.6438
  data required time                                                                                                 4.6438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6438
  data arrival time                                                                                                 -3.6760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2523 

  slack (with derating applied) (VIOLATED)                                                               -0.9678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7155 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               4.5376                     2.3449 &   4.3449 r
  io_in[28] (net)                                        2   0.2661 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3449 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5652   4.5423   0.9500  -0.9411  -0.9079 &   3.4370 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1893   0.9500            0.1273 &   3.5642 r
  mprj/buf_i[220] (net)                                  2   0.0355 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1894   0.9500   0.0000   0.0008 &   3.5650 r
  data arrival time                                                                                                  3.5650

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2326 &   4.2712 r
  clock reconvergence pessimism                                                                           0.0000     4.2712
  clock uncertainty                                                                                       0.1000     4.3712
  library hold time                                                                     1.0000            0.1521     4.5233
  data required time                                                                                                 4.5233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5233
  data arrival time                                                                                                 -3.5650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2034 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2614 

  slack (with derating applied) (VIOLATED)                                                               -0.9582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6968 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             2.1302                     1.1469 &   3.1469 f
  la_oenb[50] (net)                                      2   0.2097 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1469 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2194   2.1359   0.9500  -0.1326  -0.0741 &   3.0728 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1456   0.9500            0.5970 &   3.6698 f
  mprj/buf_i[114] (net)                                  2   0.0270 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0117   0.1456   0.9500  -0.0010  -0.0005 &   3.6693 f
  data arrival time                                                                                                  3.6693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2580 &   4.2966 r
  clock reconvergence pessimism                                                                           0.0000     4.2966
  clock uncertainty                                                                                       0.1000     4.3966
  library hold time                                                                     1.0000            0.2236     4.6202
  data required time                                                                                                 4.6202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6202
  data arrival time                                                                                                 -3.6693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2046 
  total derate : arrival time                                                                             0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2461 

  slack (with derating applied) (VIOLATED)                                                               -0.9509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7048 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          1.8225                     0.9905 &   2.9905 f
  la_data_in[12] (net)                                   2   0.1783 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9905 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8266   0.9500   0.0000   0.0477 &   3.0382 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1226   0.9500            0.5307 &   3.5689 f
  mprj/buf_i[140] (net)                                  2   0.0142 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0215   0.1226   0.9500  -0.0020  -0.0020 &   3.5669 f
  data arrival time                                                                                                  3.5669

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1496 &   4.1882 r
  clock reconvergence pessimism                                                                           0.0000     4.1882
  clock uncertainty                                                                                       0.1000     4.2882
  library hold time                                                                     1.0000            0.2276     4.5159
  data required time                                                                                                 4.5159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5159
  data arrival time                                                                                                 -3.5669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2300 

  slack (with derating applied) (VIOLATED)                                                               -0.9489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7189 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.7903                     0.9730 &   2.9730 f
  io_in[26] (net)                                        2   0.1751 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9730 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7943   0.9500   0.0000   0.0485 &   3.0214 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1547   0.9500            0.5592 &   3.5806 f
  mprj/buf_i[218] (net)                                  2   0.0433 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1547   0.9500   0.0000   0.0009 &   3.5815 f
  data arrival time                                                                                                  3.5815

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1599 &   4.1985 r
  clock reconvergence pessimism                                                                           0.0000     4.1985
  clock uncertainty                                                                                       0.1000     4.2985
  library hold time                                                                     1.0000            0.2212     4.5197
  data required time                                                                                                 4.5197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5197
  data arrival time                                                                                                 -3.5815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1999 
  total derate : arrival time                                                                             0.0320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2320 

  slack (with derating applied) (VIOLATED)                                                               -0.9382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7063 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             2.3361                     1.2553 &   3.2553 f
  la_oenb[49] (net)                                      2   0.2300 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2553 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4500   2.3435   0.9500  -0.2682  -0.2072 &   3.0481 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1581   0.9500            0.6374 &   3.6855 f
  mprj/buf_i[113] (net)                                  2   0.0332 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0499   0.1581   0.9500  -0.0050  -0.0045 &   3.6809 f
  data arrival time                                                                                                  3.6809

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2602 &   4.2988 r
  clock reconvergence pessimism                                                                           0.0000     4.2988
  clock uncertainty                                                                                       0.1000     4.3988
  library hold time                                                                     1.0000            0.2203     4.6191
  data required time                                                                                                 4.6191
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6191
  data arrival time                                                                                                 -3.6809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2047 
  total derate : arrival time                                                                             0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2559 

  slack (with derating applied) (VIOLATED)                                                               -0.9382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6823 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[8] (in)                                                              3.5043                     1.8157 &   3.8157 r
  la_oenb[8] (net)                                       2   0.2055 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8157 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7568   3.5066   0.9500  -0.4730  -0.4456 &   3.3700 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1350   0.9500            0.1372 &   3.5073 r
  mprj/buf_i[72] (net)                                   2   0.0114 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0138   0.1350   0.9500  -0.0012  -0.0011 &   3.5062 r
  data arrival time                                                                                                  3.5062

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4600   1.0500   0.0000   1.1495 &   4.1881 r
  clock reconvergence pessimism                                                                           0.0000     4.1881
  clock uncertainty                                                                                       0.1000     4.2881
  library hold time                                                                     1.0000            0.1543     4.4425
  data required time                                                                                                 4.4425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4425
  data arrival time                                                                                                 -3.5062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2331 

  slack (with derating applied) (VIOLATED)                                                               -0.9363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7033 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             4.4112                     2.2829 &   4.2829 r
  la_oenb[41] (net)                                      2   0.2589 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2829 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2626   4.4152   0.9500  -0.7691  -0.7336 &   3.5493 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1487   0.9500            0.0988 &   3.6480 r
  mprj/buf_i[105] (net)                                  2   0.0123 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0580   0.1487   0.9500  -0.0264  -0.0276 &   3.6204 r
  data arrival time                                                                                                  3.6204

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2613 &   4.2999 r
  clock reconvergence pessimism                                                                           0.0000     4.2999
  clock uncertainty                                                                                       0.1000     4.3999
  library hold time                                                                     1.0000            0.1539     4.5538
  data required time                                                                                                 4.5538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5538
  data arrival time                                                                                                 -3.6204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2048 
  total derate : arrival time                                                                             0.0489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2536 

  slack (with derating applied) (VIOLATED)                                                               -0.9333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6797 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          2.2824                     1.2264 &   3.2264 f
  la_data_in[43] (net)                                   2   0.2247 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2264 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3787   2.2894   0.9500  -0.2141  -0.1535 &   3.0729 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1513   0.9500            0.6233 &   3.6962 f
  mprj/buf_i[171] (net)                                  2   0.0285 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0513   0.1513   0.9500  -0.0052  -0.0050 &   3.6912 f
  data arrival time                                                                                                  3.6912

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2602 &   4.2988 r
  clock reconvergence pessimism                                                                           0.0000     4.2988
  clock uncertainty                                                                                       0.1000     4.3988
  library hold time                                                                     1.0000            0.2221     4.6209
  data required time                                                                                                 4.6209
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6209
  data arrival time                                                                                                 -3.6912
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2047 
  total derate : arrival time                                                                             0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2523 

  slack (with derating applied) (VIOLATED)                                                               -0.9297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6775 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[38] (in)                                                          3.9496                     2.0420 &   4.0420 r
  la_data_in[38] (net)                                   2   0.2315 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0420 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9222   3.9531   0.9500  -0.5573  -0.5199 &   3.5221 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1381   0.9500            0.1149 &   3.6370 r
  mprj/buf_i[166] (net)                                  2   0.0100 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0182   0.1381   0.9500  -0.0051  -0.0052 &   3.6317 r
  data arrival time                                                                                                  3.6317

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2645 &   4.3031 r
  clock reconvergence pessimism                                                                           0.0000     4.3031
  clock uncertainty                                                                                       0.1000     4.4031
  library hold time                                                                     1.0000            0.1542     4.5573
  data required time                                                                                                 4.5573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5573
  data arrival time                                                                                                 -3.6317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2049 
  total derate : arrival time                                                                             0.0376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2425 

  slack (with derating applied) (VIOLATED)                                                               -0.9256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6831 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.9462                     1.0582 &   3.0582 f
  la_data_in[11] (net)                                   2   0.1905 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0582 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3213   1.9507   0.9500  -0.1896  -0.1478 &   2.9105 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1244   0.9500            0.5495 &   3.4600 f
  mprj/buf_i[139] (net)                                  2   0.0133 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1244   0.9500   0.0000   0.0001 &   3.4601 f
  data arrival time                                                                                                  3.4601

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4381   1.0500   0.0000   1.0011 &   4.0397 r
  clock reconvergence pessimism                                                                           0.0000     4.0397
  clock uncertainty                                                                                       0.1000     4.1397
  library hold time                                                                     1.0000            0.2273     4.3670
  data required time                                                                                                 4.3670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3670
  data arrival time                                                                                                 -3.4601
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2335 

  slack (with derating applied) (VIOLATED)                                                               -0.9068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6734 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              5.0553                     2.6296 &   4.6296 r
  la_oenb[4] (net)                                       2   0.2978 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6296 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5918   5.0586   0.9500  -1.5004  -1.4998 &   3.1299 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1401   0.9500            0.0531 &   3.1829 r
  mprj/buf_i[68] (net)                                   1   0.0037 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1401   0.9500   0.0000   0.0000 &   3.1829 r
  data arrival time                                                                                                  3.1829

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4043   1.0500   0.0000   0.7953 &   3.8339 r
  clock reconvergence pessimism                                                                           0.0000     3.8339
  clock uncertainty                                                                                       0.1000     3.9339
  library hold time                                                                     1.0000            0.1542     4.0881
  data required time                                                                                                 4.0881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0881
  data arrival time                                                                                                 -3.1829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1826 
  total derate : arrival time                                                                             0.0818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2644 

  slack (with derating applied) (VIOLATED)                                                               -0.9051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6407 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               3.9765                     2.0608 &   4.0608 r
  io_in[27] (net)                                        2   0.2334 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0608 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0171   3.9794   0.9500  -0.6516  -0.6241 &   3.4367 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1864   0.9500            0.1551 &   3.5918 r
  mprj/buf_i[219] (net)                                  2   0.0384 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0092   0.1864   0.9500  -0.0052  -0.0046 &   3.5872 r
  data arrival time                                                                                                  3.5872

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4644   1.0500   0.0000   1.2015 &   4.2401 r
  clock reconvergence pessimism                                                                           0.0000     4.2401
  clock uncertainty                                                                                       0.1000     4.3401
  library hold time                                                                     1.0000            0.1522     4.4923
  data required time                                                                                                 4.4923
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4923
  data arrival time                                                                                                 -3.5872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2019 
  total derate : arrival time                                                                             0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2461 

  slack (with derating applied) (VIOLATED)                                                               -0.9051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6590 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.8819                     1.0150 &   3.0150 f
  io_in[25] (net)                                        2   0.1851 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0150 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8863   0.9500   0.0000   0.0543 &   3.0693 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1543   0.9500            0.5715 &   3.6408 f
  mprj/buf_i[217] (net)                                  2   0.0407 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1543   0.9500   0.0000   0.0009 &   3.6416 f
  data arrival time                                                                                                  3.6416

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1598 &   4.1984 r
  clock reconvergence pessimism                                                                           0.0000     4.1984
  clock uncertainty                                                                                       0.1000     4.2984
  library hold time                                                                     1.0000            0.2213     4.5197
  data required time                                                                                                 4.5197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5197
  data arrival time                                                                                                 -3.6416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8780

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1999 
  total derate : arrival time                                                                             0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2329 

  slack (with derating applied) (VIOLATED)                                                               -0.8780 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6451 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[1] (in)                                                              4.6803                     2.4261 &   4.4261 r
  la_oenb[1] (net)                                       2   0.2750 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4261 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8883   4.6841   0.9500  -1.1083  -1.0881 &   3.3381 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1442   0.9500            0.0789 &   3.4170 r
  mprj/buf_i[65] (net)                                   2   0.0082 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1442   0.9500   0.0000   0.0001 &   3.4171 r
  data arrival time                                                                                                  3.4171

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4377   1.0500   0.0000   1.0018 &   4.0404 r
  clock reconvergence pessimism                                                                           0.0000     4.0404
  clock uncertainty                                                                                       0.1000     4.1404
  library hold time                                                                     1.0000            0.1541     4.2944
  data required time                                                                                                 4.2944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2944
  data arrival time                                                                                                 -3.4171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2560 

  slack (with derating applied) (VIOLATED)                                                               -0.8774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6214 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          2.1077                     1.1371 &   3.1371 f
  la_data_in[26] (net)                                   2   0.2076 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1371 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1922   2.1133   0.9500  -0.1204  -0.0657 &   3.0714 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1160   0.9500            0.5637 &   3.6351 f
  mprj/buf_i[154] (net)                                  1   0.0058 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0174   0.1160   0.9500  -0.0015  -0.0016 &   3.6335 f
  data arrival time                                                                                                  3.6335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1428 &   4.1814 r
  clock reconvergence pessimism                                                                           0.0000     4.1814
  clock uncertainty                                                                                       0.1000     4.2814
  library hold time                                                                     1.0000            0.2287     4.5101
  data required time                                                                                                 4.5101
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5101
  data arrival time                                                                                                 -3.6335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1991 
  total derate : arrival time                                                                             0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2381 

  slack (with derating applied) (VIOLATED)                                                               -0.8766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6385 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              2.0819                     1.1383 &   3.1383 f
  la_oenb[6] (net)                                       2   0.2045 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.1383 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4920   2.0854   0.9500  -0.2796  -0.2419 &   2.8964 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1144   0.9500            0.5582 &   3.4546 f
  mprj/buf_i[70] (net)                                   1   0.0052 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1144   0.9500   0.0000   0.0001 &   3.4547 f
  data arrival time                                                                                                  3.4547

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4268   1.0500   0.0000   0.9560 &   3.9946 r
  clock reconvergence pessimism                                                                           0.0000     3.9946
  clock uncertainty                                                                                       0.1000     4.0946
  library hold time                                                                     1.0000            0.2290     4.3236
  data required time                                                                                                 4.3236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3236
  data arrival time                                                                                                 -3.4547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1902 
  total derate : arrival time                                                                             0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2363 

  slack (with derating applied) (VIOLATED)                                                               -0.8689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6326 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          2.0524                     1.1060 &   3.1060 f
  la_data_in[50] (net)                                   2   0.2021 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1060 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0581   0.9500   0.0000   0.0618 &   3.1679 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1513   0.9500            0.5921 &   3.7600 f
  mprj/buf_i[178] (net)                                  2   0.0337 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0652   0.1513   0.9500  -0.0081  -0.0079 &   3.7521 f
  data arrival time                                                                                                  3.7521

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2602 &   4.2988 r
  clock reconvergence pessimism                                                                           0.0000     4.2988
  clock uncertainty                                                                                       0.1000     4.3988
  library hold time                                                                     1.0000            0.2221     4.6209
  data required time                                                                                                 4.6209
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6209
  data arrival time                                                                                                 -3.7521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2047 
  total derate : arrival time                                                                             0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2396 

  slack (with derating applied) (VIOLATED)                                                               -0.8688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6292 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               2.2694                     1.2358 &   3.2358 f
  io_in[23] (net)                                        2   0.2225 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2358 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4321   2.2742   0.9500  -0.2599  -0.2115 &   3.0243 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1599   0.9500            0.6305 &   3.6548 f
  mprj/buf_i[215] (net)                                  2   0.0363 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1599   0.9500   0.0000   0.0008 &   3.6556 f
  data arrival time                                                                                                  3.6556

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1613 &   4.1999 r
  clock reconvergence pessimism                                                                           0.0000     4.1999
  clock uncertainty                                                                                       0.1000     4.2999
  library hold time                                                                     1.0000            0.2198     4.5197
  data required time                                                                                                 4.5197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5197
  data arrival time                                                                                                 -3.6556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2000 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2494 

  slack (with derating applied) (VIOLATED)                                                               -0.8641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6147 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          4.4036                     2.2914 &   4.2914 r
  la_data_in[10] (net)                                   2   0.2593 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2914 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6037   4.4060   0.9500  -0.9697  -0.9581 &   3.3333 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1586   0.9500            0.1082 &   3.4414 r
  mprj/buf_i[138] (net)                                  2   0.0179 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0268   0.1586   0.9500  -0.0123  -0.0127 &   3.4287 r
  data arrival time                                                                                                  3.4287

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4382   1.0500   0.0000   1.0008 &   4.0394 r
  clock reconvergence pessimism                                                                           0.0000     4.0394
  clock uncertainty                                                                                       0.1000     4.1394
  library hold time                                                                     1.0000            0.1534     4.2928
  data required time                                                                                                 4.2928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2928
  data arrival time                                                                                                 -3.4287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2503 

  slack (with derating applied) (VIOLATED)                                                               -0.8641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6138 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                               5.8018                     2.9635 &   4.9635 r
  io_in[32] (net)                                        2   0.3414 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9635 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.5757   5.8138   0.9500  -1.4457  -1.3722 &   3.5913 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2061   0.9500            0.0727 &   3.6641 r
  mprj/buf_i[224] (net)                                  2   0.0349 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2061   0.9500   0.0000   0.0007 &   3.6648 r
  data arrival time                                                                                                  3.6648

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2327 &   4.2713 r
  clock reconvergence pessimism                                                                           0.0000     4.2713
  clock uncertainty                                                                                       0.1000     4.3713
  library hold time                                                                     1.0000            0.1514     4.5226
  data required time                                                                                                 4.5226
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5226
  data arrival time                                                                                                 -3.6648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2034 
  total derate : arrival time                                                                             0.0838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2872 

  slack (with derating applied) (VIOLATED)                                                               -0.8579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5706 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                           5.0791                     2.6460 &   4.6460 r
  la_data_in[6] (net)                                    2   0.2995 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6460 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2499   5.0821   0.9500  -1.4601  -1.4605 &   3.1855 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1430   0.9500            0.0547 &   3.2401 r
  mprj/buf_i[134] (net)                                  1   0.0050 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0174   0.1430   0.9500  -0.0076  -0.0079 &   3.2322 r
  data arrival time                                                                                                  3.2322

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4043   1.0500   0.0000   0.7952 &   3.8338 r
  clock reconvergence pessimism                                                                           0.0000     3.8338
  clock uncertainty                                                                                       0.1000     3.9338
  library hold time                                                                     1.0000            0.1541     4.0879
  data required time                                                                                                 4.0879
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0879
  data arrival time                                                                                                 -3.2322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1826 
  total derate : arrival time                                                                             0.0801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2626 

  slack (with derating applied) (VIOLATED)                                                               -0.8557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5930 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           2.1875                     1.1778 &   3.1778 f
  la_data_in[2] (net)                                    2   0.2154 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1778 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4882   2.1937   0.9500  -0.2956  -0.2460 &   2.9318 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1247   0.9500            0.5834 &   3.5152 f
  mprj/buf_i[130] (net)                                  2   0.0097 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1247   0.9500   0.0000   0.0001 &   3.5153 f
  data arrival time                                                                                                  3.5153

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4377   1.0500   0.0000   1.0018 &   4.0404 r
  clock reconvergence pessimism                                                                           0.0000     4.0404
  clock uncertainty                                                                                       0.1000     4.1404
  library hold time                                                                     1.0000            0.2273     4.3676
  data required time                                                                                                 4.3676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3676
  data arrival time                                                                                                 -3.5153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2413 

  slack (with derating applied) (VIOLATED)                                                               -0.8523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6110 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          2.1275                     1.1452 &   3.1452 f
  la_data_in[51] (net)                                   2   0.2095 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1452 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1820   2.1336   0.9500  -0.0323   0.0323 &   3.1776 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1592   0.9500            0.6108 &   3.7884 f
  mprj/buf_i[179] (net)                                  2   0.0388 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0699   0.1592   0.9500  -0.0206  -0.0210 &   3.7674 f
  data arrival time                                                                                                  3.7674

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2573 &   4.2959 r
  clock reconvergence pessimism                                                                           0.0000     4.2959
  clock uncertainty                                                                                       0.1000     4.3959
  library hold time                                                                     1.0000            0.2200     4.6159
  data required time                                                                                                 4.6159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6159
  data arrival time                                                                                                 -3.7674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2046 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2429 

  slack (with derating applied) (VIOLATED)                                                               -0.8485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6056 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             2.1251                     1.1470 &   3.1470 f
  la_oenb[52] (net)                                      2   0.2093 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1470 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0326   2.1302   0.9500  -0.0027   0.0597 &   3.2067 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1675   0.9500            0.6192 &   3.8259 f
  mprj/buf_i[116] (net)                                  2   0.0463 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0713   0.1675   0.9500  -0.0160  -0.0157 &   3.8102 f
  data arrival time                                                                                                  3.8102

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4657   1.0500   0.0000   1.2850 &   4.3236 r
  clock reconvergence pessimism                                                                           0.0000     4.3236
  clock uncertainty                                                                                       0.1000     4.4236
  library hold time                                                                     1.0000            0.2178     4.6414
  data required time                                                                                                 4.6414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6414
  data arrival time                                                                                                 -3.8102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2059 
  total derate : arrival time                                                                             0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2428 

  slack (with derating applied) (VIOLATED)                                                               -0.8313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5885 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[42] (in)                                                             4.1893                     2.1609 &   4.1609 r
  la_oenb[42] (net)                                      2   0.2453 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1609 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9598   4.1939   0.9500  -0.5629  -0.5143 &   3.6466 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1670   0.9500            0.1270 &   3.7736 r
  mprj/buf_i[106] (net)                                  2   0.0247 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0546   0.1670   0.9500  -0.0271  -0.0281 &   3.7455 r
  data arrival time                                                                                                  3.7455

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4659   1.0500   0.0000   1.2625 &   4.3011 r
  clock reconvergence pessimism                                                                           0.0000     4.3011
  clock uncertainty                                                                                       0.1000     4.4011
  library hold time                                                                     1.0000            0.1531     4.5541
  data required time                                                                                                 4.5541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5541
  data arrival time                                                                                                 -3.7455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2048 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2451 

  slack (with derating applied) (VIOLATED)                                                               -0.8086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5636 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[53] (in)                                                          2.4012                     1.2905 &   3.2905 f
  la_data_in[53] (net)                                   2   0.2365 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2905 f
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2824   2.4088   0.9500  -0.1729  -0.1060 &   3.1846 f
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1715   0.9500            0.6600 &   3.8446 f
  mprj/buf_i[181] (net)                                  2   0.0435 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0242   0.1715   0.9500  -0.0025  -0.0016 &   3.8430 f
  data arrival time                                                                                                  3.8430

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4657   1.0500   0.0000   1.2837 &   4.3223 r
  clock reconvergence pessimism                                                                           0.0000     4.3223
  clock uncertainty                                                                                       0.1000     4.4223
  library hold time                                                                     1.0000            0.2167     4.6391
  data required time                                                                                                 4.6391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6391
  data arrival time                                                                                                 -3.8430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2058 
  total derate : arrival time                                                                             0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2534 

  slack (with derating applied) (VIOLATED)                                                               -0.7960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5427 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             2.0010                     1.0787 &   3.0787 f
  la_oenb[45] (net)                                      2   0.1969 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0787 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0484   2.0061   0.9500  -0.0048   0.0538 &   3.1325 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1450   0.9500            0.5784 &   3.7110 f
  mprj/buf_i[109] (net)                                  2   0.0295 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0224   0.1450   0.9500  -0.0022  -0.0018 &   3.7091 f
  data arrival time                                                                                                  3.7091

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1361 &   4.1747 r
  clock reconvergence pessimism                                                                           0.0000     4.1747
  clock uncertainty                                                                                       0.1000     4.2747
  library hold time                                                                     1.0000            0.2238     4.4985
  data required time                                                                                                 4.4985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4985
  data arrival time                                                                                                 -3.7091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1988 
  total derate : arrival time                                                                             0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2327 

  slack (with derating applied) (VIOLATED)                                                               -0.7894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5566 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          1.9709                     1.0642 &   3.0642 f
  la_data_in[54] (net)                                   2   0.1941 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0642 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9759   0.9500   0.0000   0.0577 &   3.1219 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1752   0.9500            0.6025 &   3.7244 f
  mprj/buf_i[182] (net)                                  2   0.0542 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0751   0.1754   0.9500  -0.0254  -0.0240 &   3.7004 f
  data arrival time                                                                                                  3.7004

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1317 &   4.1703 r
  clock reconvergence pessimism                                                                           0.0000     4.1703
  clock uncertainty                                                                                       0.1000     4.2703
  library hold time                                                                     1.0000            0.2157     4.4860
  data required time                                                                                                 4.4860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4860
  data arrival time                                                                                                 -3.7004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2347 

  slack (with derating applied) (VIOLATED)                                                               -0.7857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5509 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[55] (in)                                                          2.3284                     1.2500 &   3.2500 f
  la_data_in[55] (net)                                   2   0.2292 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2500 f
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4385   2.3358   0.9500  -0.2637  -0.2013 &   3.0488 f
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1740   0.9500            0.6534 &   3.7022 f
  mprj/buf_i[183] (net)                                  2   0.0473 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0153   0.1741   0.9500  -0.0013  -0.0001 &   3.7021 f
  data arrival time                                                                                                  3.7021

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4361   1.0500   0.0000   1.1301 &   4.1687 r
  clock reconvergence pessimism                                                                           0.0000     4.1687
  clock uncertainty                                                                                       0.1000     4.2687
  library hold time                                                                     1.0000            0.2160     4.4847
  data required time                                                                                                 4.4847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4847
  data arrival time                                                                                                 -3.7021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2502 

  slack (with derating applied) (VIOLATED)                                                               -0.7826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5324 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           5.2151                     2.7092 &   4.7092 r
  wbs_dat_i[31] (net)                                    2   0.3070 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7092 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3720   5.2191   0.9500  -1.3915  -1.3782 &   3.3310 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1613   0.9500            0.0653 &   3.3963 r
  mprj/buf_i[31] (net)                                   2   0.0132 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0554   0.1613   0.9500  -0.0261  -0.0273 &   3.3690 r
  data arrival time                                                                                                  3.3690

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4187   1.0500   0.0000   0.8525 &   3.8911 r
  clock reconvergence pessimism                                                                           0.0000     3.8911
  clock uncertainty                                                                                       0.1000     3.9911
  library hold time                                                                     1.0000            0.1533     4.1444
  data required time                                                                                                 4.1444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1444
  data arrival time                                                                                                 -3.3690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1853 
  total derate : arrival time                                                                             0.0787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2640 

  slack (with derating applied) (VIOLATED)                                                               -0.7754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5114 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           2.4867                     1.3367 &   3.3367 f
  la_data_in[4] (net)                                    2   0.2450 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3367 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7435   2.4947   0.9500  -0.4204  -0.3628 &   2.9739 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1254   0.9500            0.6234 &   3.5973 f
  mprj/buf_i[132] (net)                                  1   0.0065 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0336   0.1254   0.9500  -0.0030  -0.0031 &   3.5942 f
  data arrival time                                                                                                  3.5942

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4378   1.0500   0.0000   1.0016 &   4.0402 r
  clock reconvergence pessimism                                                                           0.0000     4.0402
  clock uncertainty                                                                                       0.1000     4.1402
  library hold time                                                                     1.0000            0.2271     4.3673
  data required time                                                                                                 4.3673
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3673
  data arrival time                                                                                                 -3.5942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0581 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2505 

  slack (with derating applied) (VIOLATED)                                                               -0.7731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5226 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             2.1017                     1.1299 &   3.1299 f
  la_oenb[46] (net)                                      2   0.2068 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1299 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1894   2.1077   0.9500  -0.0416   0.0215 &   3.1514 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1719   0.9500            0.6206 &   3.7721 f
  mprj/buf_i[110] (net)                                  2   0.0506 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1060   0.1719   0.9500  -0.0486  -0.0499 &   3.7221 f
  data arrival time                                                                                                  3.7221

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1327 &   4.1713 r
  clock reconvergence pessimism                                                                           0.0000     4.1713
  clock uncertainty                                                                                       0.1000     4.2713
  library hold time                                                                     1.0000            0.2166     4.4879
  data required time                                                                                                 4.4879
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4879
  data arrival time                                                                                                 -3.7221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2393 

  slack (with derating applied) (VIOLATED)                                                               -0.7658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5265 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               2.0773                     1.1398 &   3.1398 f
  io_in[16] (net)                                        2   0.2045 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1398 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4148   2.0798   0.9500  -0.2593  -0.2282 &   2.9116 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1598   0.9500            0.6042 &   3.5158 f
  mprj/buf_i[208] (net)                                  2   0.0409 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1598   0.9500   0.0000   0.0011 &   3.5168 f
  data arrival time                                                                                                  3.5168

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9216 &   3.9602 r
  clock reconvergence pessimism                                                                           0.0000     3.9602
  clock uncertainty                                                                                       0.1000     4.0602
  library hold time                                                                     1.0000            0.2198     4.2800
  data required time                                                                                                 4.2800
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2800
  data arrival time                                                                                                 -3.5168
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1886 
  total derate : arrival time                                                                             0.0471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2357 

  slack (with derating applied) (VIOLATED)                                                               -0.7632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5275 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           2.0114                     1.0938 &   3.0938 f
  la_data_in[7] (net)                                    2   0.1969 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0938 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1650   2.0159   0.9500  -0.1106  -0.0624 &   3.0314 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1164   0.9500            0.5505 &   3.5819 f
  mprj/buf_i[135] (net)                                  1   0.0074 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1164   0.9500   0.0000   0.0001 &   3.5820 f
  data arrival time                                                                                                  3.5820

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4333   1.0500   0.0000   0.9764 &   4.0150 r
  clock reconvergence pessimism                                                                           0.0000     4.0150
  clock uncertainty                                                                                       0.1000     4.1150
  library hold time                                                                     1.0000            0.2286     4.3436
  data required time                                                                                                 4.3436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3436
  data arrival time                                                                                                 -3.5820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1912 
  total derate : arrival time                                                                             0.0373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2285 

  slack (with derating applied) (VIOLATED)                                                               -0.7616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5331 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             2.1218                     1.1414 &   3.1414 f
  la_oenb[59] (net)                                      2   0.2088 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1414 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1526   2.1277   0.9500  -0.0222   0.0436 &   3.1849 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2020   0.9500            0.6484 &   3.8333 f
  mprj/buf_i[123] (net)                                  2   0.0748 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1426   0.2023   0.9500  -0.0765  -0.0763 &   3.7570 f
  data arrival time                                                                                                  3.7570

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1496 &   4.1882 r
  clock reconvergence pessimism                                                                           0.0000     4.1882
  clock uncertainty                                                                                       0.1000     4.2882
  library hold time                                                                     1.0000            0.2085     4.4967
  data required time                                                                                                 4.4967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4967
  data arrival time                                                                                                 -3.7570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7397

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2422 

  slack (with derating applied) (VIOLATED)                                                               -0.7397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4975 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          2.0409                     1.1002 &   3.1002 f
  la_data_in[56] (net)                                   2   0.2010 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1002 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0463   0.9500   0.0000   0.0621 &   3.1623 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1576   0.9500            0.5972 &   3.7595 f
  mprj/buf_i[184] (net)                                  2   0.0397 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0201   0.1576   0.9500  -0.0020  -0.0011 &   3.7584 f
  data arrival time                                                                                                  3.7584

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4375   1.0500   0.0000   1.1272 &   4.1658 r
  clock reconvergence pessimism                                                                           0.0000     4.1658
  clock uncertainty                                                                                       0.1000     4.2658
  library hold time                                                                     1.0000            0.2204     4.4863
  data required time                                                                                                 4.4863
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4863
  data arrival time                                                                                                 -3.7584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1984 
  total derate : arrival time                                                                             0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2332 

  slack (with derating applied) (VIOLATED)                                                               -0.7278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4946 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               2.5400                     1.3593 &   3.3593 f
  io_in[29] (net)                                        2   0.2499 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3593 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3725   2.5488   0.9500  -0.2508  -0.1767 &   3.1826 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1634   0.9500            0.6693 &   3.8519 f
  mprj/buf_i[221] (net)                                  2   0.0336 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0184   0.1634   0.9500  -0.0017  -0.0011 &   3.8508 f
  data arrival time                                                                                                  3.8508

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4647   1.0500   0.0000   1.2093 &   4.2479 r
  clock reconvergence pessimism                                                                           0.0000     4.2479
  clock uncertainty                                                                                       0.1000     4.3479
  library hold time                                                                     1.0000            0.2189     4.5668
  data required time                                                                                                 4.5668
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5668
  data arrival time                                                                                                 -3.8508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2023 
  total derate : arrival time                                                                             0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2547 

  slack (with derating applied) (VIOLATED)                                                               -0.7161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4613 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           2.3877                     1.2817 &   3.2817 f
  wbs_adr_i[30] (net)                                    2   0.2351 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2817 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6912   2.3955   0.9500  -0.4115  -0.3565 &   2.9252 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1220   0.9500            0.6072 &   3.5324 f
  mprj/buf_i[62] (net)                                   1   0.0057 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0139   0.1220   0.9500  -0.0012  -0.0012 &   3.5312 f
  data arrival time                                                                                                  3.5312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4244   1.0500   0.0000   0.8782 &   3.9167 r
  clock reconvergence pessimism                                                                           0.0000     3.9167
  clock uncertainty                                                                                       0.1000     4.0167
  library hold time                                                                     1.0000            0.2277     4.2445
  data required time                                                                                                 4.2445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2445
  data arrival time                                                                                                 -3.5312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1865 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2431 

  slack (with derating applied) (VIOLATED)                                                               -0.7132 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4702 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[30] (in)                                                               2.7071                     1.4426 &   3.4426 f
  io_in[30] (net)                                        2   0.2661 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4426 f
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5150   2.7179   0.9500  -0.3614  -0.2795 &   3.1631 f
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1706   0.9500            0.6985 &   3.8615 f
  mprj/buf_i[222] (net)                                  2   0.0362 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0186   0.1706   0.9500  -0.0017  -0.0010 &   3.8606 f
  data arrival time                                                                                                  3.8606

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4650   1.0500   0.0000   1.2159 &   4.2545 r
  clock reconvergence pessimism                                                                           0.0000     4.2545
  clock uncertainty                                                                                       0.1000     4.3545
  library hold time                                                                     1.0000            0.2170     4.5715
  data required time                                                                                                 4.5715
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5715
  data arrival time                                                                                                 -3.8606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2026 
  total derate : arrival time                                                                             0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2628 

  slack (with derating applied) (VIOLATED)                                                               -0.7109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4481 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             2.0105                     1.1002 &   3.1002 f
  la_oenb[17] (net)                                      2   0.1976 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1002 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0501   2.0136   0.9500  -0.0346   0.0101 &   3.1103 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1184   0.9500            0.5522 &   3.6625 f
  mprj/buf_i[81] (net)                                   2   0.0087 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0049   0.1184   0.9500  -0.0004  -0.0003 &   3.6621 f
  data arrival time                                                                                                  3.6621

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4385   1.0500   0.0000   1.0002 &   4.0388 r
  clock reconvergence pessimism                                                                           0.0000     4.0388
  clock uncertainty                                                                                       0.1000     4.1388
  library hold time                                                                     1.0000            0.2283     4.3671
  data required time                                                                                                 4.3671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3671
  data arrival time                                                                                                 -3.6621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1923 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2256 

  slack (with derating applied) (VIOLATED)                                                               -0.7050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4794 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             2.0962                     1.1284 &   3.1284 f
  la_oenb[53] (net)                                      2   0.2063 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1284 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0671   2.1018   0.9500  -0.0129   0.0508 &   3.1792 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1730   0.9500            0.6211 &   3.8003 f
  mprj/buf_i[117] (net)                                  2   0.0518 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0622   0.1731   0.9500  -0.0141  -0.0135 &   3.7868 f
  data arrival time                                                                                                  3.7868

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1322 &   4.1708 r
  clock reconvergence pessimism                                                                           0.0000     4.1708
  clock uncertainty                                                                                       0.1000     4.2708
  library hold time                                                                     1.0000            0.2163     4.4871
  data required time                                                                                                 4.4871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4871
  data arrival time                                                                                                 -3.7868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7003

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (VIOLATED)                                                               -0.7003 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4642 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               2.1312                     1.1449 &   3.1449 f
  io_in[24] (net)                                        2   0.2097 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1449 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0217   2.1378   0.9500  -0.0018   0.0671 &   3.2119 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1572   0.9500            0.6095 &   3.8214 f
  mprj/buf_i[216] (net)                                  2   0.0371 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1572   0.9500   0.0000   0.0008 &   3.8222 f
  data arrival time                                                                                                  3.8222

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1613 &   4.1999 r
  clock reconvergence pessimism                                                                           0.0000     4.1999
  clock uncertainty                                                                                       0.1000     4.2999
  library hold time                                                                     1.0000            0.2205     4.5204
  data required time                                                                                                 4.5204
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5204
  data arrival time                                                                                                 -3.8222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2000 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2358 

  slack (with derating applied) (VIOLATED)                                                               -0.6982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4624 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          2.0877                     1.1245 &   3.1245 f
  la_data_in[59] (net)                                   2   0.2055 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1245 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0934   0.9500   0.0000   0.0647 &   3.1892 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1922   0.9500            0.6350 &   3.8241 f
  mprj/buf_i[187] (net)                                  2   0.0664 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1123   0.1924   0.9500  -0.0527  -0.0519 &   3.7722 f
  data arrival time                                                                                                  3.7722

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4396   1.0500   0.0000   1.1192 &   4.1578 r
  clock reconvergence pessimism                                                                           0.0000     4.1578
  clock uncertainty                                                                                       0.1000     4.2578
  library hold time                                                                     1.0000            0.2112     4.4689
  data required time                                                                                                 4.4689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4689
  data arrival time                                                                                                 -3.7722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1980 
  total derate : arrival time                                                                             0.0396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2376 

  slack (with derating applied) (VIOLATED)                                                               -0.6967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4591 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             2.1255                     1.1406 &   3.1406 f
  la_oenb[54] (net)                                      2   0.2090 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1406 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0723   2.1319   0.9500  -0.0158   0.0521 &   3.1927 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1615   0.9500            0.6131 &   3.8058 f
  mprj/buf_i[118] (net)                                  2   0.0410 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0435   0.1615   0.9500  -0.0045  -0.0037 &   3.8021 f
  data arrival time                                                                                                  3.8021

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4361   1.0500   0.0000   1.1300 &   4.1686 r
  clock reconvergence pessimism                                                                           0.0000     4.1686
  clock uncertainty                                                                                       0.1000     4.2686
  library hold time                                                                     1.0000            0.2194     4.4880
  data required time                                                                                                 4.4880
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4880
  data arrival time                                                                                                 -3.8021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2355 

  slack (with derating applied) (VIOLATED)                                                               -0.6859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4504 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[1] (in)                                                           4.0035                     2.0685 &   4.0685 r
  la_data_in[1] (net)                                    2   0.2346 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0685 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4210   4.0076   0.9500  -0.8313  -0.8037 &   3.2648 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1323   0.9500            0.1064 &   3.3712 r
  mprj/buf_i[129] (net)                                  1   0.0069 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1323   0.9500   0.0000   0.0001 &   3.3713 r
  data arrival time                                                                                                  3.3713

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3947   1.0500   0.0000   0.7610 &   3.7996 r
  clock reconvergence pessimism                                                                           0.0000     3.7996
  clock uncertainty                                                                                       0.1000     3.8996
  library hold time                                                                     1.0000            0.1544     4.0540
  data required time                                                                                                 4.0540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0540
  data arrival time                                                                                                 -3.3713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1809 
  total derate : arrival time                                                                             0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2318 

  slack (with derating applied) (VIOLATED)                                                               -0.6827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4510 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                               6.3298                     3.2253 &   5.2253 r
  io_in[33] (net)                                        2   0.3724 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2253 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6652   6.3457   0.9500  -1.5348  -1.4395 &   3.7858 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2179   0.9500            0.0543 &   3.8401 r
  mprj/buf_i[225] (net)                                  2   0.0376 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2179   0.9500   0.0000   0.0010 &   3.8411 r
  data arrival time                                                                                                  3.8411

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2323 &   4.2709 r
  clock reconvergence pessimism                                                                           0.0000     4.2709
  clock uncertainty                                                                                       0.1000     4.3709
  library hold time                                                                     1.0000            0.1508     4.5218
  data required time                                                                                                 4.5218
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5218
  data arrival time                                                                                                 -3.8411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2034 
  total derate : arrival time                                                                             0.0887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2921 

  slack (with derating applied) (VIOLATED)                                                               -0.6807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3886 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                            5.2037                     2.6761 &   4.6761 r
  wbs_adr_i[8] (net)                                     2   0.3045 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6761 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5451   5.2121   0.9500  -1.7961  -1.7725 &   2.9035 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1662   0.9500            0.0704 &   2.9739 r
  mprj/buf_i[40] (net)                                   2   0.0161 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1662   0.9500   0.0000   0.0002 &   2.9741 r
  data arrival time                                                                                                  2.9741

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2197   1.0500   0.0000   0.3590 &   3.3976 r
  clock reconvergence pessimism                                                                           0.0000     3.3976
  clock uncertainty                                                                                       0.1000     3.4976
  library hold time                                                                     1.0000            0.1531     3.6507
  data required time                                                                                                 3.6507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6507
  data arrival time                                                                                                 -2.9741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1618 
  total derate : arrival time                                                                             0.0995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2613 

  slack (with derating applied) (VIOLATED)                                                               -0.6766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4153 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           2.1318                     1.1504 &   3.1504 f
  wbs_adr_i[31] (net)                                    2   0.2100 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1504 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3236   2.1375   0.9500  -0.2122  -0.1611 &   2.9893 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1286   0.9500            0.5794 &   3.5687 f
  mprj/buf_i[63] (net)                                   2   0.0128 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0322   0.1286   0.9500  -0.0031  -0.0031 &   3.5656 f
  data arrival time                                                                                                  3.5656

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4212   1.0500   0.0000   0.8635 &   3.9021 r
  clock reconvergence pessimism                                                                           0.0000     3.9021
  clock uncertainty                                                                                       0.1000     4.0021
  library hold time                                                                     1.0000            0.2266     4.2287
  data required time                                                                                                 4.2287
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2287
  data arrival time                                                                                                 -3.5656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1858 
  total derate : arrival time                                                                             0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2303 

  slack (with derating applied) (VIOLATED)                                                               -0.6632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4328 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           2.1273                     1.1478 &   3.1478 f
  wbs_dat_i[30] (net)                                    2   0.2096 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1478 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2990   2.1329   0.9500  -0.1914  -0.1393 &   3.0085 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1248   0.9500            0.5750 &   3.5835 f
  mprj/buf_i[30] (net)                                   2   0.0106 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0080   0.1248   0.9500  -0.0007  -0.0006 &   3.5829 f
  data arrival time                                                                                                  3.5829

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4243   1.0500   0.0000   0.8777 &   3.9162 r
  clock reconvergence pessimism                                                                           0.0000     3.9162
  clock uncertainty                                                                                       0.1000     4.0162
  library hold time                                                                     1.0000            0.2272     4.2435
  data required time                                                                                                 4.2435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2435
  data arrival time                                                                                                 -3.5829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1865 
  total derate : arrival time                                                                             0.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2296 

  slack (with derating applied) (VIOLATED)                                                               -0.6606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4310 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                                9.6499                     4.9387 &   6.9387 r
  io_in[0] (net)                                         2   0.5699 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   6.9387 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.1774   9.6725   0.9500  -3.9462  -3.8662 &   3.0725 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2579   0.9500           -0.1017 &   2.9708 r
  mprj/buf_i[192] (net)                                  2   0.0341 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2579   0.9500   0.0000   0.0008 &   2.9715 r
  data arrival time                                                                                                  2.9715

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2110   1.0500   0.0000   0.3397 &   3.3783 r
  clock reconvergence pessimism                                                                           0.0000     3.3783
  clock uncertainty                                                                                       0.1000     3.4783
  library hold time                                                                     1.0000            0.1491     3.6274
  data required time                                                                                                 3.6274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6274
  data arrival time                                                                                                 -2.9715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1609 
  total derate : arrival time                                                                             0.2168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3777 

  slack (with derating applied) (VIOLATED)                                                               -0.6559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2782 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              2.1887                     1.1805 &   3.1805 f
  la_oenb[5] (net)                                       2   0.2157 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.1805 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4712   2.1946   0.9500  -0.2904  -0.2405 &   2.9400 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1191   0.9500            0.5780 &   3.5180 f
  mprj/buf_i[69] (net)                                   1   0.0064 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0037   0.1191   0.9500  -0.0003  -0.0003 &   3.5177 f
  data arrival time                                                                                                  3.5177

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4073   1.0500   0.0000   0.8063 &   3.8449 r
  clock reconvergence pessimism                                                                           0.0000     3.8449
  clock uncertainty                                                                                       0.1000     3.9449
  library hold time                                                                     1.0000            0.2282     4.1731
  data required time                                                                                                 4.1731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1731
  data arrival time                                                                                                 -3.5177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1831 
  total derate : arrival time                                                                             0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2314 

  slack (with derating applied) (VIOLATED)                                                               -0.6554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4239 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[61] (in)                                                             4.6189                     2.4034 &   4.4034 r
  la_oenb[61] (net)                                      2   0.2720 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4034 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5123   4.6219   0.9500  -0.9532  -0.9278 &   3.4755 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2345   0.9500            0.1581 &   3.6336 r
  mprj/buf_i[125] (net)                                  2   0.0596 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2347   0.9500   0.0000   0.0040 &   3.6376 r
  data arrival time                                                                                                  3.6376

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4381   1.0500   0.0000   1.0011 &   4.0397 r
  clock reconvergence pessimism                                                                           0.0000     4.0397
  clock uncertainty                                                                                       0.1000     4.1397
  library hold time                                                                     1.0000            0.1501     4.2898
  data required time                                                                                                 4.2898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2898
  data arrival time                                                                                                 -3.6376
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2524 

  slack (with derating applied) (VIOLATED)                                                               -0.6522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3998 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          2.1353                     1.1492 &   3.1492 f
  la_data_in[57] (net)                                   2   0.2102 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1492 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1278   2.1414   0.9500  -0.0105   0.0560 &   3.2052 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1649   0.9500            0.6181 &   3.8233 f
  mprj/buf_i[185] (net)                                  2   0.0439 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1650   0.9500   0.0000   0.0012 &   3.8246 f
  data arrival time                                                                                                  3.8246

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4418   1.0500   0.0000   1.1086 &   4.1472 r
  clock reconvergence pessimism                                                                           0.0000     4.1472
  clock uncertainty                                                                                       0.1000     4.2472
  library hold time                                                                     1.0000            0.2185     4.4657
  data required time                                                                                                 4.4657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4657
  data arrival time                                                                                                 -3.8246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1975 
  total derate : arrival time                                                                             0.0367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2341 

  slack (with derating applied) (VIOLATED)                                                               -0.6411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4070 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             2.3388                     1.2729 &   3.2729 f
  la_oenb[57] (net)                                      2   0.2293 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2729 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3552   2.3440   0.9500  -0.2178  -0.1613 &   3.1116 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1865   0.9500            0.6640 &   3.7756 f
  mprj/buf_i[121] (net)                                  2   0.0549 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0708   0.1867   0.9500  -0.0085  -0.0059 &   3.7697 f
  data arrival time                                                                                                  3.7697

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4448   1.0500   0.0000   1.0543 &   4.0929 r
  clock reconvergence pessimism                                                                           0.0000     4.0929
  clock uncertainty                                                                                       0.1000     4.1929
  library hold time                                                                     1.0000            0.2127     4.4056
  data required time                                                                                                 4.4056
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4056
  data arrival time                                                                                                 -3.7697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6359

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1949 
  total derate : arrival time                                                                             0.0500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2449 

  slack (with derating applied) (VIOLATED)                                                               -0.6359 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3910 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          2.1977                     1.1792 &   3.1792 f
  la_data_in[61] (net)                                   2   0.2162 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1792 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1345   2.2045   0.9500  -0.0172   0.0545 &   3.2337 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1738   0.9500            0.6330 &   3.8667 f
  mprj/buf_i[189] (net)                                  2   0.0474 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1739   0.9500   0.0000   0.0026 &   3.8693 f
  data arrival time                                                                                                  3.8693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4600   1.0500   0.0000   1.1498 &   4.1884 r
  clock reconvergence pessimism                                                                           0.0000     4.1884
  clock uncertainty                                                                                       0.1000     4.2884
  library hold time                                                                     1.0000            0.2161     4.5045
  data required time                                                                                                 4.5045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5045
  data arrival time                                                                                                 -3.8693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6352

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2376 

  slack (with derating applied) (VIOLATED)                                                               -0.6352 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3976 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           4.7842                     2.4666 &   4.4666 r
  wbs_dat_i[15] (net)                                    2   0.2803 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4666 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2254   4.7906   0.9500  -1.2741  -1.2437 &   3.2229 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1383   0.9500            0.0670 &   3.2899 r
  mprj/buf_i[15] (net)                                   1   0.0046 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1383   0.9500   0.0000   0.0000 &   3.2900 r
  data arrival time                                                                                                  3.2900

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6320 &   3.6706 r
  clock reconvergence pessimism                                                                           0.0000     3.6706
  clock uncertainty                                                                                       0.1000     3.7706
  library hold time                                                                     1.0000            0.1542     3.9249
  data required time                                                                                                 3.9249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9249
  data arrival time                                                                                                 -3.2900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1748 
  total derate : arrival time                                                                             0.0722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2470 

  slack (with derating applied) (VIOLATED)                                                               -0.6349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3879 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          2.3042                     1.2374 &   3.2374 f
  la_data_in[63] (net)                                   2   0.2268 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2374 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3519   2.3114   0.9500  -0.2073  -0.1418 &   3.0956 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2239   0.9500            0.6913 &   3.7869 f
  mprj/buf_i[191] (net)                                  2   0.0895 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1540   0.2243   0.9500  -0.0813  -0.0793 &   3.7076 f
  data arrival time                                                                                                  3.7076

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4363   1.0500   0.0000   0.9865 &   4.0250 r
  clock reconvergence pessimism                                                                           0.0000     4.0250
  clock uncertainty                                                                                       0.1000     4.1250
  library hold time                                                                     1.0000            0.2027     4.3277
  data required time                                                                                                 4.3277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3277
  data arrival time                                                                                                 -3.7076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1917 
  total derate : arrival time                                                                             0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2468 

  slack (with derating applied) (VIOLATED)                                                               -0.6202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3734 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                            6.3734                     3.3293 &   5.3293 r
  wbs_sel_i[0] (net)                                     2   0.3768 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.3293 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.2620   6.3768   0.9500  -2.4556  -2.4779 &   2.8514 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1650   0.9500            0.0017 &   2.8531 r
  mprj/buf_i[230] (net)                                  1   0.0073 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0223   0.1650   0.9500  -0.0099  -0.0103 &   2.8428 r
  data arrival time                                                                                                  2.8428

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.0877   1.0500   0.0000   0.1680 &   3.2066 r
  clock reconvergence pessimism                                                                           0.0000     3.2066
  clock uncertainty                                                                                       0.1000     3.3066
  library hold time                                                                     1.0000            0.1531     3.4597
  data required time                                                                                                 3.4597
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4597
  data arrival time                                                                                                 -2.8428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1527 
  total derate : arrival time                                                                             0.1287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2814 

  slack (with derating applied) (VIOLATED)                                                               -0.6169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3356 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          2.4311                     1.3058 &   3.3058 f
  la_data_in[62] (net)                                   2   0.2394 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3058 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4819   2.4390   0.9500  -0.2848  -0.2189 &   3.0868 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2179   0.9500            0.7040 &   3.7909 f
  mprj/buf_i[190] (net)                                  2   0.0812 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1283   0.2182   0.9500  -0.0612  -0.0594 &   3.7314 f
  data arrival time                                                                                                  3.7314

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4381   1.0500   0.0000   1.0010 &   4.0396 r
  clock reconvergence pessimism                                                                           0.0000     4.0396
  clock uncertainty                                                                                       0.1000     4.1396
  library hold time                                                                     1.0000            0.2043     4.3439
  data required time                                                                                                 4.3439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3439
  data arrival time                                                                                                 -3.7314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1924 
  total derate : arrival time                                                                             0.0588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2512 

  slack (with derating applied) (VIOLATED)                                                               -0.6124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3612 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           4.3817                     2.2595 &   4.2595 r
  wbs_adr_i[22] (net)                                    2   0.2566 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2595 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7526   4.3871   0.9500  -1.0514  -1.0217 &   3.2379 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1515   0.9500            0.1030 &   3.3409 r
  mprj/buf_i[54] (net)                                   2   0.0138 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0212   0.1515   0.9500  -0.0101  -0.0104 &   3.3305 r
  data arrival time                                                                                                  3.3305

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6345 &   3.6731 r
  clock reconvergence pessimism                                                                           0.0000     3.6731
  clock uncertainty                                                                                       0.1000     3.7731
  library hold time                                                                     1.0000            0.1537     3.9269
  data required time                                                                                                 3.9269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9269
  data arrival time                                                                                                 -3.3305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1749 
  total derate : arrival time                                                                             0.0628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2378 

  slack (with derating applied) (VIOLATED)                                                               -0.5963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3586 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           1.9609                     1.0660 &   3.0660 f
  la_data_in[5] (net)                                    2   0.1919 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0660 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1538   1.9654   0.9500  -0.0860  -0.0375 &   3.0285 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1132   0.9500            0.5404 &   3.5689 f
  mprj/buf_i[133] (net)                                  1   0.0063 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1132   0.9500   0.0000   0.0000 &   3.5690 f
  data arrival time                                                                                                  3.5690

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4043   1.0500   0.0000   0.7952 &   3.8338 r
  clock reconvergence pessimism                                                                           0.0000     3.8338
  clock uncertainty                                                                                       0.1000     3.9338
  library hold time                                                                     1.0000            0.2292     4.1630
  data required time                                                                                                 4.1630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1630
  data arrival time                                                                                                 -3.5690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1826 
  total derate : arrival time                                                                             0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2181 

  slack (with derating applied) (VIOLATED)                                                               -0.5940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3759 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[0] (in)                                                           2.3560                     1.2751 &   3.2751 f
  la_data_in[0] (net)                                    2   0.2326 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2751 f
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6973   2.3619   0.9500  -0.3691  -0.3206 &   2.9545 f
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1212   0.9500            0.6020 &   3.5565 f
  mprj/buf_i[128] (net)                                  1   0.0056 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1212   0.9500   0.0000   0.0000 &   3.5565 f
  data arrival time                                                                                                  3.5565

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4001   1.0500   0.0000   0.7796 &   3.8182 r
  clock reconvergence pessimism                                                                           0.0000     3.8182
  clock uncertainty                                                                                       0.1000     3.9182
  library hold time                                                                     1.0000            0.2278     4.1460
  data required time                                                                                                 4.1460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1460
  data arrival time                                                                                                 -3.5565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1818 
  total derate : arrival time                                                                             0.0537 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2355 

  slack (with derating applied) (VIOLATED)                                                               -0.5895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3540 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          2.3828                     1.2780 &   3.2780 f
  la_data_in[60] (net)                                   2   0.2345 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2780 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3406   2.3904   0.9500  -0.1950  -0.1259 &   3.1521 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2064   0.9500            0.6878 &   3.8399 f
  mprj/buf_i[188] (net)                                  2   0.0716 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0991   0.2066   0.9500  -0.0423  -0.0405 &   3.7994 f
  data arrival time                                                                                                  3.7994

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4431   1.0500   0.0000   1.0349 &   4.0735 r
  clock reconvergence pessimism                                                                           0.0000     4.0735
  clock uncertainty                                                                                       0.1000     4.1735
  library hold time                                                                     1.0000            0.2074     4.3809
  data required time                                                                                                 4.3809
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3809
  data arrival time                                                                                                 -3.7994
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1940 
  total derate : arrival time                                                                             0.0524 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2464 

  slack (with derating applied) (VIOLATED)                                                               -0.5815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3351 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             2.3704                     1.2714 &   3.2714 f
  la_oenb[62] (net)                                      2   0.2333 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2714 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4433   2.3779   0.9500  -0.2589  -0.1928 &   3.0785 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2043   0.9500            0.6840 &   3.7625 f
  mprj/buf_i[126] (net)                                  2   0.0698 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0755   0.2045   0.9500  -0.0115  -0.0075 &   3.7550 f
  data arrival time                                                                                                  3.7550

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4363   1.0500   0.0000   0.9864 &   4.0250 r
  clock reconvergence pessimism                                                                           0.0000     4.0250
  clock uncertainty                                                                                       0.1000     4.1250
  library hold time                                                                     1.0000            0.2079     4.3330
  data required time                                                                                                 4.3330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3330
  data arrival time                                                                                                 -3.7550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1917 
  total derate : arrival time                                                                             0.0539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2456 

  slack (with derating applied) (VIOLATED)                                                               -0.5779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3323 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           4.8743                     2.5116 &   4.5116 r
  wbs_adr_i[13] (net)                                    2   0.2855 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5116 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1527   4.8813   0.9500  -1.2594  -1.2237 &   3.2879 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1450   0.9500            0.0683 &   3.3562 r
  mprj/buf_i[45] (net)                                   1   0.0073 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1450   0.9500   0.0000   0.0001 &   3.3563 r
  data arrival time                                                                                                  3.3563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6346 &   3.6732 r
  clock reconvergence pessimism                                                                           0.0000     3.6732
  clock uncertainty                                                                                       0.1000     3.7732
  library hold time                                                                     1.0000            0.1540     3.9272
  data required time                                                                                                 3.9272
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9272
  data arrival time                                                                                                 -3.3563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1749 
  total derate : arrival time                                                                             0.0718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2467 

  slack (with derating applied) (VIOLATED)                                                               -0.5710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3243 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           4.7108                     2.4271 &   4.4271 r
  wbs_adr_i[17] (net)                                    2   0.2758 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4271 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9073   4.7173   0.9500  -1.1243  -1.0863 &   3.3408 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1412   0.9500            0.0741 &   3.4149 r
  mprj/buf_i[49] (net)                                   1   0.0065 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1412   0.9500   0.0000   0.0000 &   3.4149 r
  data arrival time                                                                                                  3.4149

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6320 &   3.6706 r
  clock reconvergence pessimism                                                                           0.0000     3.6706
  clock uncertainty                                                                                       0.1000     3.7706
  library hold time                                                                     1.0000            0.1541     3.9247
  data required time                                                                                                 3.9247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9247
  data arrival time                                                                                                 -3.4149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1748 
  total derate : arrival time                                                                             0.0651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2399 

  slack (with derating applied) (VIOLATED)                                                               -0.5098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2699 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          2.3387                     1.2585 &   3.2585 f
  la_data_in[58] (net)                                   2   0.2304 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2585 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1457   2.3458   0.9500  -0.0884  -0.0182 &   3.2403 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1897   0.9500            0.6673 &   3.9076 f
  mprj/buf_i[186] (net)                                  2   0.0574 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0793   0.1898   0.9500  -0.0127  -0.0101 &   3.8975 f
  data arrival time                                                                                                  3.8975

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4448   1.0500   0.0000   1.0518 &   4.0904 r
  clock reconvergence pessimism                                                                           0.0000     4.0904
  clock uncertainty                                                                                       0.1000     4.1904
  library hold time                                                                     1.0000            0.2118     4.4022
  data required time                                                                                                 4.4022
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4022
  data arrival time                                                                                                 -3.8975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1948 
  total derate : arrival time                                                                             0.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (VIOLATED)                                                               -0.5048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2657 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           4.6148                     2.3829 &   4.3829 r
  wbs_dat_i[28] (net)                                    2   0.2705 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3829 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6658   4.6202   0.9500  -0.9737  -0.9376 &   3.4454 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1326   0.9500            0.0712 &   3.5166 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1326   0.9500   0.0000   0.0000 &   3.5166 r
  data arrival time                                                                                                  3.5166

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3836   1.0500   0.0000   0.7243 &   3.7629 r
  clock reconvergence pessimism                                                                           0.0000     3.7629
  clock uncertainty                                                                                       0.1000     3.8629
  library hold time                                                                     1.0000            0.1544     4.0174
  data required time                                                                                                 4.0174
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0174
  data arrival time                                                                                                 -3.5166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1792 
  total derate : arrival time                                                                             0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (VIOLATED)                                                               -0.5007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2647 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           2.1556                     1.1622 &   3.1622 f
  wbs_dat_i[26] (net)                                    2   0.2124 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1622 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3172   2.1615   0.9500  -0.1911  -0.1369 &   3.0253 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1140   0.9500            0.5684 &   3.5937 f
  mprj/buf_i[26] (net)                                   1   0.0039 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1140   0.9500   0.0000   0.0000 &   3.5938 f
  data arrival time                                                                                                  3.5938

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3831   1.0500   0.0000   0.7227 &   3.7613 r
  clock reconvergence pessimism                                                                           0.0000     3.7613
  clock uncertainty                                                                                       0.1000     3.8613
  library hold time                                                                     1.0000            0.2290     4.0903
  data required time                                                                                                 4.0903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0903
  data arrival time                                                                                                 -3.5938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1791 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2219 

  slack (with derating applied) (VIOLATED)                                                               -0.4965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2746 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           4.6077                     2.3750 &   4.3750 r
  wbs_adr_i[16] (net)                                    2   0.2698 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3750 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7764   4.6138   0.9500  -1.0654  -1.0277 &   3.3473 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1451   0.9500            0.0839 &   3.4312 r
  mprj/buf_i[48] (net)                                   2   0.0091 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0118   0.1451   0.9500  -0.0017  -0.0017 &   3.4295 r
  data arrival time                                                                                                  3.4295

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6303 &   3.6689 r
  clock reconvergence pessimism                                                                           0.0000     3.6689
  clock uncertainty                                                                                       0.1000     3.7689
  library hold time                                                                     1.0000            0.1540     3.9229
  data required time                                                                                                 3.9229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9229
  data arrival time                                                                                                 -3.4295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1747 
  total derate : arrival time                                                                             0.0626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2373 

  slack (with derating applied) (VIOLATED)                                                               -0.4934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2561 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           5.0920                     2.6248 &   4.6248 r
  wbs_dat_i[16] (net)                                    2   0.2983 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6248 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2351   5.0991   0.9500  -1.2840  -1.2462 &   3.3786 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1424   0.9500            0.0531 &   3.4317 r
  mprj/buf_i[16] (net)                                   1   0.0046 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1424   0.9500   0.0000   0.0000 &   3.4318 r
  data arrival time                                                                                                  3.4318

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6320 &   3.6706 r
  clock reconvergence pessimism                                                                           0.0000     3.6706
  clock uncertainty                                                                                       0.1000     3.7706
  library hold time                                                                     1.0000            0.1541     3.9247
  data required time                                                                                                 3.9247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9247
  data arrival time                                                                                                 -3.4318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1748 
  total derate : arrival time                                                                             0.0724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2471 

  slack (with derating applied) (VIOLATED)                                                               -0.4929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2458 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           2.4623                     1.3193 &   3.3193 f
  wbs_adr_i[28] (net)                                    2   0.2423 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3193 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6958   2.4709   0.9500  -0.3909  -0.3299 &   2.9894 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   0.9500            0.6178 &   3.6072 f
  mprj/buf_i[60] (net)                                   1   0.0053 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0078   0.1228   0.9500  -0.0006  -0.0006 &   3.6066 f
  data arrival time                                                                                                  3.6066

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3838   1.0500   0.0000   0.7247 &   3.7633 r
  clock reconvergence pessimism                                                                           0.0000     3.7633
  clock uncertainty                                                                                       0.1000     3.8633
  library hold time                                                                     1.0000            0.2276     4.0909
  data required time                                                                                                 4.0909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0909
  data arrival time                                                                                                 -3.6066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1792 
  total derate : arrival time                                                                             0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2355 

  slack (with derating applied) (VIOLATED)                                                               -0.4844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2488 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           2.2389                     1.2030 &   3.2030 f
  wbs_adr_i[29] (net)                                    2   0.2204 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2030 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3881   2.2459   0.9500  -0.2338  -0.1759 &   3.0271 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1165   0.9500            0.5824 &   3.6095 f
  mprj/buf_i[61] (net)                                   1   0.0043 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1165   0.9500   0.0000   0.0000 &   3.6095 f
  data arrival time                                                                                                  3.6095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3836   1.0500   0.0000   0.7245 &   3.7631 r
  clock reconvergence pessimism                                                                           0.0000     3.7631
  clock uncertainty                                                                                       0.1000     3.8631
  library hold time                                                                     1.0000            0.2286     4.0917
  data required time                                                                                                 4.0917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0917
  data arrival time                                                                                                 -3.6095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1792 
  total derate : arrival time                                                                             0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2252 

  slack (with derating applied) (VIOLATED)                                                               -0.4822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2570 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[24] (in)                                                           4.4117                     2.2796 &   4.2796 r
  wbs_dat_i[24] (net)                                    2   0.2587 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2796 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5857   4.4166   0.9500  -0.9433  -0.9121 &   3.3675 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1308   0.9500            0.0813 &   3.4489 r
  mprj/buf_i[24] (net)                                   1   0.0033 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1308   0.9500   0.0000   0.0000 &   3.4489 r
  data arrival time                                                                                                  3.4489

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6358 &   3.6744 r
  clock reconvergence pessimism                                                                           0.0000     3.6744
  clock uncertainty                                                                                       0.1000     3.7744
  library hold time                                                                     1.0000            0.1545     3.9289
  data required time                                                                                                 3.9289
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9289
  data arrival time                                                                                                 -3.4489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2305 

  slack (with derating applied) (VIOLATED)                                                               -0.4800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2494 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.4955                     0.8161 &   2.8161 f
  io_in[12] (net)                                        2   0.1464 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8161 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4980   0.9500   0.0000   0.0336 &   2.8497 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1435   0.9500            0.5059 &   3.3556 f
  mprj/buf_i[204] (net)                                  2   0.0411 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1435   0.9500   0.0000   0.0010 &   3.3566 f
  data arrival time                                                                                                  3.3566

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4679 &   3.5065 r
  clock reconvergence pessimism                                                                           0.0000     3.5065
  clock uncertainty                                                                                       0.1000     3.6065
  library hold time                                                                     1.0000            0.2241     3.8306
  data required time                                                                                                 3.8306
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8306
  data arrival time                                                                                                 -3.3566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1670 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1954 

  slack (with derating applied) (VIOLATED)                                                               -0.4740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2785 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                                9.8605                     5.0808 &   7.0808 r
  io_in[1] (net)                                         2   0.5790 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.0808 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.8920   9.8799   0.9500  -3.8322  -3.7623 &   3.3185 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2598   0.9500           -0.1125 &   3.2060 r
  mprj/buf_i[193] (net)                                  2   0.0336 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2598   0.9500   0.0000   0.0008 &   3.2068 r
  data arrival time                                                                                                  3.2068

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2333   1.0500   0.0000   0.3741 &   3.4127 r
  clock reconvergence pessimism                                                                           0.0000     3.4127
  clock uncertainty                                                                                       0.1000     3.5127
  library hold time                                                                     1.0000            0.1490     3.6617
  data required time                                                                                                 3.6617
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6617
  data arrival time                                                                                                 -3.2068
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1625 
  total derate : arrival time                                                                             0.2108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3733 

  slack (with derating applied) (VIOLATED)                                                               -0.4549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0816 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           2.3021                     1.2390 &   3.2390 f
  wbs_adr_i[26] (net)                                    2   0.2268 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2390 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3481   2.3088   0.9500  -0.2099  -0.1505 &   3.0885 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1181   0.9500            0.5921 &   3.6807 f
  mprj/buf_i[58] (net)                                   1   0.0045 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1181   0.9500   0.0000   0.0001 &   3.6807 f
  data arrival time                                                                                                  3.6807

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3947   1.0500   0.0000   0.7610 &   3.7996 r
  clock reconvergence pessimism                                                                           0.0000     3.7996
  clock uncertainty                                                                                       0.1000     3.8996
  library hold time                                                                     1.0000            0.2283     4.1279
  data required time                                                                                                 4.1279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1279
  data arrival time                                                                                                 -3.6807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1809 
  total derate : arrival time                                                                             0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2263 

  slack (with derating applied) (VIOLATED)                                                               -0.4472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2210 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           2.3044                     1.2391 &   3.2391 f
  wbs_dat_i[22] (net)                                    2   0.2269 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2391 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5182   2.3113   0.9500  -0.3173  -0.2621 &   2.9770 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1308   0.9500            0.6048 &   3.5818 f
  mprj/buf_i[22] (net)                                   2   0.0117 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1308   0.9500   0.0000   0.0001 &   3.5819 f
  data arrival time                                                                                                  3.5819

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6348 &   3.6734 r
  clock reconvergence pessimism                                                                           0.0000     3.6734
  clock uncertainty                                                                                       0.1000     3.7734
  library hold time                                                                     1.0000            0.2262     3.9997
  data required time                                                                                                 3.9997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9997
  data arrival time                                                                                                 -3.5819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4177

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1749 
  total derate : arrival time                                                                             0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2264 

  slack (with derating applied) (VIOLATED)                                                               -0.4177 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1914 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           2.2708                     1.2225 &   3.2225 f
  wbs_dat_i[23] (net)                                    2   0.2237 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2225 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4430   2.2774   0.9500  -0.2780  -0.2230 &   2.9995 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1203   0.9500            0.5902 &   3.5897 f
  mprj/buf_i[23] (net)                                   1   0.0061 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0092   0.1203   0.9500  -0.0008  -0.0007 &   3.5890 f
  data arrival time                                                                                                  3.5890

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6357 &   3.6743 r
  clock reconvergence pessimism                                                                           0.0000     3.6743
  clock uncertainty                                                                                       0.1000     3.7743
  library hold time                                                                     1.0000            0.2280     4.0022
  data required time                                                                                                 4.0022
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0022
  data arrival time                                                                                                 -3.5890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2236 

  slack (with derating applied) (VIOLATED)                                                               -0.4132 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1896 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           2.3157                     1.2457 &   3.2457 f
  wbs_adr_i[25] (net)                                    2   0.2281 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2457 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4254   2.3229   0.9500  -0.2710  -0.2131 &   3.0326 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1178   0.9500            0.5937 &   3.6263 f
  mprj/buf_i[57] (net)                                   1   0.0042 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1178   0.9500   0.0000   0.0000 &   3.6263 f
  data arrival time                                                                                                  3.6263

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6359 &   3.6744 r
  clock reconvergence pessimism                                                                           0.0000     3.6744
  clock uncertainty                                                                                       0.1000     3.7744
  library hold time                                                                     1.0000            0.2284     4.0028
  data required time                                                                                                 4.0028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0028
  data arrival time                                                                                                 -3.6263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2235 

  slack (with derating applied) (VIOLATED)                                                               -0.3765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1530 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           4.8682                     2.5072 &   4.5072 r
  wbs_adr_i[18] (net)                                    2   0.2850 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5072 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8731   4.8752   0.9500  -1.0627  -1.0176 &   3.4896 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1541   0.9500            0.0778 &   3.5674 r
  mprj/buf_i[50] (net)                                   2   0.0119 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0320   0.1541   0.9500  -0.0155  -0.0161 &   3.5513 r
  data arrival time                                                                                                  3.5513

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6335 &   3.6721 r
  clock reconvergence pessimism                                                                           0.0000     3.6721
  clock uncertainty                                                                                       0.1000     3.7721
  library hold time                                                                     1.0000            0.1536     3.9257
  data required time                                                                                                 3.9257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9257
  data arrival time                                                                                                 -3.5513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1749 
  total derate : arrival time                                                                             0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2380 

  slack (with derating applied) (VIOLATED)                                                               -0.3744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1363 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[11] (in)                                                               3.6838                     1.9067 &   3.9067 r
  io_in[11] (net)                                        2   0.2160 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9067 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1188   3.6863   0.9500  -0.7008  -0.6838 &   3.2229 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1834   0.9500            0.1683 &   3.3913 r
  mprj/buf_i[203] (net)                                  2   0.0391 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1834   0.9500   0.0000   0.0009 &   3.3922 r
  data arrival time                                                                                                  3.3922

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4661 &   3.5047 r
  clock reconvergence pessimism                                                                           0.0000     3.5047
  clock uncertainty                                                                                       0.1000     3.6047
  library hold time                                                                     1.0000            0.1523     3.7570
  data required time                                                                                                 3.7570
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7570
  data arrival time                                                                                                 -3.3922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3649

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1669 
  total derate : arrival time                                                                             0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2136 

  slack (with derating applied) (VIOLATED)                                                               -0.3649 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1513 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           2.0913                     1.1262 &   3.1262 f
  wbs_dat_i[25] (net)                                    2   0.2059 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1262 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0415   2.0970   0.9500  -0.0179   0.0445 &   3.1707 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1117   0.9500            0.5572 &   3.7279 f
  mprj/buf_i[25] (net)                                   1   0.0035 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1117   0.9500   0.0000   0.0000 &   3.7279 f
  data arrival time                                                                                                  3.7279

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3831   1.0500   0.0000   0.7227 &   3.7613 r
  clock reconvergence pessimism                                                                           0.0000     3.7613
  clock uncertainty                                                                                       0.1000     3.8613
  library hold time                                                                     1.0000            0.2294     4.0907
  data required time                                                                                                 4.0907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0907
  data arrival time                                                                                                 -3.7279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1791 
  total derate : arrival time                                                                             0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2127 

  slack (with derating applied) (VIOLATED)                                                               -0.3628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1502 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           2.3178                     1.2471 &   3.2471 f
  wbs_adr_i[23] (net)                                    2   0.2283 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2471 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4439   2.3246   0.9500  -0.2658  -0.2082 &   3.0390 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1278   0.9500            0.6036 &   3.6425 f
  mprj/buf_i[55] (net)                                   2   0.0098 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0066   0.1278   0.9500  -0.0005  -0.0005 &   3.6421 f
  data arrival time                                                                                                  3.6421

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6352 &   3.6738 r
  clock reconvergence pessimism                                                                           0.0000     3.6738
  clock uncertainty                                                                                       0.1000     3.7738
  library hold time                                                                     1.0000            0.2267     4.0005
  data required time                                                                                                 4.0005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0005
  data arrival time                                                                                                 -3.6421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1749 
  total derate : arrival time                                                                             0.0488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2238 

  slack (with derating applied) (VIOLATED)                                                               -0.3585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1347 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[21] (in)                                                           4.0744                     2.1028 &   4.1028 r
  wbs_adr_i[21] (net)                                    2   0.2386 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1028 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1202   4.0789   0.9500  -0.6629  -0.6224 &   3.4804 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1509   0.9500            0.1196 &   3.6000 r
  mprj/buf_i[53] (net)                                   2   0.0159 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0403   0.1509   0.9500  -0.0184  -0.0192 &   3.5808 r
  data arrival time                                                                                                  3.5808

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6346 &   3.6732 r
  clock reconvergence pessimism                                                                           0.0000     3.6732
  clock uncertainty                                                                                       0.1000     3.7732
  library hold time                                                                     1.0000            0.1538     3.9270
  data required time                                                                                                 3.9270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9270
  data arrival time                                                                                                 -3.5808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1749 
  total derate : arrival time                                                                             0.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2192 

  slack (with derating applied) (VIOLATED)                                                               -0.3462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1270 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             2.3583                     1.2657 &   3.2657 f
  la_oenb[63] (net)                                      2   0.2322 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2657 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1394   2.3660   0.9500  -0.0812  -0.0068 &   3.2589 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2026   0.9500            0.6807 &   3.9396 f
  mprj/buf_i[127] (net)                                  2   0.0683 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0782   0.2029   0.9500  -0.0123  -0.0080 &   3.9316 f
  data arrival time                                                                                                  3.9316

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9215 &   3.9601 r
  clock reconvergence pessimism                                                                           0.0000     3.9601
  clock uncertainty                                                                                       0.1000     4.0601
  library hold time                                                                     1.0000            0.2084     4.2684
  data required time                                                                                                 4.2684
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2684
  data arrival time                                                                                                 -3.9316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1886 
  total derate : arrival time                                                                             0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2335 

  slack (with derating applied) (VIOLATED)                                                               -0.3368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1034 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                            6.2442                     3.2629 &   5.2629 r
  wbs_sel_i[1] (net)                                     2   0.3692 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.2629 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4923   6.2474   0.9500  -2.1236  -2.1329 &   3.1300 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1589   0.9500            0.0026 &   3.1326 r
  mprj/buf_i[231] (net)                                  1   0.0051 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0265   0.1589   0.9500  -0.0115  -0.0120 &   3.1206 r
  data arrival time                                                                                                  3.1206

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.0743   1.0500   0.0000   0.1518 &   3.1904 r
  clock reconvergence pessimism                                                                           0.0000     3.1904
  clock uncertainty                                                                                       0.1000     3.2904
  library hold time                                                                     1.0000            0.1534     3.4439
  data required time                                                                                                 3.4439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4439
  data arrival time                                                                                                 -3.1206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1519 
  total derate : arrival time                                                                             0.1120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2639 

  slack (with derating applied) (VIOLATED)                                                               -0.3233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0594 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[35] (in)                                                               6.4535                     3.2875 &   5.2875 r
  io_in[35] (net)                                        2   0.3797 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2875 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2913   6.4691   0.9500  -1.2767  -1.1584 &   4.1291 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2614   0.9500            0.0832 &   4.2123 r
  mprj/buf_i[227] (net)                                  2   0.0595 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0352   0.2616   0.9500  -0.0211  -0.0182 &   4.1942 r
  data arrival time                                                                                                  4.1942

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4645   1.0500   0.0000   1.2043 &   4.2429 r
  clock reconvergence pessimism                                                                           0.0000     4.2429
  clock uncertainty                                                                                       0.1000     4.3429
  library hold time                                                                     1.0000            0.1489     4.4919
  data required time                                                                                                 4.4919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4919
  data arrival time                                                                                                 -4.1942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2020 
  total derate : arrival time                                                                             0.0791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2811 

  slack (with derating applied) (VIOLATED)                                                               -0.2977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0166 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[10] (in)                                                               2.1324                     1.1525 &   3.1525 f
  io_in[10] (net)                                        2   0.2102 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1525 f
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4725   2.1369   0.9500  -0.2873  -0.2450 &   2.9075 f
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1648   0.9500            0.6173 &   3.5248 f
  mprj/buf_i[202] (net)                                  2   0.0437 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1648   0.9500   0.0000   0.0011 &   3.5259 f
  data arrival time                                                                                                  3.5259

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4661 &   3.5047 r
  clock reconvergence pessimism                                                                           0.0000     3.5047
  clock uncertainty                                                                                       0.1000     3.6047
  library hold time                                                                     1.0000            0.2185     3.8232
  data required time                                                                                                 3.8232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8232
  data arrival time                                                                                                 -3.5259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1669 
  total derate : arrival time                                                                             0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2168 

  slack (with derating applied) (VIOLATED)                                                               -0.2973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0805 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[14] (in)                                                           2.4979                     1.3387 &   3.3387 f
  wbs_adr_i[14] (net)                                    2   0.2459 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3387 f
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6433   2.5065   0.9500  -0.3743  -0.3096 &   3.0292 f
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1418   0.9500            0.6409 &   3.6701 f
  mprj/buf_i[46] (net)                                   2   0.0160 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0115   0.1418   0.9500  -0.0009  -0.0008 &   3.6693 f
  data arrival time                                                                                                  3.6693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3353   1.0500   0.0000   0.5889 &   3.6274 r
  clock reconvergence pessimism                                                                           0.0000     3.6274
  clock uncertainty                                                                                       0.1000     3.7274
  library hold time                                                                     1.0000            0.2244     3.9519
  data required time                                                                                                 3.9519
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9519
  data arrival time                                                                                                 -3.6693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1727 
  total derate : arrival time                                                                             0.0569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2296 

  slack (with derating applied) (VIOLATED)                                                               -0.2826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0530 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           2.2767                     1.2237 &   3.2237 f
  wbs_adr_i[27] (net)                                    2   0.2242 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2237 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1117   2.2837   0.9500  -0.0736  -0.0061 &   3.2176 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1168   0.9500            0.5876 &   3.8052 f
  mprj/buf_i[59] (net)                                   1   0.0040 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1168   0.9500   0.0000   0.0000 &   3.8052 f
  data arrival time                                                                                                  3.8052

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3737   1.0500   0.0000   0.6936 &   3.7322 r
  clock reconvergence pessimism                                                                           0.0000     3.7322
  clock uncertainty                                                                                       0.1000     3.8322
  library hold time                                                                     1.0000            0.2286     4.0607
  data required time                                                                                                 4.0607
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0607
  data arrival time                                                                                                 -3.8052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1777 
  total derate : arrival time                                                                             0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2161 

  slack (with derating applied) (VIOLATED)                                                               -0.2555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0394 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               1.9893                     1.0875 &   3.0875 f
  io_in[13] (net)                                        2   0.1954 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0875 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2213   1.9928   0.9500  -0.1412  -0.0999 &   2.9875 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1580   0.9500            0.5902 &   3.5777 f
  mprj/buf_i[205] (net)                                  2   0.0413 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1580   0.9500   0.0000   0.0010 &   3.5786 f
  data arrival time                                                                                                  3.5786

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4682 &   3.5068 r
  clock reconvergence pessimism                                                                           0.0000     3.5068
  clock uncertainty                                                                                       0.1000     3.6068
  library hold time                                                                     1.0000            0.2203     3.8271
  data required time                                                                                                 3.8271
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8271
  data arrival time                                                                                                 -3.5786
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1670 
  total derate : arrival time                                                                             0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2077 

  slack (with derating applied) (VIOLATED)                                                               -0.2484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0407 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               4.8484                     2.5253 &   4.5253 r
  io_in[15] (net)                                        2   0.2858 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5253 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9118   4.8510   0.9500  -1.1496  -1.1386 &   3.3868 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2074   0.9500            0.1263 &   3.5130 r
  mprj/buf_i[207] (net)                                  2   0.0438 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0096   0.2074   0.9500  -0.0008   0.0005 &   3.5135 r
  data arrival time                                                                                                  3.5135

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4680 &   3.5066 r
  clock reconvergence pessimism                                                                           0.0000     3.5066
  clock uncertainty                                                                                       0.1000     3.6066
  library hold time                                                                     1.0000            0.1513     3.7579
  data required time                                                                                                 3.7579
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7579
  data arrival time                                                                                                 -3.5135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1670 
  total derate : arrival time                                                                             0.0678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2348 

  slack (with derating applied) (VIOLATED)                                                               -0.2444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0096 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           2.4812                     1.3350 &   3.3350 f
  wbs_adr_i[24] (net)                                    2   0.2445 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3350 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4443   2.4888   0.9500  -0.2568  -0.1927 &   3.1423 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1186   0.9500            0.6161 &   3.7584 f
  mprj/buf_i[56] (net)                                   1   0.0027 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1186   0.9500   0.0000   0.0000 &   3.7584 f
  data arrival time                                                                                                  3.7584

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3507   1.0500   0.0000   0.6358 &   3.6744 r
  clock reconvergence pessimism                                                                           0.0000     3.6744
  clock uncertainty                                                                                       0.1000     3.7744
  library hold time                                                                     1.0000            0.2283     4.0027
  data required time                                                                                                 4.0027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0027
  data arrival time                                                                                                 -3.7584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2243 

  slack (with derating applied) (VIOLATED)                                                               -0.2442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0199 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           2.0965                     1.1273 &   3.1273 f
  wbs_dat_i[18] (net)                                    2   0.2063 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1273 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0319   2.1025   0.9500  -0.0026   0.0627 &   3.1900 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1273   0.9500            0.5733 &   3.7633 f
  mprj/buf_i[18] (net)                                   2   0.0126 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0329   0.1273   0.9500  -0.0031  -0.0032 &   3.7601 f
  data arrival time                                                                                                  3.7601

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6342 &   3.6728 r
  clock reconvergence pessimism                                                                           0.0000     3.6728
  clock uncertainty                                                                                       0.1000     3.7728
  library hold time                                                                     1.0000            0.2268     3.9997
  data required time                                                                                                 3.9997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9997
  data arrival time                                                                                                 -3.7601
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1749 
  total derate : arrival time                                                                             0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2088 

  slack (with derating applied) (VIOLATED)                                                               -0.2395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0307 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           2.3050                     1.2357 &   3.2357 f
  wbs_dat_i[27] (net)                                    2   0.2267 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2357 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1286   2.3120   0.9500  -0.0777  -0.0074 &   3.2283 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1309   0.9500            0.6049 &   3.8332 f
  mprj/buf_i[27] (net)                                   2   0.0117 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1309   0.9500   0.0000   0.0001 &   3.8333 f
  data arrival time                                                                                                  3.8333

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3784   1.0500   0.0000   0.7079 &   3.7465 r
  clock reconvergence pessimism                                                                           0.0000     3.7465
  clock uncertainty                                                                                       0.1000     3.8465
  library hold time                                                                     1.0000            0.2262     4.0728
  data required time                                                                                                 4.0728
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0728
  data arrival time                                                                                                 -3.8333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1784 
  total derate : arrival time                                                                             0.0396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2180 

  slack (with derating applied) (VIOLATED)                                                               -0.2395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0214 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           2.4973                     1.3409 &   3.3409 f
  wbs_adr_i[15] (net)                                    2   0.2460 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3409 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4280   2.5055   0.9500  -0.2477  -0.1777 &   3.1632 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1224   0.9500            0.6220 &   3.7852 f
  mprj/buf_i[47] (net)                                   1   0.0047 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1224   0.9500   0.0000   0.0001 &   3.7852 f
  data arrival time                                                                                                  3.7852

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3440   1.0500   0.0000   0.6114 &   3.6500 r
  clock reconvergence pessimism                                                                           0.0000     3.6500
  clock uncertainty                                                                                       0.1000     3.7500
  library hold time                                                                     1.0000            0.2276     3.9777
  data required time                                                                                                 3.9777
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9777
  data arrival time                                                                                                 -3.7852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1738 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2233 

  slack (with derating applied) (VIOLATED)                                                               -0.1924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0308 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[17] (in)                                                           2.6195                     1.4020 &   3.4020 f
  wbs_dat_i[17] (net)                                    2   0.2579 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4020 f
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5464   2.6288   0.9500  -0.3090  -0.2340 &   3.1680 f
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1448   0.9500            0.6597 &   3.8277 f
  mprj/buf_i[17] (net)                                   2   0.0163 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0357   0.1448   0.9500  -0.0033  -0.0033 &   3.8244 f
  data arrival time                                                                                                  3.8244

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3568   1.0500   0.0000   0.6457 &   3.6842 r
  clock reconvergence pessimism                                                                           0.0000     3.6842
  clock uncertainty                                                                                       0.1000     3.7842
  library hold time                                                                     1.0000            0.2238     4.0081
  data required time                                                                                                 4.0081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0081
  data arrival time                                                                                                 -3.8244
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1754 
  total derate : arrival time                                                                             0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2306 

  slack (with derating applied) (VIOLATED)                                                               -0.1837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0469 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                2.4163                     1.2962 &   3.2962 f
  io_in[8] (net)                                         2   0.2379 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.2962 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4142   2.4241   0.9500  -0.2882  -0.2236 &   3.0726 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1690   0.9500            0.6593 &   3.7319 f
  mprj/buf_i[200] (net)                                  2   0.0410 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0325   0.1690   0.9500  -0.0032  -0.0023 &   3.7296 f
  data arrival time                                                                                                  3.7296

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3175   1.0500   0.0000   0.5450 &   3.5836 r
  clock reconvergence pessimism                                                                           0.0000     3.5836
  clock uncertainty                                                                                       0.1000     3.6836
  library hold time                                                                     1.0000            0.2174     3.9010
  data required time                                                                                                 3.9010
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9010
  data arrival time                                                                                                 -3.7296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1706 
  total derate : arrival time                                                                             0.0535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2241 

  slack (with derating applied) (VIOLATED)                                                               -0.1715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0527 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               3.5393                     1.8597 &   3.8597 f
  io_in[34] (net)                                        2   0.3466 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8597 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7561   3.5633   0.9500  -0.4615  -0.3167 &   3.5429 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2188   0.9500            0.8495 &   4.3924 f
  mprj/buf_i[226] (net)                                  2   0.0558 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0330   0.2191   0.9500  -0.0041  -0.0005 &   4.3919 f
  data arrival time                                                                                                  4.3919

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4646   1.0500   0.0000   1.2053 &   4.2439 r
  clock reconvergence pessimism                                                                           0.0000     4.2439
  clock uncertainty                                                                                       0.1000     4.3439
  library hold time                                                                     1.0000            0.2041     4.5480
  data required time                                                                                                 4.5480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5480
  data arrival time                                                                                                 -4.3919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2021 
  total derate : arrival time                                                                             0.0770 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2791 

  slack (with derating applied) (VIOLATED)                                                               -0.1561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1230 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           2.2370                     1.2000 &   3.2000 f
  wbs_dat_i[12] (net)                                    2   0.2201 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2000 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0519   2.2440   0.9500  -0.0097   0.0639 &   3.2639 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   0.9500            0.5882 &   3.8521 f
  mprj/buf_i[12] (net)                                   1   0.0079 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1228   0.9500   0.0000   0.0001 &   3.8521 f
  data arrival time                                                                                                  3.8521

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6329 &   3.6715 r
  clock reconvergence pessimism                                                                           0.0000     3.6715
  clock uncertainty                                                                                       0.1000     3.7715
  library hold time                                                                     1.0000            0.2276     3.9991
  data required time                                                                                                 3.9991
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9991
  data arrival time                                                                                                 -3.8521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1470

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1748 
  total derate : arrival time                                                                             0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2102 

  slack (with derating applied) (VIOLATED)                                                               -0.1470 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0632 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               2.1759                     1.1963 &   3.1963 f
  io_in[14] (net)                                        2   0.2145 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1963 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3074   2.1787   0.9500  -0.1862  -0.1462 &   3.0501 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1737   0.9500            0.6297 &   3.6798 f
  mprj/buf_i[206] (net)                                  2   0.0483 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1739   0.9500   0.0000   0.0025 &   3.6823 f
  data arrival time                                                                                                  3.6823

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4662 &   3.5048 r
  clock reconvergence pessimism                                                                           0.0000     3.5048
  clock uncertainty                                                                                       0.1000     3.6048
  library hold time                                                                     1.0000            0.2161     3.8209
  data required time                                                                                                 3.8209
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8209
  data arrival time                                                                                                 -3.6823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1669 
  total derate : arrival time                                                                             0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2121 

  slack (with derating applied) (VIOLATED)                                                               -0.1386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0735 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                               7.7070                     3.9083 &   5.9083 r
  io_in[37] (net)                                        2   0.4532 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9083 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2044   7.7303   0.9500  -1.7581  -1.6027 &   4.3056 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2837   0.9500            0.0342 &   4.3398 r
  mprj/buf_i[229] (net)                                  2   0.0624 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0253   0.2840   0.9500  -0.0105  -0.0061 &   4.3337 r
  data arrival time                                                                                                  4.3337

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1597 &   4.1983 r
  clock reconvergence pessimism                                                                           0.0000     4.1983
  clock uncertainty                                                                                       0.1000     4.2983
  library hold time                                                                     1.0000            0.1480     4.4463
  data required time                                                                                                 4.4463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4463
  data arrival time                                                                                                 -4.3337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1999 
  total derate : arrival time                                                                             0.1033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3032 

  slack (with derating applied) (VIOLATED)                                                               -0.1126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1906 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[9] (in)                                                                2.3028                     1.2399 &   3.2399 f
  io_in[9] (net)                                         2   0.2269 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.2399 f
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3719   2.3090   0.9500  -0.2364  -0.1789 &   3.0610 f
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1736   0.9500            0.6495 &   3.7105 f
  mprj/buf_i[201] (net)                                  2   0.0474 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1736   0.9500   0.0000   0.0012 &   3.7116 f
  data arrival time                                                                                                  3.7116

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4661 &   3.5047 r
  clock reconvergence pessimism                                                                           0.0000     3.5047
  clock uncertainty                                                                                       0.1000     3.6047
  library hold time                                                                     1.0000            0.2162     3.8208
  data required time                                                                                                 3.8208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8208
  data arrival time                                                                                                 -3.7116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1669 
  total derate : arrival time                                                                             0.0497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2166 

  slack (with derating applied) (VIOLATED)                                                               -0.1092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1074 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            5.8728                     3.0192 &   5.0192 r
  wbs_adr_i[2] (net)                                     2   0.3438 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.0192 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0049   5.8832   0.9500  -1.7205  -1.6724 &   3.3467 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1648   0.9500            0.0305 &   3.3773 r
  mprj/buf_i[34] (net)                                   2   0.0106 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0463   0.1648   0.9500  -0.0216  -0.0226 &   3.3547 r
  data arrival time                                                                                                  3.3547

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.0790   1.0500   0.0000   0.1575 &   3.1961 r
  clock reconvergence pessimism                                                                           0.0000     3.1961
  clock uncertainty                                                                                       0.1000     3.2961
  library hold time                                                                     1.0000            0.1532     3.4492
  data required time                                                                                                 3.4492
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4492
  data arrival time                                                                                                 -3.3547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1522 
  total derate : arrival time                                                                             0.0958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2480 

  slack (with derating applied) (VIOLATED)                                                               -0.0945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1535 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                           5.4039                     2.7802 &   4.7802 r
  wbs_adr_i[11] (net)                                    2   0.3163 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7802 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7779   5.4126   0.9500  -1.6208  -1.5855 &   3.1947 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1495   0.9500            0.0420 &   3.2366 r
  mprj/buf_i[43] (net)                                   1   0.0060 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0065   0.1495   0.9500  -0.0013  -0.0013 &   3.2353 r
  data arrival time                                                                                                  3.2353

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9579   1.0500   0.0000   0.0270 &   3.0656 r
  clock reconvergence pessimism                                                                           0.0000     3.0656
  clock uncertainty                                                                                       0.1000     3.1656
  library hold time                                                                     1.0000            0.1538     3.3195
  data required time                                                                                                 3.3195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3195
  data arrival time                                                                                                 -3.2353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1460 
  total derate : arrival time                                                                             0.0894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2354 

  slack (with derating applied) (VIOLATED)                                                               -0.0841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1513 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                                5.7066                     2.9334 &   4.9334 r
  io_in[6] (net)                                         2   0.3340 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.9334 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3668   5.7162   0.9500  -1.3766  -1.3146 &   3.6188 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2024   0.9500            0.0748 &   3.6935 r
  mprj/buf_i[198] (net)                                  2   0.0336 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0123   0.2024   0.9500  -0.0027  -0.0022 &   3.6914 r
  data arrival time                                                                                                  3.6914

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2858   1.0500   0.0000   0.4753 &   3.5139 r
  clock reconvergence pessimism                                                                           0.0000     3.5139
  clock uncertainty                                                                                       0.1000     3.6139
  library hold time                                                                     1.0000            0.1515     3.7654
  data required time                                                                                                 3.7654
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7654
  data arrival time                                                                                                 -3.6914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1673 
  total derate : arrival time                                                                             0.0798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2471 

  slack (with derating applied) (VIOLATED)                                                               -0.0741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1731 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           2.5735                     1.3789 &   3.3789 f
  wbs_dat_i[14] (net)                                    2   0.2534 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3789 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3537   2.5824   0.9500  -0.2059  -0.1291 &   3.2498 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1282   0.9500            0.6375 &   3.8873 f
  mprj/buf_i[14] (net)                                   1   0.0070 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0060   0.1282   0.9500  -0.0005  -0.0004 &   3.8869 f
  data arrival time                                                                                                  3.8869

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3309   1.0500   0.0000   0.5778 &   3.6164 r
  clock reconvergence pessimism                                                                           0.0000     3.6164
  clock uncertainty                                                                                       0.1000     3.7164
  library hold time                                                                     1.0000            0.2267     3.9431
  data required time                                                                                                 3.9431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9431
  data arrival time                                                                                                 -3.8869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1722 
  total derate : arrival time                                                                             0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2207 

  slack (with derating applied) (VIOLATED)                                                               -0.0562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1645 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           2.5825                     1.3850 &   3.3850 f
  wbs_dat_i[13] (net)                                    2   0.2543 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3850 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2316   2.5911   0.9500  -0.1416  -0.0635 &   3.3215 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1440   0.9500            0.6540 &   3.9755 f
  mprj/buf_i[13] (net)                                   2   0.0163 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0268   0.1440   0.9500  -0.0027  -0.0026 &   3.9729 f
  data arrival time                                                                                                  3.9729

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6327 &   3.6713 r
  clock reconvergence pessimism                                                                           0.0000     3.6713
  clock uncertainty                                                                                       0.1000     3.7713
  library hold time                                                                     1.0000            0.2241     3.9953
  data required time                                                                                                 3.9953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9953
  data arrival time                                                                                                 -3.9729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1748 
  total derate : arrival time                                                                             0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2210 

  slack (with derating applied) (VIOLATED)                                                               -0.0224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1985 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           2.3692                     1.2719 &   3.2719 f
  wbs_dat_i[29] (net)                                    2   0.2332 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2719 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1992   2.3758   0.9500  -0.1205  -0.0525 &   3.2194 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   0.9500            0.6017 &   3.8210 f
  mprj/buf_i[29] (net)                                   1   0.0042 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1190   0.9500   0.0000   0.0000 &   3.8211 f
  data arrival time                                                                                                  3.8211

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2789   1.0500   0.0000   0.4685 &   3.5071 r
  clock reconvergence pessimism                                                                           0.0000     3.5071
  clock uncertainty                                                                                       0.1000     3.6071
  library hold time                                                                     1.0000            0.2282     3.8353
  data required time                                                                                                 3.8353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8353
  data arrival time                                                                                                 -3.8211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1670 
  total derate : arrival time                                                                             0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2086 

  slack (with derating applied) (VIOLATED)                                                               -0.0142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1943 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            2.6907                     1.4355 &   3.4355 f
  wbs_dat_i[8] (net)                                     2   0.2647 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4355 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7627   2.7015   0.9500  -0.4561  -0.3811 &   3.0544 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1482   0.9500            0.6726 &   3.7270 f
  mprj/buf_i[8] (net)                                    2   0.0177 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0563   0.1482   0.9500  -0.0054  -0.0055 &   3.7215 f
  data arrival time                                                                                                  3.7215

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2197   1.0500   0.0000   0.3594 &   3.3980 r
  clock reconvergence pessimism                                                                           0.0000     3.3980
  clock uncertainty                                                                                       0.1000     3.4980
  library hold time                                                                     1.0000            0.2229     3.7210
  data required time                                                                                                 3.7210
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7210
  data arrival time                                                                                                 -3.7215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1618 
  total derate : arrival time                                                                             0.0636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2254 

  slack (with derating applied) (MET)                                                                     0.0006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2260 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[7] (in)                                                            2.7279                     1.4568 &   3.4568 f
  wbs_dat_i[7] (net)                                     2   0.2684 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4568 f
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7562   2.7383   0.9500  -0.4426  -0.3670 &   3.0898 f
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1282   0.9500            0.6579 &   3.7477 f
  mprj/buf_i[7] (net)                                    1   0.0053 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0224   0.1282   0.9500  -0.0020  -0.0020 &   3.7457 f
  data arrival time                                                                                                  3.7457

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2197   1.0500   0.0000   0.3589 &   3.3975 r
  clock reconvergence pessimism                                                                           0.0000     3.3975
  clock uncertainty                                                                                       0.1000     3.4975
  library hold time                                                                     1.0000            0.2267     3.7242
  data required time                                                                                                 3.7242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7242
  data arrival time                                                                                                 -3.7457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1618 
  total derate : arrival time                                                                             0.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2238 

  slack (with derating applied) (MET)                                                                     0.0215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2452 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                                5.9570                     3.0541 &   5.0541 r
  io_in[5] (net)                                         2   0.3481 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.0541 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3671   5.9690   0.9500  -1.3872  -1.3101 &   3.7439 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2079   0.9500            0.0658 &   3.8097 r
  mprj/buf_i[197] (net)                                  2   0.0347 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0141   0.2079   0.9500  -0.0048  -0.0043 &   3.8054 r
  data arrival time                                                                                                  3.8054

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2792   1.0500   0.0000   0.4621 &   3.5007 r
  clock reconvergence pessimism                                                                           0.0000     3.5007
  clock uncertainty                                                                                       0.1000     3.6007
  library hold time                                                                     1.0000            0.1513     3.7520
  data required time                                                                                                 3.7520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7520
  data arrival time                                                                                                 -3.8054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1667 
  total derate : arrival time                                                                             0.0808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2475 

  slack (with derating applied) (MET)                                                                     0.0535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3010 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                2.6391                     1.4089 &   3.4089 f
  io_in[7] (net)                                         2   0.2595 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.4089 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4305   2.6485   0.9500  -0.2622  -0.1822 &   3.2267 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1826   0.9500            0.6992 &   3.9259 f
  mprj/buf_i[199] (net)                                  2   0.0454 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0208   0.1827   0.9500  -0.0020   0.0007 &   3.9265 f
  data arrival time                                                                                                  3.9265

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3050   1.0500   0.0000   0.5161 &   3.5547 r
  clock reconvergence pessimism                                                                           0.0000     3.5547
  clock uncertainty                                                                                       0.1000     3.6547
  library hold time                                                                     1.0000            0.2137     3.8685
  data required time                                                                                                 3.8685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8685
  data arrival time                                                                                                 -3.9265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1693 
  total derate : arrival time                                                                             0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2243 

  slack (with derating applied) (MET)                                                                     0.0581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2824 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            2.1763                     1.1692 &   3.1692 f
  wbs_dat_i[9] (net)                                     2   0.2142 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.1692 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.1830   0.9500   0.0000   0.0716 &   3.2407 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1264   0.9500            0.5836 &   3.8243 f
  mprj/buf_i[9] (net)                                    2   0.0108 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0178   0.1264   0.9500  -0.0017  -0.0017 &   3.8226 f
  data arrival time                                                                                                  3.8226

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2196   1.0500   0.0000   0.3597 &   3.3983 r
  clock reconvergence pessimism                                                                           0.0000     3.3983
  clock uncertainty                                                                                       0.1000     3.4983
  library hold time                                                                     1.0000            0.2270     3.7253
  data required time                                                                                                 3.7253
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7253
  data arrival time                                                                                                 -3.8226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1618 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1964 

  slack (with derating applied) (MET)                                                                     0.0973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2937 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            2.2199                     1.1921 &   3.1921 f
  wbs_adr_i[9] (net)                                     2   0.2185 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.1921 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0983   2.2268   0.9500  -0.0081   0.0653 &   3.2573 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1256   0.9500            0.5888 &   3.8461 f
  mprj/buf_i[41] (net)                                   2   0.0098 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1256   0.9500   0.0000   0.0001 &   3.8462 f
  data arrival time                                                                                                  3.8462

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2196   1.0500   0.0000   0.3598 &   3.3984 r
  clock reconvergence pessimism                                                                           0.0000     3.3984
  clock uncertainty                                                                                       0.1000     3.4984
  library hold time                                                                     1.0000            0.2271     3.7255
  data required time                                                                                                 3.7255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7255
  data arrival time                                                                                                 -3.8462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1618 
  total derate : arrival time                                                                             0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1971 

  slack (with derating applied) (MET)                                                                     0.1207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3178 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                                6.0484                     3.0857 &   5.0857 r
  io_in[4] (net)                                         2   0.3559 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.0857 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2950   6.0623   0.9500  -1.3276  -1.2357 &   3.8501 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2140   0.9500            0.0663 &   3.9163 r
  mprj/buf_i[196] (net)                                  2   0.0376 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0347   0.2140   0.9500  -0.0198  -0.0199 &   3.8964 r
  data arrival time                                                                                                  3.8964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2858   1.0500   0.0000   0.4753 &   3.5139 r
  clock reconvergence pessimism                                                                           0.0000     3.5139
  clock uncertainty                                                                                       0.1000     3.6139
  library hold time                                                                     1.0000            0.1510     3.7649
  data required time                                                                                                 3.7649
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7649
  data arrival time                                                                                                 -3.8964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1673 
  total derate : arrival time                                                                             0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2466 

  slack (with derating applied) (MET)                                                                     0.1315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3781 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           4.7596                     2.4522 &   4.4522 r
  wbs_adr_i[12] (net)                                    2   0.2787 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4522 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8216   4.7660   0.9500  -1.0563  -1.0130 &   3.4392 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1400   0.9500            0.0701 &   3.5093 r
  mprj/buf_i[44] (net)                                   1   0.0056 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0113   0.1400   0.9500  -0.0024  -0.0025 &   3.5068 r
  data arrival time                                                                                                  3.5068

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9904   1.0500   0.0000   0.0605 &   3.0991 r
  clock reconvergence pessimism                                                                           0.0000     3.0991
  clock uncertainty                                                                                       0.1000     3.1991
  library hold time                                                                     1.0000            0.1542     3.3533
  data required time                                                                                                 3.3533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3533
  data arrival time                                                                                                 -3.5068
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2093 

  slack (with derating applied) (MET)                                                                     0.1535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3628 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           4.2638                     2.1982 &   4.1982 r
  wbs_dat_i[20] (net)                                    2   0.2496 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1982 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3366   4.2691   0.9500  -0.8065  -0.7661 &   3.4321 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1601   0.9500            0.1169 &   3.5490 r
  mprj/buf_i[20] (net)                                   2   0.0199 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0261   0.1601   0.9500  -0.0127  -0.0130 &   3.5360 r
  data arrival time                                                                                                  3.5360

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9904   1.0500   0.0000   0.0601 &   3.0986 r
  clock reconvergence pessimism                                                                           0.0000     3.0986
  clock uncertainty                                                                                       0.1000     3.1986
  library hold time                                                                     1.0000            0.1534     3.3520
  data required time                                                                                                 3.3520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3520
  data arrival time                                                                                                 -3.5360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1989 

  slack (with derating applied) (MET)                                                                     0.1839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3829 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           2.3715                     1.2724 &   3.2724 f
  wbs_dat_i[21] (net)                                    2   0.2334 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2724 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5579   2.3791   0.9500  -0.3367  -0.2772 &   2.9952 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1383   0.9500            0.6209 &   3.6161 f
  mprj/buf_i[21] (net)                                   2   0.0155 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0151   0.1383   0.9500  -0.0013  -0.0012 &   3.6149 f
  data arrival time                                                                                                  3.6149

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9904   1.0500   0.0000   0.0605 &   3.0991 r
  clock reconvergence pessimism                                                                           0.0000     3.0991
  clock uncertainty                                                                                       0.1000     3.1991
  library hold time                                                                     1.0000            0.2250     3.4241
  data required time                                                                                                 3.4241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4241
  data arrival time                                                                                                 -3.6149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2012 

  slack (with derating applied) (MET)                                                                     0.1909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3921 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                           5.5838                     2.8822 &   4.8822 r
  wbs_dat_i[10] (net)                                    2   0.3276 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8822 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2871   5.5907   0.9500  -1.4130  -1.3723 &   3.5099 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1551   0.9500            0.0373 &   3.5472 r
  mprj/buf_i[10] (net)                                   1   0.0076 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1551   0.9500   0.0000   0.0001 &   3.5473 r
  data arrival time                                                                                                  3.5473

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9895   1.0500   0.0000   0.0586 &   3.0972 r
  clock reconvergence pessimism                                                                           0.0000     3.0972
  clock uncertainty                                                                                       0.1000     3.1972
  library hold time                                                                     1.0000            0.1536     3.3508
  data required time                                                                                                 3.3508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3508
  data arrival time                                                                                                 -3.5473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0785 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2260 

  slack (with derating applied) (MET)                                                                     0.1965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4225 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           2.3760                     1.2768 &   3.2768 f
  wbs_adr_i[20] (net)                                    2   0.2340 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2768 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5461   2.3836   0.9500  -0.3246  -0.2655 &   3.0113 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1432   0.9500            0.6267 &   3.6380 f
  mprj/buf_i[52] (net)                                   2   0.0196 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0146   0.1432   0.9500  -0.0013  -0.0011 &   3.6369 f
  data arrival time                                                                                                  3.6369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9904   1.0500   0.0000   0.0600 &   3.0986 r
  clock reconvergence pessimism                                                                           0.0000     3.0986
  clock uncertainty                                                                                       0.1000     3.1986
  library hold time                                                                     1.0000            0.2242     3.4228
  data required time                                                                                                 3.4228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4228
  data arrival time                                                                                                 -3.6369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2008 

  slack (with derating applied) (MET)                                                                     0.2141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4149 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            5.2582                     2.7060 &   4.7060 r
  wbs_adr_i[1] (net)                                     2   0.3078 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7060 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9733   5.2664   0.9500  -1.1310  -1.0725 &   3.6335 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1594   0.9500            0.0607 &   3.6943 r
  mprj/buf_i[33] (net)                                   2   0.0120 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0411   0.1594   0.9500  -0.0202  -0.0211 &   3.6731 r
  data arrival time                                                                                                  3.6731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.0865   1.0500   0.0000   0.1665 &   3.2051 r
  clock reconvergence pessimism                                                                           0.0000     3.2051
  clock uncertainty                                                                                       0.1000     3.3051
  library hold time                                                                     1.0000            0.1534     3.4585
  data required time                                                                                                 3.4585
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4585
  data arrival time                                                                                                 -3.6731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1526 
  total derate : arrival time                                                                             0.0668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2194 

  slack (with derating applied) (MET)                                                                     0.2146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4341 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           2.4320                     1.3064 &   3.3064 f
  wbs_adr_i[19] (net)                                    2   0.2395 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3064 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5482   2.4398   0.9500  -0.3443  -0.2839 &   3.0225 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1418   0.9500            0.6324 &   3.6549 f
  mprj/buf_i[51] (net)                                   2   0.0173 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0307   0.1418   0.9500  -0.0029  -0.0028 &   3.6521 f
  data arrival time                                                                                                  3.6521

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9904   1.0500   0.0000   0.0606 &   3.0992 r
  clock reconvergence pessimism                                                                           0.0000     3.0992
  clock uncertainty                                                                                       0.1000     3.1992
  library hold time                                                                     1.0000            0.2244     3.4236
  data required time                                                                                                 3.4236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4236
  data arrival time                                                                                                 -3.6521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2023 

  slack (with derating applied) (MET)                                                                     0.2285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4308 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[10] (in)                                                           2.6152                     1.3977 &   3.3977 f
  wbs_adr_i[10] (net)                                    2   0.2573 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3977 f
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6871   2.6252   0.9500  -0.4103  -0.3374 &   3.0603 f
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1447   0.9500            0.6591 &   3.7194 f
  mprj/buf_i[42] (net)                                   2   0.0162 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0257   0.1447   0.9500  -0.0024  -0.0023 &   3.7171 f
  data arrival time                                                                                                  3.7171

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.0472   1.0500   0.0000   0.1209 &   3.1595 r
  clock reconvergence pessimism                                                                           0.0000     3.1595
  clock uncertainty                                                                                       0.1000     3.2595
  library hold time                                                                     1.0000            0.2239     3.4834
  data required time                                                                                                 3.4834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4834
  data arrival time                                                                                                 -3.7171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1505 
  total derate : arrival time                                                                             0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (MET)                                                                     0.2337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4444 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            2.3872                     1.2748 &   3.2748 f
  wbs_adr_i[7] (net)                                     2   0.2346 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2748 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1077   2.3960   0.9500  -0.0088   0.0766 &   3.3514 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1323   0.9500            0.6173 &   3.9687 f
  mprj/buf_i[39] (net)                                   2   0.0115 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1323   0.9500   0.0000   0.0001 &   3.9688 f
  data arrival time                                                                                                  3.9688

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2196   1.0500   0.0000   0.3598 &   3.3984 r
  clock reconvergence pessimism                                                                           0.0000     3.3984
  clock uncertainty                                                                                       0.1000     3.4984
  library hold time                                                                     1.0000            0.2260     3.7244
  data required time                                                                                                 3.7244
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7244
  data arrival time                                                                                                 -3.9688
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1618 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1993 

  slack (with derating applied) (MET)                                                                     0.2443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4436 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                                6.4880                     3.3011 &   5.3011 r
  io_in[3] (net)                                         2   0.3816 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.3011 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3734   6.5056   0.9500  -1.4763  -1.3665 &   3.9346 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2156   0.9500            0.0435 &   3.9780 r
  mprj/buf_i[195] (net)                                  2   0.0349 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2156   0.9500   0.0000   0.0008 &   3.9789 r
  data arrival time                                                                                                  3.9789

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2589   1.0500   0.0000   0.4225 &   3.4611 r
  clock reconvergence pessimism                                                                           0.0000     3.4611
  clock uncertainty                                                                                       0.1000     3.5611
  library hold time                                                                     1.0000            0.1509     3.7121
  data required time                                                                                                 3.7121
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7121
  data arrival time                                                                                                 -3.9789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1648 
  total derate : arrival time                                                                             0.0858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2506 

  slack (with derating applied) (MET)                                                                     0.2668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5174 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               3.3885                     1.7807 &   3.7807 f
  io_in[36] (net)                                        2   0.3317 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7807 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4115   0.9500   0.0000   0.1688 &   3.9496 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2150   0.9500            0.8275 &   4.7771 f
  mprj/buf_i[228] (net)                                  2   0.0559 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0176   0.2152   0.9500  -0.0014   0.0025 &   4.7795 f
  data arrival time                                                                                                  4.7795

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1598 &   4.1984 r
  clock reconvergence pessimism                                                                           0.0000     4.1984
  clock uncertainty                                                                                       0.1000     4.2984
  library hold time                                                                     1.0000            0.2051     4.5035
  data required time                                                                                                 4.5035
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5035
  data arrival time                                                                                                 -4.7795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1999 
  total derate : arrival time                                                                             0.0527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2526 

  slack (with derating applied) (MET)                                                                     0.2760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5286 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            2.6128                     1.3947 &   3.3947 f
  wbs_dat_i[1] (net)                                     2   0.2570 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3947 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5207   2.6232   0.9500  -0.3054  -0.2243 &   3.1705 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1360   0.9500            0.6504 &   3.8208 f
  mprj/buf_i[1] (net)                                    2   0.0108 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0155   0.1360   0.9500  -0.0013  -0.0013 &   3.8195 f
  data arrival time                                                                                                  3.8195

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.0842   1.0500   0.0000   0.1638 &   3.2024 r
  clock reconvergence pessimism                                                                           0.0000     3.2024
  clock uncertainty                                                                                       0.1000     3.3024
  library hold time                                                                     1.0000            0.2254     3.5277
  data required time                                                                                                 3.5277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5277
  data arrival time                                                                                                 -3.8195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2918

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1525 
  total derate : arrival time                                                                             0.0547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2071 

  slack (with derating applied) (MET)                                                                     0.2918 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4989 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            2.5064                     1.3398 &   3.3398 f
  wbs_dat_i[3] (net)                                     2   0.2466 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3398 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4251   2.5159   0.9500  -0.2502  -0.1722 &   3.1675 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1345   0.9500            0.6349 &   3.8025 f
  mprj/buf_i[3] (net)                                    2   0.0112 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0160   0.1345   0.9500  -0.0014  -0.0013 &   3.8011 f
  data arrival time                                                                                                  3.8011

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.0668   1.0500   0.0000   0.1430 &   3.1816 r
  clock reconvergence pessimism                                                                           0.0000     3.1816
  clock uncertainty                                                                                       0.1000     3.2816
  library hold time                                                                     1.0000            0.2256     3.5072
  data required time                                                                                                 3.5072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5072
  data arrival time                                                                                                 -3.8011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1515 
  total derate : arrival time                                                                             0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2023 

  slack (with derating applied) (MET)                                                                     0.2939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4962 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_we_i (in)                                                                5.3504                     2.7843 &   4.7843 r
  wbs_we_i (net)                                         2   0.3154 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.7843 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7724   5.3542   0.9500  -1.0710  -1.0334 &   3.7510 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1735   0.9500            0.0689 &   3.8199 r
  mprj/buf_i[234] (net)                                  2   0.0193 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1064   0.1735   0.9500  -0.0491  -0.0514 &   3.7685 r
  data arrival time                                                                                                  3.7685

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.0999   1.0500   0.0000   0.1828 &   3.2214 r
  clock reconvergence pessimism                                                                           0.0000     3.2214
  clock uncertainty                                                                                       0.1000     3.3214
  library hold time                                                                     1.0000            0.1528     3.4742
  data required time                                                                                                 3.4742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4742
  data arrival time                                                                                                 -3.7685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1534 
  total derate : arrival time                                                                             0.0644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2178 

  slack (with derating applied) (MET)                                                                     0.2943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5122 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               2.7810                     1.4806 &   3.4806 f
  wbs_cyc_i (net)                                        2   0.2734 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4806 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6696   2.7932   0.9500  -0.4080  -0.3222 &   3.1583 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1477   0.9500            0.6838 &   3.8422 f
  mprj/buf_i[236] (net)                                  2   0.0156 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1477   0.9500   0.0000   0.0002 &   3.8424 f
  data arrival time                                                                                                  3.8424

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1020   1.0500   0.0000   0.1855 &   3.2241 r
  clock reconvergence pessimism                                                                           0.0000     3.2241
  clock uncertainty                                                                                       0.1000     3.3241
  library hold time                                                                     1.0000            0.2231     3.5471
  data required time                                                                                                 3.5471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5471
  data arrival time                                                                                                 -3.8424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1535 
  total derate : arrival time                                                                             0.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2155 

  slack (with derating applied) (MET)                                                                     0.2952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5108 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            2.7715                     1.4772 &   3.4772 f
  wbs_adr_i[5] (net)                                     2   0.2726 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4772 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8965   2.7832   0.9500  -0.4994  -0.4203 &   3.0569 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1510   0.9500            0.6860 &   3.7429 f
  mprj/buf_i[37] (net)                                   2   0.0185 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1510   0.9500   0.0000   0.0002 &   3.7431 f
  data arrival time                                                                                                  3.7431

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.0129   1.0500   0.0000   0.0827 &   3.1213 r
  clock reconvergence pessimism                                                                           0.0000     3.1213
  clock uncertainty                                                                                       0.1000     3.2213
  library hold time                                                                     1.0000            0.2222     3.4435
  data required time                                                                                                 3.4435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4435
  data arrival time                                                                                                 -3.7431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2997

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1486 
  total derate : arrival time                                                                             0.0666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2152 

  slack (with derating applied) (MET)                                                                     0.2997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5149 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           2.0792                     1.1188 &   3.1188 f
  wbs_dat_i[19] (net)                                    2   0.2046 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1188 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0358   2.0848   0.9500  -0.0133   0.0498 &   3.1686 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1311   0.9500            0.5747 &   3.7434 f
  mprj/buf_i[19] (net)                                   2   0.0156 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0112   0.1311   0.9500  -0.0009  -0.0008 &   3.7426 f
  data arrival time                                                                                                  3.7426

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9904   1.0500   0.0000   0.0605 &   3.0991 r
  clock reconvergence pessimism                                                                           0.0000     3.0991
  clock uncertainty                                                                                       0.1000     3.1991
  library hold time                                                                     1.0000            0.2262     3.4253
  data required time                                                                                                 3.4253
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4253
  data arrival time                                                                                                 -3.7426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1819 

  slack (with derating applied) (MET)                                                                     0.3173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4992 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            2.8281                     1.5026 &   3.5026 f
  wbs_dat_i[2] (net)                                     2   0.2779 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5026 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6969   2.8411   0.9500  -0.4333  -0.3445 &   3.1580 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1450   0.9500            0.6873 &   3.8453 f
  mprj/buf_i[2] (net)                                    2   0.0131 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0437   0.1450   0.9500  -0.0041  -0.0041 &   3.8412 f
  data arrival time                                                                                                  3.8412

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.0817   1.0500   0.0000   0.1607 &   3.1993 r
  clock reconvergence pessimism                                                                           0.0000     3.1993
  clock uncertainty                                                                                       0.1000     3.2993
  library hold time                                                                     1.0000            0.2238     3.5231
  data required time                                                                                                 3.5231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5231
  data arrival time                                                                                                 -3.8412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1523 
  total derate : arrival time                                                                             0.0639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2162 

  slack (with derating applied) (MET)                                                                     0.3180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5343 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                                6.5932                     3.3619 &   5.3619 r
  io_in[2] (net)                                         2   0.3881 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.3619 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6194   6.6081   0.9500  -1.4589  -1.3495 &   4.0124 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2134   0.9500            0.0358 &   4.0482 r
  mprj/buf_i[194] (net)                                  2   0.0328 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0101   0.2134   0.9500  -0.0042  -0.0036 &   4.0445 r
  data arrival time                                                                                                  4.0445

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2554   1.0500   0.0000   0.4158 &   3.4544 r
  clock reconvergence pessimism                                                                           0.0000     3.4544
  clock uncertainty                                                                                       0.1000     3.5544
  library hold time                                                                     1.0000            0.1510     3.7055
  data required time                                                                                                 3.7055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7055
  data arrival time                                                                                                 -4.0445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1645 
  total derate : arrival time                                                                             0.0847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2492 

  slack (with derating applied) (MET)                                                                     0.3390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5882 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            2.6278                     1.4022 &   3.4022 f
  wbs_adr_i[4] (net)                                     2   0.2585 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4022 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4550   2.6385   0.9500  -0.2734  -0.1896 &   3.2126 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1554   0.9500            0.6722 &   3.8848 f
  mprj/buf_i[36] (net)                                   2   0.0250 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0447   0.1554   0.9500  -0.0043  -0.0042 &   3.8807 f
  data arrival time                                                                                                  3.8807

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.0722   1.0500   0.0000   0.1494 &   3.1880 r
  clock reconvergence pessimism                                                                           0.0000     3.1880
  clock uncertainty                                                                                       0.1000     3.2880
  library hold time                                                                     1.0000            0.2210     3.5090
  data required time                                                                                                 3.5090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5090
  data arrival time                                                                                                 -3.8807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1518 
  total derate : arrival time                                                                             0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2062 

  slack (with derating applied) (MET)                                                                     0.3717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5779 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            2.7607                     1.4710 &   3.4710 f
  wbs_dat_i[6] (net)                                     2   0.2715 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4710 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6082   2.7724   0.9500  -0.3579  -0.2721 &   3.1990 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1457   0.9500            0.6790 &   3.8780 f
  mprj/buf_i[6] (net)                                    2   0.0144 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1457   0.9500   0.0000   0.0002 &   3.8782 f
  data arrival time                                                                                                  3.8782

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.0472   1.0500   0.0000   0.1210 &   3.1595 r
  clock reconvergence pessimism                                                                           0.0000     3.1595
  clock uncertainty                                                                                       0.1000     3.2595
  library hold time                                                                     1.0000            0.2236     3.4831
  data required time                                                                                                 3.4831
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4831
  data arrival time                                                                                                 -3.8782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3950

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1505 
  total derate : arrival time                                                                             0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2096 

  slack (with derating applied) (MET)                                                                     0.3950 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6046 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            2.9869                     1.5992 &   3.5992 f
  wbs_adr_i[0] (net)                                     2   0.2943 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5992 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7587   2.9981   0.9500  -0.4373  -0.3508 &   3.2485 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1505   0.9500            0.7129 &   3.9614 f
  mprj/buf_i[32] (net)                                   2   0.0141 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0392   0.1505   0.9500  -0.0037  -0.0037 &   3.9577 f
  data arrival time                                                                                                  3.9577

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1037   1.0500   0.0000   0.1876 &   3.2262 r
  clock reconvergence pessimism                                                                           0.0000     3.2262
  clock uncertainty                                                                                       0.1000     3.3262
  library hold time                                                                     1.0000            0.2223     3.5485
  data required time                                                                                                 3.5485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5485
  data arrival time                                                                                                 -3.9577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1536 
  total derate : arrival time                                                                             0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2189 

  slack (with derating applied) (MET)                                                                     0.4092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6281 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            2.3340                     1.2503 &   3.2503 f
  wbs_adr_i[3] (net)                                     2   0.2296 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2503 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0359   2.3419   0.9500  -0.0029   0.0781 &   3.3284 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1276   0.9500            0.6056 &   3.9340 f
  mprj/buf_i[35] (net)                                   2   0.0095 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0168   0.1276   0.9500  -0.0015  -0.0015 &   3.9325 f
  data arrival time                                                                                                  3.9325

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.0704   1.0500   0.0000   0.1472 &   3.1858 r
  clock reconvergence pessimism                                                                           0.0000     3.1858
  clock uncertainty                                                                                       0.1000     3.2858
  library hold time                                                                     1.0000            0.2268     3.5126
  data required time                                                                                                 3.5126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5126
  data arrival time                                                                                                 -3.9325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1517 
  total derate : arrival time                                                                             0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1881 

  slack (with derating applied) (MET)                                                                     0.4199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6080 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            2.3809                     1.2731 &   3.2731 f
  wbs_dat_i[0] (net)                                     2   0.2341 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2731 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.3894   0.9500   0.0000   0.0856 &   3.3586 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1391   0.9500            0.6231 &   3.9817 f
  mprj/buf_i[0] (net)                                    2   0.0160 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0226   0.1391   0.9500  -0.0021  -0.0021 &   3.9796 f
  data arrival time                                                                                                  3.9796

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1054   1.0500   0.0000   0.1897 &   3.2283 r
  clock reconvergence pessimism                                                                           0.0000     3.2283
  clock uncertainty                                                                                       0.1000     3.3283
  library hold time                                                                     1.0000            0.2249     3.5532
  data required time                                                                                                 3.5532
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5532
  data arrival time                                                                                                 -3.9796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1537 
  total derate : arrival time                                                                             0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1911 

  slack (with derating applied) (MET)                                                                     0.4265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6176 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            2.4470                     1.3076 &   3.3076 f
  wbs_sel_i[3] (net)                                     2   0.2406 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3076 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1606   2.4560   0.9500  -0.0842   0.0001 &   3.3078 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1412   0.9500            0.6338 &   3.9416 f
  mprj/buf_i[233] (net)                                  2   0.0165 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1412   0.9500   0.0000   0.0002 &   3.9418 f
  data arrival time                                                                                                  3.9418

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.0686   1.0500   0.0000   0.1451 &   3.1837 r
  clock reconvergence pessimism                                                                           0.0000     3.1837
  clock uncertainty                                                                                       0.1000     3.2837
  library hold time                                                                     1.0000            0.2245     3.5082
  data required time                                                                                                 3.5082
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5082
  data arrival time                                                                                                 -3.9418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1516 
  total derate : arrival time                                                                             0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1938 

  slack (with derating applied) (MET)                                                                     0.4336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6274 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               2.4120                     1.2892 &   3.2892 f
  wbs_stb_i (net)                                        2   0.2372 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2892 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1400   2.4212   0.9500  -0.0115   0.0751 &   3.3643 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1437   0.9500            0.6320 &   3.9963 f
  mprj/buf_i[235] (net)                                  2   0.0193 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0599   0.1437   0.9500  -0.0057  -0.0057 &   3.9906 f
  data arrival time                                                                                                  3.9906

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.0981   1.0500   0.0000   0.1807 &   3.2193 r
  clock reconvergence pessimism                                                                           0.0000     3.2193
  clock uncertainty                                                                                       0.1000     3.3193
  library hold time                                                                     1.0000            0.2241     3.5434
  data required time                                                                                                 3.5434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5434
  data arrival time                                                                                                 -3.9906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1533 
  total derate : arrival time                                                                             0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1920 

  slack (with derating applied) (MET)                                                                     0.4472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6392 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            2.4466                     1.3057 &   3.3057 f
  wbs_dat_i[5] (net)                                     2   0.2405 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3057 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.1915   2.4559   0.9500  -0.1117  -0.0281 &   3.2776 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1405   0.9500            0.6331 &   3.9108 f
  mprj/buf_i[5] (net)                                    2   0.0159 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0055   0.1405   0.9500  -0.0005  -0.0003 &   3.9105 f
  data arrival time                                                                                                  3.9105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.0093   1.0500   0.0000   0.0790 &   3.1176 r
  clock reconvergence pessimism                                                                           0.0000     3.1176
  clock uncertainty                                                                                       0.1000     3.2176
  library hold time                                                                     1.0000            0.2246     3.4422
  data required time                                                                                                 3.4422
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4422
  data arrival time                                                                                                 -3.9105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4683

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1485 
  total derate : arrival time                                                                             0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1921 

  slack (with derating applied) (MET)                                                                     0.4683 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6604 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            2.9242                     1.5543 &   3.5543 f
  wbs_dat_i[4] (net)                                     2   0.2875 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5543 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7513   2.9374   0.9500  -0.4060  -0.3131 &   3.2412 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1628   0.9500            0.7182 &   3.9594 f
  mprj/buf_i[4] (net)                                    2   0.0253 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0160   0.1628   0.9500  -0.0014  -0.0011 &   3.9583 f
  data arrival time                                                                                                  3.9583

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.0392   1.0500   0.0000   0.1112 &   3.1498 r
  clock reconvergence pessimism                                                                           0.0000     3.1498
  clock uncertainty                                                                                       0.1000     3.2498
  library hold time                                                                     1.0000            0.2190     3.4688
  data required time                                                                                                 3.4688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4688
  data arrival time                                                                                                 -3.9583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1500 
  total derate : arrival time                                                                             0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2141 

  slack (with derating applied) (MET)                                                                     0.4895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7036 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           2.3105                     1.2360 &   3.2360 f
  wbs_dat_i[11] (net)                                    2   0.2272 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2360 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0401   2.3186   0.9500  -0.0063   0.0739 &   3.3100 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1269   0.9500            0.6019 &   3.9119 f
  mprj/buf_i[11] (net)                                   2   0.0094 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1269   0.9500   0.0000   0.0001 &   3.9120 f
  data arrival time                                                                                                  3.9120

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9429   1.0500   0.0000   0.0126 &   3.0512 r
  clock reconvergence pessimism                                                                           0.0000     3.0512
  clock uncertainty                                                                                       0.1000     3.1512
  library hold time                                                                     1.0000            0.2269     3.3781
  data required time                                                                                                 3.3781
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3781
  data arrival time                                                                                                 -3.9120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1453 
  total derate : arrival time                                                                             0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1815 

  slack (with derating applied) (MET)                                                                     0.5339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7154 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[6] (in)                                                            2.6984                     1.4405 &   3.4405 f
  wbs_adr_i[6] (net)                                     2   0.2655 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4405 f
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2392   2.7091   0.9500  -0.1428  -0.0514 &   3.3891 f
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1515   0.9500            0.6770 &   4.0662 f
  mprj/buf_i[38] (net)                                   2   0.0203 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1515   0.9500   0.0000   0.0003 &   4.0665 f
  data arrival time                                                                                                  4.0665

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.0413   1.0500   0.0000   0.1136 &   3.1522 r
  clock reconvergence pessimism                                                                           0.0000     3.1522
  clock uncertainty                                                                                       0.1000     3.2522
  library hold time                                                                     1.0000            0.2221     3.4742
  data required time                                                                                                 3.4742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4742
  data arrival time                                                                                                 -4.0665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1501 
  total derate : arrival time                                                                             0.0480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1981 

  slack (with derating applied) (MET)                                                                     0.5922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7903 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8275 &   3.5764 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1850   0.9500            0.9686 &   4.5449 r
  mprj/o_q[53] (net)                                     1   0.0073 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1850   0.9500   0.0000   0.0001 &   4.5450 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4970   0.9500            1.0340 &   5.5791 r
  mprj/o_q_dly[53] (net)                                 2   0.0262 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1338   0.4970   0.9500  -0.0685  -0.0715 &   5.5076 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1315   0.9500            3.9084 &   9.4160 r
  mprj/la_data_out[21] (net)                             1   0.4208 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.4160 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -6.8754   7.1362   0.9500  -3.8526  -3.9433 &   5.4727 r
  data arrival time                                                                                                  5.4727

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.7008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7008 

  slack (with derating applied) (MET)                                                                     7.3727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0735 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4240 &   3.1728 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3010   0.9500            1.0346 &   4.2074 r
  mprj/o_q[49] (net)                                     2   0.0147 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0550   0.3010   0.9500  -0.0059  -0.0061 &   4.2013 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2017   0.9500            0.8759 &   5.0773 r
  mprj/o_q_dly[49] (net)                                 1   0.0072 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2017   0.9500   0.0000   0.0001 &   5.0773 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9027   0.9500            3.2328 &   8.3101 r
  mprj/la_data_out[17] (net)                             1   0.3473 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.3101 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -4.3607   5.9076   0.9500  -2.4314  -2.4593 &   5.8509 r
  data arrival time                                                                                                  5.8509

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5645 

  slack (with derating applied) (MET)                                                                     7.7509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3154 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.2246 &   2.9735 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2327   0.9500            0.9223 &   3.8957 f
  mprj/o_q[9] (net)                                      2   0.0182 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2327   0.9500   0.0000   0.0002 &   3.8959 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4044   0.9500            1.1339 &   5.0299 f
  mprj/o_q_dly[9] (net)                                  2   0.0252 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1283   0.4044   0.9500  -0.0681  -0.0712 &   4.9587 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.4185   0.9500            2.6788 &   7.6375 f
  mprj/wbs_dat_o[9] (net)                                1   0.4359 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.6375 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 -2.7953   4.4330   0.9500  -1.6180  -1.5471 &   6.0904 f
  data arrival time                                                                                                  6.0904

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4981 

  slack (with derating applied) (MET)                                                                     7.9904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4885 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3256 &   3.0745 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1010   0.9500            0.8222 &   3.8967 f
  mprj/o_q[15] (net)                                     1   0.0034 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1010   0.9500   0.0000   0.0000 &   3.8967 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3449   0.9500            1.0436 &   4.9402 f
  mprj/o_q_dly[15] (net)                                 2   0.0185 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0386   0.3449   0.9500  -0.0037  -0.0037 &   4.9366 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4339   0.9500            2.1557 &   7.0923 f
  mprj/wbs_dat_o[15] (net)                               1   0.3364 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0923 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -1.3120   3.4423   0.9500  -0.7404  -0.6727 &   6.4196 f
  data arrival time                                                                                                  6.4196

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4162 

  slack (with derating applied) (MET)                                                                     8.3196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7358 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4238 &   3.1726 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3441   0.9500            1.0587 &   4.2314 r
  mprj/o_q[51] (net)                                     2   0.0175 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0653   0.3441   0.9500  -0.0070  -0.0071 &   4.2243 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4406   0.9500            1.0184 &   5.2427 r
  mprj/o_q_dly[51] (net)                                 2   0.0226 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1771   0.4406   0.9500  -0.0888  -0.0929 &   5.1498 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5227   0.9500            3.0539 &   8.2037 r
  mprj/la_data_out[19] (net)                             1   0.3246 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2037 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -3.1555   5.5272   0.9500  -1.7771  -1.7803 &   6.4233 r
  data arrival time                                                                                                  6.4233

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5353 

  slack (with derating applied) (MET)                                                                     8.3233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8586 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0520 &   3.8009 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2807   0.9500            1.0233 &   4.8242 r
  mprj/o_q[161] (net)                                    2   0.0134 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2807   0.9500   0.0000   0.0002 &   4.8243 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4868   0.9500            1.0382 &   5.8626 r
  mprj/o_q_dly[161] (net)                                2   0.0255 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4868   0.9500   0.0000   0.0005 &   5.8630 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7102   0.9500            4.7103 &  10.5733 r
  mprj/io_oeb[24] (net)                                  1   0.5128 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &  10.5733 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   -7.1741   8.7186   0.9500  -4.0970  -4.1420 &   6.4313 r
  data arrival time                                                                                                  6.4313

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.7698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7698 

  slack (with derating applied) (MET)                                                                     8.3313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1011 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3231 &   3.0719 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1476   0.9500            0.8598 &   3.9317 f
  mprj/o_q[12] (net)                                     1   0.0084 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0322   0.1476   0.9500  -0.0035  -0.0036 &   3.9281 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3685   0.9500            1.0763 &   5.0044 f
  mprj/o_q_dly[12] (net)                                 2   0.0211 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0268   0.3685   0.9500  -0.0033  -0.0032 &   5.0011 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0099   0.9500            1.9078 &   6.9089 f
  mprj/wbs_dat_o[12] (net)                               1   0.2959 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9089 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -0.9091   3.0206   0.9500  -0.5288  -0.4514 &   6.4575 f
  data arrival time                                                                                                  6.4575

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3963 

  slack (with derating applied) (MET)                                                                     8.3575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7538 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3222 &   3.0711 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1101   0.9500            0.8296 &   3.9006 f
  mprj/o_q[139] (net)                                    1   0.0044 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1101   0.9500   0.0000   0.0000 &   3.9006 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4582   0.9500            1.1379 &   5.0386 f
  mprj/o_q_dly[139] (net)                                2   0.0313 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0593   0.4582   0.9500  -0.0058  -0.0054 &   5.0332 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5483   0.9500            3.2659 &   8.2991 f
  mprj/io_oeb[2] (net)                                   1   0.5461 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.2991 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    -3.5960   5.5744   0.9500  -1.9841  -1.8386 &   6.4605 f
  data arrival time                                                                                                  6.4605

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5495 

  slack (with derating applied) (MET)                                                                     8.3605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9101 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4238 &   3.1727 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3086   0.9500            1.0389 &   4.2115 r
  mprj/o_q[50] (net)                                     2   0.0152 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3086   0.9500   0.0000   0.0002 &   4.2117 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2979   0.9500            0.9345 &   5.1462 r
  mprj/o_q_dly[50] (net)                                 2   0.0135 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0234   0.2979   0.9500  -0.0019  -0.0019 &   5.1443 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6604   0.9500            2.5944 &   7.7387 r
  mprj/la_data_out[18] (net)                             1   0.2735 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.7387 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -2.2655   4.6641   0.9500  -1.2748  -1.2673 &   6.4714 r
  data arrival time                                                                                                  6.4714

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4714
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4750 

  slack (with derating applied) (MET)                                                                     8.3714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8465 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4225 &   3.1713 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2391   0.9500            0.9270 &   4.0983 f
  mprj/o_q[118] (net)                                    2   0.0189 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2391   0.9500   0.0000   0.0003 &   4.0986 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4374   0.9500            1.1628 &   5.2614 f
  mprj/o_q_dly[118] (net)                                2   0.0289 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0430   0.4374   0.9500  -0.0038  -0.0034 &   5.2581 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6909   0.9500            1.2382 &   6.4962 f
  mprj/io_out[19] (net)                                  1   0.1650 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.4962 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0694   1.6928   0.9500  -0.0260   0.0032 &   6.4994 f
  data arrival time                                                                                                  6.4994

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4994
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3452 

  slack (with derating applied) (MET)                                                                     8.3994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7447 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4199 &   3.1687 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1357   0.9500            0.8502 &   4.0189 f
  mprj/o_q[147] (net)                                    1   0.0071 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1357   0.9500   0.0000   0.0001 &   4.0190 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4180   0.9500            1.1126 &   5.1315 f
  mprj/o_q_dly[147] (net)                                2   0.0267 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0276   0.4180   0.9500  -0.0028  -0.0025 &   5.1290 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7100   0.9500            1.7861 &   6.9151 f
  mprj/io_oeb[10] (net)                                  1   0.2654 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9151 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.7069   2.7153   0.9500  -0.4616  -0.4139 &   6.5013 f
  data arrival time                                                                                                  6.5013

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3911 

  slack (with derating applied) (MET)                                                                     8.4013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7924 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4223 &   3.1711 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2217   0.9500            0.9143 &   4.0853 f
  mprj/o_q[156] (net)                                    2   0.0169 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0455   0.2217   0.9500  -0.0051  -0.0052 &   4.0802 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4669   0.9500            1.1806 &   5.2608 f
  mprj/o_q_dly[156] (net)                                2   0.0322 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0337   0.4669   0.9500  -0.0028  -0.0022 &   5.2586 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6712   0.9500            1.2333 &   6.4919 f
  mprj/io_oeb[19] (net)                                  1   0.1628 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.4919 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   1.6735   0.9500   0.0000   0.0328 &   6.5247 f
  data arrival time                                                                                                  6.5247

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3443 

  slack (with derating applied) (MET)                                                                     8.4247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7690 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4209 &   3.1697 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1616   0.9500            0.8701 &   4.0398 f
  mprj/o_q[109] (net)                                    2   0.0100 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0380   0.1616   0.9500  -0.0043  -0.0045 &   4.0353 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4077   0.9500            1.1126 &   5.1479 f
  mprj/o_q_dly[109] (net)                                2   0.0256 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0191   0.4077   0.9500  -0.0016  -0.0012 &   5.1467 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1449   0.9500            2.0260 &   7.1727 f
  mprj/io_out[10] (net)                                  1   0.3090 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1727 f
  io_out[10] (net) 
  io_out[10] (out)                                                   -1.1011   3.1505   0.9500  -0.6781  -0.6312 &   6.5416 f
  data arrival time                                                                                                  6.5416

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4163 

  slack (with derating applied) (MET)                                                                     8.4416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8579 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3257 &   3.0745 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1233   0.9500            0.8402 &   3.9147 f
  mprj/o_q[16] (net)                                     1   0.0058 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1233   0.9500   0.0000   0.0001 &   3.9148 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3383   0.9500            1.0438 &   4.9586 f
  mprj/o_q_dly[16] (net)                                 2   0.0179 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3383   0.9500   0.0000   0.0002 &   4.9588 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2693   0.9500            2.0654 &   7.0243 f
  mprj/wbs_dat_o[16] (net)                               1   0.3203 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0243 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -0.9383   3.2777   0.9500  -0.5435  -0.4703 &   6.5539 f
  data arrival time                                                                                                  6.5539

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4022 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4022 

  slack (with derating applied) (MET)                                                                     8.4539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8561 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7266 &   3.4754 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2907   0.9500            1.0289 &   4.5043 r
  mprj/o_q[37] (net)                                     2   0.0141 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0623   0.2907   0.9500  -0.0074  -0.0076 &   4.4967 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4072   0.9500            0.9959 &   5.4926 r
  mprj/o_q_dly[37] (net)                                 2   0.0206 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0550   0.4072   0.9500  -0.0079  -0.0080 &   5.4845 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1344   0.9500            3.3693 &   8.8539 r
  mprj/la_data_out[5] (net)                              1   0.3607 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   8.8539 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -4.0972   6.1395   0.9500  -2.2814  -2.2954 &   6.5584 r
  data arrival time                                                                                                  6.5584

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5870 

  slack (with derating applied) (MET)                                                                     8.4584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0454 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4214 &   3.1703 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1722   0.9500            0.8779 &   4.0481 f
  mprj/o_q[148] (net)                                    2   0.0112 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1722   0.9500   0.0000   0.0001 &   4.0482 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4042   0.9500            1.1133 &   5.1616 f
  mprj/o_q_dly[148] (net)                                2   0.0252 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4042   0.9500   0.0000   0.0004 &   5.1620 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6017   0.9500            1.7219 &   6.8839 f
  mprj/io_oeb[11] (net)                                  1   0.2546 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8839 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.5282   2.6069   0.9500  -0.3670  -0.3175 &   6.5664 f
  data arrival time                                                                                                  6.5664

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3843 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3843 

  slack (with derating applied) (MET)                                                                     8.4664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8507 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3255 &   3.0744 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2080   0.9500            0.9042 &   3.9785 f
  mprj/o_q[105] (net)                                    2   0.0153 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0284   0.2080   0.9500  -0.0033  -0.0033 &   3.9753 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3771   0.9500            1.1036 &   5.0789 f
  mprj/o_q_dly[105] (net)                                2   0.0221 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0544   0.3771   0.9500  -0.0058  -0.0058 &   5.0731 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3752   0.9500            2.6602 &   7.7333 f
  mprj/io_out[6] (net)                                   1   0.4323 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.7333 f
  io_out[6] (net) 
  io_out[6] (out)                                                    -2.1350   4.3875   0.9500  -1.2447  -1.1589 &   6.5745 f
  data arrival time                                                                                                  6.5745

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4780 

  slack (with derating applied) (MET)                                                                     8.4745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9525 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6839 &   3.4327 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2229   0.9500            0.9151 &   4.3478 f
  mprj/o_q[48] (net)                                     2   0.0170 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0307   0.2229   0.9500  -0.0039  -0.0039 &   4.3439 f
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2155   0.9500            0.9638 &   5.3078 f
  mprj/o_q_dly[48] (net)                                 1   0.0055 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0392   0.2155   0.9500  -0.0042  -0.0044 &   5.3034 f
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3615   0.9500            2.0771 &   7.3805 f
  mprj/la_data_out[16] (net)                             1   0.3292 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3805 f
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -1.4750   3.3698   0.9500  -0.8510  -0.7997 &   6.5808 f
  data arrival time                                                                                                  6.5808

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4368 

  slack (with derating applied) (MET)                                                                     8.4808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9176 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5382 &   3.2870 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1038   0.9500            0.8245 &   4.1115 f
  mprj/o_q[30] (net)                                     1   0.0037 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1038   0.9500   0.0000   0.0000 &   4.1115 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4293   0.9500            1.1130 &   5.2245 f
  mprj/o_q_dly[30] (net)                                 2   0.0280 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2508   0.4293   0.9500  -0.1419  -0.1486 &   5.0759 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3858   0.9500            2.1585 &   7.2343 f
  mprj/wbs_dat_o[30] (net)                               1   0.3322 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.2343 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -1.2076   3.3931   0.9500  -0.7099  -0.6508 &   6.5836 f
  data arrival time                                                                                                  6.5836

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4362 

  slack (with derating applied) (MET)                                                                     8.4836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9198 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4301 &   3.1790 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1881   0.9500            0.8896 &   4.0686 f
  mprj/o_q[144] (net)                                    2   0.0130 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1881   0.9500   0.0000   0.0001 &   4.0687 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3853   0.9500            1.1035 &   5.1722 f
  mprj/o_q_dly[144] (net)                                2   0.0230 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3853   0.9500   0.0000   0.0004 &   5.1726 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8112   0.9500            2.3801 &   7.5527 f
  mprj/io_oeb[7] (net)                                   1   0.3744 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5527 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                    -1.6661   3.8196   0.9500  -1.0235  -0.9623 &   6.5904 f
  data arrival time                                                                                                  6.5904

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4546 

  slack (with derating applied) (MET)                                                                     8.4904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9451 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4235 &   3.1724 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3569   0.9500            1.0026 &   4.1750 f
  mprj/o_q[119] (net)                                    2   0.0319 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0276   0.3569   0.9500  -0.0034  -0.0028 &   4.1721 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3889   0.9500            1.1636 &   5.3357 f
  mprj/o_q_dly[119] (net)                                2   0.0235 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3889   0.9500   0.0000   0.0004 &   5.3361 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2728   0.9500            1.5465 &   6.8826 f
  mprj/io_out[20] (net)                                  1   0.2230 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8826 f
  io_out[20] (net) 
  io_out[20] (out)                                                   -0.4839   2.2759   0.9500  -0.3051  -0.2734 &   6.6092 f
  data arrival time                                                                                                  6.6092

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3804 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3804 

  slack (with derating applied) (MET)                                                                     8.5092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8896 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4213 &   3.1702 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1736   0.9500            0.8789 &   4.0490 f
  mprj/o_q[110] (net)                                    2   0.0114 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0322   0.1736   0.9500  -0.0040  -0.0041 &   4.0450 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4160   0.9500            1.1233 &   5.1683 f
  mprj/o_q_dly[110] (net)                                2   0.0265 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4160   0.9500   0.0000   0.0004 &   5.1687 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4927   0.9500            1.6706 &   6.8393 f
  mprj/io_out[11] (net)                                  1   0.2444 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8393 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.4462   2.4972   0.9500  -0.2731  -0.2270 &   6.6123 f
  data arrival time                                                                                                  6.6123

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3772 

  slack (with derating applied) (MET)                                                                     8.5123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8896 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.1905 &   2.9394 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1333   0.9500            0.8483 &   3.7876 f
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1333   0.9500   0.0000   0.0001 &   3.7877 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3426   0.9500            1.0504 &   4.8381 f
  mprj/o_q_dly[0] (net)                                  2   0.0183 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.2081   0.3426   0.9500  -0.1062  -0.1114 &   4.7268 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.8182   0.9500            1.7859 &   6.5126 f
  mprj/wbs_dat_o[0] (net)                                1   0.2763 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.5126 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   2.8312   0.9500   0.0000   0.1108 &   6.6234 f
  data arrival time                                                                                                  6.6234

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3598 

  slack (with derating applied) (MET)                                                                     8.5234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8832 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4218 &   3.1707 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1294   0.9500            0.8451 &   4.0158 f
  mprj/o_q[34] (net)                                     1   0.0064 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0171   0.1294   0.9500  -0.0022  -0.0023 &   4.0135 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4063   0.9500            1.1015 &   5.1150 f
  mprj/o_q_dly[34] (net)                                 2   0.0254 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0937   0.4063   0.9500  -0.0209  -0.0216 &   5.0934 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1080   0.9500            1.9999 &   7.0933 f
  mprj/la_data_out[2] (net)                              1   0.3047 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.0933 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -0.8983   3.1146   0.9500  -0.5245  -0.4647 &   6.6286 f
  data arrival time                                                                                                  6.6286

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4066 

  slack (with derating applied) (MET)                                                                     8.5286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9351 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4190 &   3.1678 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1390   0.9500            0.8528 &   4.0206 f
  mprj/o_q[143] (net)                                    1   0.0075 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1390   0.9500   0.0000   0.0001 &   4.0207 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4206   0.9500            1.1155 &   5.1363 f
  mprj/o_q_dly[143] (net)                                2   0.0270 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1882   0.4206   0.9500  -0.0994  -0.1039 &   5.0323 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0318   0.9500            2.5067 &   7.5391 f
  mprj/io_oeb[6] (net)                                   1   0.3958 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5391 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                    -1.6384   4.0415   0.9500  -0.9805  -0.9038 &   6.6353 f
  data arrival time                                                                                                  6.6353

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4629 

  slack (with derating applied) (MET)                                                                     8.5353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9982 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4932 &   3.2421 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1094   0.9500            0.8289 &   4.0710 f
  mprj/o_q[31] (net)                                     1   0.0043 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1094   0.9500   0.0000   0.0000 &   4.0710 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3744   0.9500            1.0704 &   5.1414 f
  mprj/o_q_dly[31] (net)                                 2   0.0218 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3744   0.9500   0.0000   0.0003 &   5.1417 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5701   0.9500            1.6894 &   6.8311 f
  mprj/wbs_dat_o[31] (net)                               1   0.2508 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8311 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                -0.4090   2.5772   0.9500  -0.2531  -0.1879 &   6.6431 f
  data arrival time                                                                                                  6.6431

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3763 

  slack (with derating applied) (MET)                                                                     8.5431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9195 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4932 &   3.2420 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1216   0.9500            0.8388 &   4.0809 f
  mprj/o_q[32] (net)                                     1   0.0056 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1216   0.9500   0.0000   0.0001 &   4.0809 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3723   0.9500            1.0721 &   5.1530 f
  mprj/o_q_dly[32] (net)                                 2   0.0216 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3723   0.9500   0.0000   0.0003 &   5.1533 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7402   0.9500            1.7834 &   6.9366 f
  mprj/la_data_out[0] (net)                              1   0.2678 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.9366 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.5878   2.7476   0.9500  -0.3456  -0.2802 &   6.6564 f
  data arrival time                                                                                                  6.6564

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3868 

  slack (with derating applied) (MET)                                                                     8.5564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9431 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4441 &   3.1929 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1864   0.9500            0.8883 &   4.0812 f
  mprj/o_q[145] (net)                                    2   0.0128 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0211   0.1864   0.9500  -0.0020  -0.0019 &   4.0793 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3858   0.9500            1.1033 &   5.1826 f
  mprj/o_q_dly[145] (net)                                2   0.0231 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0467   0.3858   0.9500  -0.0047  -0.0046 &   5.1780 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5875   0.9500            2.2628 &   7.4408 f
  mprj/io_oeb[8] (net)                                   1   0.3528 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.4408 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -1.3319   3.5941   0.9500  -0.8369  -0.7821 &   6.6587 f
  data arrival time                                                                                                  6.6587

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4393 

  slack (with derating applied) (MET)                                                                     8.5587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9980 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3741 &   3.1229 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1006   0.9500            0.8219 &   3.9448 f
  mprj/o_q[142] (net)                                    1   0.0034 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1006   0.9500   0.0000   0.0000 &   3.9449 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4266   0.9500            1.1099 &   5.0548 f
  mprj/o_q_dly[142] (net)                                2   0.0277 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1352   0.4266   0.9500  -0.0356  -0.0369 &   5.0179 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0833   0.9500            2.5037 &   7.5215 f
  mprj/io_oeb[5] (net)                                   1   0.4025 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5215 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -1.5586   4.0974   0.9500  -0.9494  -0.8457 &   6.6759 f
  data arrival time                                                                                                  6.6759

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4551 

  slack (with derating applied) (MET)                                                                     8.5759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0309 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8279 &   3.5767 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1705   0.9500            0.9595 &   4.5362 r
  mprj/o_q[44] (net)                                     1   0.0063 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1705   0.9500   0.0000   0.0000 &   4.5362 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3407   0.9500            0.9452 &   5.4815 r
  mprj/o_q_dly[44] (net)                                 2   0.0163 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0351   0.3407   0.9500  -0.0037  -0.0037 &   5.4777 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6555   0.9500            3.1157 &   8.5934 r
  mprj/la_data_out[12] (net)                             1   0.3323 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.5934 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -3.3372   5.6599   0.9500  -1.9061  -1.9131 &   6.6803 r
  data arrival time                                                                                                  6.6803

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5527 

  slack (with derating applied) (MET)                                                                     8.5803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1330 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.3234 &   3.0722 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1862   0.9500            0.8881 &   3.9603 f
  mprj/o_q[4] (net)                                      2   0.0128 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1862   0.9500   0.0000   0.0001 &   3.9604 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3074   0.9500            1.0359 &   4.9963 f
  mprj/o_q_dly[4] (net)                                  2   0.0146 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0715   0.3074   0.9500  -0.0082  -0.0085 &   4.9878 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.9946   0.9500            1.8829 &   6.8708 f
  mprj/wbs_dat_o[4] (net)                                1   0.2945 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.8708 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.4760   3.0056   0.9500  -0.2707  -0.1768 &   6.6939 f
  data arrival time                                                                                                  6.6939

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3817 

  slack (with derating applied) (MET)                                                                     8.5939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9756 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4401 &   3.1889 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1835   0.9500            0.8862 &   4.0751 f
  mprj/o_q[107] (net)                                    2   0.0125 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0319   0.1835   0.9500  -0.0036  -0.0037 &   4.0714 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3946   0.9500            1.1094 &   5.1808 f
  mprj/o_q_dly[107] (net)                                2   0.0241 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0501   0.3946   0.9500  -0.0051  -0.0050 &   5.1758 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2616   0.9500            2.0841 &   7.2598 f
  mprj/io_out[8] (net)                                   1   0.3203 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.2598 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -0.9486   3.2684   0.9500  -0.6242  -0.5639 &   6.6959 f
  data arrival time                                                                                                  6.6959

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4191 

  slack (with derating applied) (MET)                                                                     8.5959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0150 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5229 &   3.2717 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1948   0.9500            0.8945 &   4.1662 f
  mprj/o_q[19] (net)                                     2   0.0138 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1948   0.9500   0.0000   0.0002 &   4.1664 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2989   0.9500            1.0311 &   5.1975 f
  mprj/o_q_dly[19] (net)                                 2   0.0137 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0789   0.2989   0.9500  -0.0086  -0.0089 &   5.1886 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1668   0.9500            2.0046 &   7.1932 f
  mprj/wbs_dat_o[19] (net)                               1   0.3109 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.1932 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -0.9077   3.1736   0.9500  -0.5348  -0.4722 &   6.7210 f
  data arrival time                                                                                                  6.7210

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4110 

  slack (with derating applied) (MET)                                                                     8.6210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0320 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0385 &   3.7873 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4580   0.9500            1.1202 &   4.9075 r
  mprj/o_q[59] (net)                                     2   0.0245 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.2074   0.4580   0.9500  -0.1141  -0.1194 &   4.7881 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2426   0.9500            0.9082 &   5.6963 r
  mprj/o_q_dly[59] (net)                                 2   0.0099 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2426   0.9500   0.0000   0.0001 &   5.6964 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7572   0.9500            3.1625 &   8.8588 r
  mprj/la_data_out[27] (net)                             1   0.3387 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.8588 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -3.8248   5.7617   0.9500  -2.1149  -2.1306 &   6.7282 r
  data arrival time                                                                                                  6.7282

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5888 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5888 

  slack (with derating applied) (MET)                                                                     8.6282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2170 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8319 &   3.5808 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1813   0.9500            0.9663 &   4.5470 r
  mprj/o_q[42] (net)                                     1   0.0070 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0429   0.1813   0.9500  -0.0049  -0.0051 &   4.5420 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4003   0.9500            0.9809 &   5.5228 r
  mprj/o_q_dly[42] (net)                                 2   0.0201 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1153   0.4003   0.9500  -0.0482  -0.0504 &   5.4725 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8261   0.9500            3.2082 &   8.6807 r
  mprj/la_data_out[10] (net)                             1   0.3424 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.6807 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -3.4239   5.8308   0.9500  -1.9470  -1.9515 &   6.7292 r
  data arrival time                                                                                                  6.7292

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5647 

  slack (with derating applied) (MET)                                                                     8.6292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1939 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.1905 &   2.9393 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1100   0.9500            0.8295 &   3.7688 f
  mprj/o_q[175] (net)                                    1   0.0044 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1100   0.9500   0.0000   0.0000 &   3.7689 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3233   0.9500            1.0266 &   4.7955 f
  mprj/o_q_dly[175] (net)                                2   0.0163 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0675   0.3233   0.9500  -0.0076  -0.0079 &   4.7876 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9105   0.9500            1.8271 &   6.6146 f
  mprj/wbs_ack_o (net)                                   1   0.2853 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.6146 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   2.9245   0.9500   0.0000   0.1179 &   6.7325 f
  data arrival time                                                                                                  6.7325

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3552 

  slack (with derating applied) (MET)                                                                     8.6325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9877 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.2246 &   2.9734 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2201   0.9500            0.9131 &   3.8865 f
  mprj/o_q[8] (net)                                      2   0.0167 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2201   0.9500   0.0000   0.0002 &   3.8867 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3743   0.9500            1.1054 &   4.9921 f
  mprj/o_q_dly[8] (net)                                  2   0.0218 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0257   0.3743   0.9500  -0.0070  -0.0070 &   4.9851 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1875   0.9500            2.0132 &   6.9982 f
  mprj/wbs_dat_o[8] (net)                                1   0.3140 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.9982 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -0.5793   3.1975   0.9500  -0.3540  -0.2642 &   6.7340 f
  data arrival time                                                                                                  6.7340

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3925 

  slack (with derating applied) (MET)                                                                     8.6340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0265 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4931 &   3.2420 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1567   0.9500            0.8665 &   4.1085 f
  mprj/o_q[23] (net)                                     1   0.0094 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1567   0.9500   0.0000   0.0001 &   4.1086 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3724   0.9500            1.0825 &   5.1911 f
  mprj/o_q_dly[23] (net)                                 2   0.0216 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1442   0.3724   0.9500  -0.0633  -0.0663 &   5.1248 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7056   0.9500            1.7530 &   6.8778 f
  mprj/wbs_dat_o[23] (net)                               1   0.2661 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8778 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.3798   2.7138   0.9500  -0.2161  -0.1408 &   6.7370 f
  data arrival time                                                                                                  6.7370

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3840 

  slack (with derating applied) (MET)                                                                     8.6370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0210 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.2027 &   2.9515 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1673   0.9500            0.8743 &   3.8258 f
  mprj/o_q[6] (net)                                      2   0.0106 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0238   0.1673   0.9500  -0.0029  -0.0030 &   3.8229 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4078   0.9500            1.1146 &   4.9375 f
  mprj/o_q_dly[6] (net)                                  2   0.0256 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0278   0.4078   0.9500  -0.0122  -0.0125 &   4.9250 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.2039   0.9500            2.0284 &   6.9534 f
  mprj/wbs_dat_o[6] (net)                                1   0.3155 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.9534 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -0.5148   3.2146   0.9500  -0.3121  -0.2162 &   6.7372 f
  data arrival time                                                                                                  6.7372

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7372
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3891 

  slack (with derating applied) (MET)                                                                     8.6372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0262 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5354 &   3.2843 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1158   0.9500            0.8342 &   4.1184 f
  mprj/o_q[24] (net)                                     1   0.0050 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1158   0.9500   0.0000   0.0001 &   4.1185 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3884   0.9500            1.0834 &   5.2018 f
  mprj/o_q_dly[24] (net)                                 2   0.0234 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0305   0.3884   0.9500  -0.0059  -0.0059 &   5.1959 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6608   0.9500            1.7426 &   6.9385 f
  mprj/wbs_dat_o[24] (net)                               1   0.2598 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9385 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.4680   2.6687   0.9500  -0.2704  -0.2012 &   6.7373 f
  data arrival time                                                                                                  6.7373

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3837 

  slack (with derating applied) (MET)                                                                     8.6373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0210 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4190 &   3.1678 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1241   0.9500            0.8408 &   4.0086 f
  mprj/o_q[149] (net)                                    1   0.0059 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1241   0.9500   0.0000   0.0001 &   4.0087 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4293   0.9500            1.1185 &   5.1272 f
  mprj/o_q_dly[149] (net)                                2   0.0280 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4293   0.9500   0.0000   0.0005 &   5.1277 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2828   0.9500            1.5480 &   6.6758 f
  mprj/io_oeb[12] (net)                                  1   0.2225 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6758 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.0559   2.2892   0.9500  -0.0046   0.0622 &   6.7380 f
  data arrival time                                                                                                  6.7380

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7380
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3552 

  slack (with derating applied) (MET)                                                                     8.6380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9932 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3252 &   3.0740 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1290   0.9500            0.8447 &   3.9188 f
  mprj/o_q[13] (net)                                     1   0.0064 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1290   0.9500   0.0000   0.0000 &   3.9188 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3362   0.9500            1.0435 &   4.9623 f
  mprj/o_q_dly[13] (net)                                 2   0.0176 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3362   0.9500   0.0000   0.0002 &   4.9625 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6330   0.9500            1.6981 &   6.6606 f
  mprj/wbs_dat_o[13] (net)                               1   0.2587 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.6606 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.1143   2.6424   0.9500  -0.0094   0.0798 &   6.7404 f
  data arrival time                                                                                                  6.7404

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3558 

  slack (with derating applied) (MET)                                                                     8.6404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9962 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4223 &   3.1712 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2028   0.9500            0.9003 &   4.0715 f
  mprj/o_q[151] (net)                                    2   0.0147 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2028   0.9500   0.0000   0.0002 &   4.0717 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3734   0.9500            1.0989 &   5.1706 f
  mprj/o_q_dly[151] (net)                                2   0.0217 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3734   0.9500   0.0000   0.0003 &   5.1708 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8694   0.9500            1.8352 &   7.0061 f
  mprj/io_oeb[14] (net)                                  1   0.2821 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0061 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.6089   2.8797   0.9500  -0.3430  -0.2646 &   6.7415 f
  data arrival time                                                                                                  6.7415

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3910 

  slack (with derating applied) (MET)                                                                     8.6415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0324 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3254 &   3.0742 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1172   0.9500            0.8353 &   3.9095 f
  mprj/o_q[14] (net)                                     1   0.0051 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1172   0.9500   0.0000   0.0001 &   3.9096 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3767   0.9500            1.0743 &   4.9839 f
  mprj/o_q_dly[14] (net)                                 2   0.0221 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1319   0.3767   0.9500  -0.0645  -0.0675 &   4.9164 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7021   0.9500            1.7443 &   6.6608 f
  mprj/wbs_dat_o[14] (net)                               1   0.2654 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.6608 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.1236   2.7122   0.9500  -0.0101   0.0828 &   6.7435 f
  data arrival time                                                                                                  6.7435

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3628 

  slack (with derating applied) (MET)                                                                     8.6435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0064 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4012 &   3.1501 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1252   0.9500            0.8417 &   3.9918 f
  mprj/o_q[146] (net)                                    1   0.0060 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0201   0.1252   0.9500  -0.0023  -0.0023 &   3.9894 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4342   0.9500            1.1227 &   5.1122 f
  mprj/o_q_dly[146] (net)                                2   0.0285 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4342   0.9500   0.0000   0.0005 &   5.1127 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3197   0.9500            1.5680 &   6.6806 f
  mprj/io_oeb[9] (net)                                   1   0.2259 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.6806 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.0560   2.3263   0.9500  -0.0046   0.0650 &   6.7456 f
  data arrival time                                                                                                  6.7456

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3558 

  slack (with derating applied) (MET)                                                                     8.6456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0014 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4226 &   3.1715 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3125   0.9500            0.9743 &   4.1458 f
  mprj/o_q[157] (net)                                    2   0.0270 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3126   0.9500   0.0000   0.0006 &   4.1463 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3981   0.9500            1.1559 &   5.3022 f
  mprj/o_q_dly[157] (net)                                2   0.0245 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3981   0.9500   0.0000   0.0004 &   5.3026 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0129   0.9500            1.3983 &   6.7010 f
  mprj/io_oeb[20] (net)                                  1   0.1964 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7010 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.0167   0.9500   0.0000   0.0476 &   6.7485 f
  data arrival time                                                                                                  6.7485

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3552 

  slack (with derating applied) (MET)                                                                     8.6485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0038 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.7974 &   3.5463 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1771   0.9500            0.8814 &   4.4277 f
  mprj/o_q[117] (net)                                    2   0.0118 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1771   0.9500   0.0000   0.0001 &   4.4278 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5211   0.9500            1.2078 &   5.6356 f
  mprj/o_q_dly[117] (net)                                2   0.0384 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2637   0.5211   0.9500  -0.1533  -0.1601 &   5.4755 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6595   0.9500            1.2438 &   6.7193 f
  mprj/io_out[18] (net)                                  1   0.1618 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7193 f
  io_out[18] (net) 
  io_out[18] (out)                                                   -0.0014   1.6616   0.9500  -0.0001   0.0310 &   6.7503 f
  data arrival time                                                                                                  6.7503

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3715 

  slack (with derating applied) (MET)                                                                     8.6503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0217 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3725 &   3.1214 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1141   0.9500            0.8328 &   3.9542 f
  mprj/o_q[104] (net)                                    1   0.0048 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0203   0.1141   0.9500  -0.0024  -0.0025 &   3.9516 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4144   0.9500            1.1038 &   5.0554 f
  mprj/o_q_dly[104] (net)                                2   0.0263 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1048   0.4144   0.9500  -0.0158  -0.0163 &   5.0391 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2638   0.9500            2.6058 &   7.6450 f
  mprj/io_out[5] (net)                                   1   0.4210 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.6450 f
  io_out[5] (net) 
  io_out[5] (out)                                                    -1.6241   4.2767   0.9500  -0.9887  -0.8858 &   6.7592 f
  data arrival time                                                                                                  6.7592

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7592
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4618 

  slack (with derating applied) (MET)                                                                     8.6592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1209 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8326 &   3.5814 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1794   0.9500            0.8832 &   4.4645 f
  mprj/o_q[155] (net)                                    2   0.0120 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0422   0.1794   0.9500  -0.0052  -0.0053 &   4.4592 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4751   0.9500            1.1728 &   5.6320 f
  mprj/o_q_dly[155] (net)                                2   0.0331 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1265   0.4751   0.9500  -0.0616  -0.0640 &   5.5680 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5472   0.9500            1.1709 &   6.7389 f
  mprj/io_oeb[18] (net)                                  1   0.1508 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7389 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   1.5488   0.9500   0.0000   0.0257 &   6.7646 f
  data arrival time                                                                                                  6.7646

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3631 

  slack (with derating applied) (MET)                                                                     8.6646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0277 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7195 &   3.4683 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1911   0.9500            0.8918 &   4.3601 f
  mprj/o_q[47] (net)                                     2   0.0134 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1911   0.9500   0.0000   0.0002 &   4.3602 f
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2454   0.9500            0.9818 &   5.3420 f
  mprj/o_q_dly[47] (net)                                 1   0.0081 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0115   0.2454   0.9500  -0.0011  -0.0011 &   5.3409 f
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5887   0.9500            1.6526 &   6.9935 f
  mprj/la_data_out[15] (net)                             1   0.2545 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9935 f
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -0.5076   2.5960   0.9500  -0.2885  -0.2273 &   6.7662 f
  data arrival time                                                                                                  6.7662

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3866 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3866 

  slack (with derating applied) (MET)                                                                     8.6662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0528 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4208 &   3.1696 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1419   0.9500            0.8552 &   4.0248 f
  mprj/o_q[111] (net)                                    1   0.0078 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0421   0.1419   0.9500  -0.0049  -0.0050 &   4.0198 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4364   0.9500            1.1291 &   5.1488 f
  mprj/o_q_dly[111] (net)                                2   0.0288 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4364   0.9500   0.0000   0.0006 &   5.1494 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2948   0.9500            1.5566 &   6.7060 f
  mprj/io_out[12] (net)                                  1   0.2236 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7060 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.3011   0.9500   0.0000   0.0665 &   6.7725 f
  data arrival time                                                                                                  6.7725

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3570 

  slack (with derating applied) (MET)                                                                     8.6725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0295 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.3237 &   3.0725 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1650   0.9500            0.8726 &   3.9452 f
  mprj/o_q[1] (net)                                      2   0.0104 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1650   0.9500   0.0000   0.0001 &   3.9452 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2847   0.9500            1.0085 &   4.9537 f
  mprj/o_q_dly[1] (net)                                  2   0.0122 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0061   0.2847   0.9500  -0.0007  -0.0006 &   4.9531 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3554   0.9500            2.0783 &   7.0314 f
  mprj/wbs_dat_o[1] (net)                                1   0.3307 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.0314 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.6044   3.3660   0.9500  -0.3475  -0.2501 &   6.7813 f
  data arrival time                                                                                                  6.7813

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3936 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3936 

  slack (with derating applied) (MET)                                                                     8.6813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0749 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8411 &   3.5899 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1108   0.9500            0.8301 &   4.4200 f
  mprj/o_q[41] (net)                                     1   0.0045 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1108   0.9500   0.0000   0.0000 &   4.4200 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3465   0.9500            1.0477 &   5.4677 f
  mprj/o_q_dly[41] (net)                                 2   0.0187 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0071   0.3465   0.9500  -0.0009  -0.0007 &   5.4670 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6987   0.9500            1.7548 &   7.2218 f
  mprj/la_data_out[9] (net)                              1   0.2638 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2218 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.8046   2.7056   0.9500  -0.4911  -0.4394 &   6.7824 f
  data arrival time                                                                                                  6.7824

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4088 

  slack (with derating applied) (MET)                                                                     8.6824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0912 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.2025 &   2.9513 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1868   0.9500            0.8886 &   3.8399 f
  mprj/o_q[5] (net)                                      2   0.0129 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0338   0.1868   0.9500  -0.0038  -0.0039 &   3.8360 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3439   0.9500            1.0688 &   4.9049 f
  mprj/o_q_dly[5] (net)                                  2   0.0184 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0307   0.3439   0.9500  -0.0045  -0.0045 &   4.9003 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.8225   0.9500            1.7941 &   6.6944 f
  mprj/wbs_dat_o[5] (net)                                1   0.2770 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.6944 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.1218   2.8338   0.9500  -0.0100   0.0946 &   6.7890 f
  data arrival time                                                                                                  6.7890

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3593 

  slack (with derating applied) (MET)                                                                     8.6890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0483 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4180 &   3.1669 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1446   0.9500            0.8574 &   4.0243 f
  mprj/o_q[108] (net)                                    1   0.0081 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0306   0.1446   0.9500  -0.0037  -0.0038 &   4.0204 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4108   0.9500            1.1093 &   5.1298 f
  mprj/o_q_dly[108] (net)                                2   0.0259 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0505   0.4108   0.9500  -0.0051  -0.0048 &   5.1249 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8549   0.9500            1.8581 &   6.9830 f
  mprj/io_out[9] (net)                                   1   0.2792 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.9830 f
  io_out[9] (net) 
  io_out[9] (out)                                                    -0.3532   2.8621   0.9500  -0.2551  -0.1831 &   6.7999 f
  data arrival time                                                                                                  6.7999

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3857 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3857 

  slack (with derating applied) (MET)                                                                     8.6999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0856 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6554 &   3.4042 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1698   0.9500            0.8761 &   4.2804 f
  mprj/o_q[35] (net)                                     2   0.0109 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0293   0.1698   0.9500  -0.0035  -0.0036 &   4.2768 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3933   0.9500            1.1038 &   5.3806 f
  mprj/o_q_dly[35] (net)                                 2   0.0239 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0453   0.3933   0.9500  -0.0054  -0.0054 &   5.3752 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7342   0.9500            1.7862 &   7.1614 f
  mprj/la_data_out[3] (net)                              1   0.2672 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.1614 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.7163   2.7414   0.9500  -0.4198  -0.3609 &   6.8005 f
  data arrival time                                                                                                  6.8005

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4031 

  slack (with derating applied) (MET)                                                                     8.7005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1035 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4931 &   3.2420 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2159   0.9500            0.9100 &   4.1519 f
  mprj/o_q[20] (net)                                     2   0.0162 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0184   0.2159   0.9500  -0.0025  -0.0024 &   4.1495 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3134   0.9500            1.0512 &   5.2007 f
  mprj/o_q_dly[20] (net)                                 2   0.0152 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1043   0.3134   0.9500  -0.0228  -0.0238 &   5.1769 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8145   0.9500            1.7901 &   6.9670 f
  mprj/wbs_dat_o[20] (net)                               1   0.2767 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9670 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.4181   2.8242   0.9500  -0.2452  -0.1648 &   6.8023 f
  data arrival time                                                                                                  6.8023

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3865 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3865 

  slack (with derating applied) (MET)                                                                     8.7023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0888 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3257 &   3.0746 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1973   0.9500            0.8963 &   3.9708 f
  mprj/o_q[18] (net)                                     2   0.0141 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0486   0.1973   0.9500  -0.0070  -0.0072 &   3.9637 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3626   0.9500            1.0883 &   5.0520 f
  mprj/o_q_dly[18] (net)                                 2   0.0205 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0540   0.3626   0.9500  -0.0207  -0.0216 &   5.0304 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6851   0.9500            1.7355 &   6.7659 f
  mprj/wbs_dat_o[18] (net)                               1   0.2640 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7659 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.1712   2.6942   0.9500  -0.0487   0.0378 &   6.8037 f
  data arrival time                                                                                                  6.8037

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3662 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3662 

  slack (with derating applied) (MET)                                                                     8.7037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0699 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8340 &   3.5828 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1893   0.9500            0.9713 &   4.5541 r
  mprj/o_q[152] (net)                                    1   0.0076 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1893   0.9500   0.0000   0.0001 &   4.5542 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4252   0.9500            0.9953 &   5.5495 r
  mprj/o_q_dly[152] (net)                                2   0.0217 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4252   0.9500   0.0000   0.0003 &   5.5498 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8179   0.9500            3.1914 &   8.7412 r
  mprj/io_oeb[15] (net)                                  1   0.3410 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.7412 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -3.4841   5.8245   0.9500  -1.9395  -1.9315 &   6.8097 r
  data arrival time                                                                                                  6.8097

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5626 

  slack (with derating applied) (MET)                                                                     8.7097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2723 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7525 &   3.5014 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1912   0.9500            0.8918 &   4.3932 f
  mprj/o_q[46] (net)                                     2   0.0134 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1912   0.9500   0.0000   0.0001 &   4.3933 f
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2133   0.9500            0.9512 &   5.3445 f
  mprj/o_q_dly[46] (net)                                 1   0.0054 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2133   0.9500   0.0000   0.0001 &   5.3445 f
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4587   0.9500            1.5712 &   6.9157 f
  mprj/la_data_out[14] (net)                             1   0.2416 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9157 f
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -0.2589   2.4662   0.9500  -0.1692  -0.1040 &   6.8118 f
  data arrival time                                                                                                  6.8118

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (MET)                                                                     8.7118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0881 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4220 &   3.1709 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2096   0.9500            0.9054 &   4.0763 f
  mprj/o_q[112] (net)                                    2   0.0155 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2096   0.9500   0.0000   0.0002 &   4.0765 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3816   0.9500            1.1078 &   5.1843 f
  mprj/o_q_dly[112] (net)                                2   0.0226 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3816   0.9500   0.0000   0.0004 &   5.1847 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4549   0.9500            1.6293 &   6.8140 f
  mprj/io_out[13] (net)                                  1   0.2395 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8140 f
  io_out[13] (net) 
  io_out[13] (out)                                                   -0.1619   2.4614   0.9500  -0.0681   0.0005 &   6.8145 f
  data arrival time                                                                                                  6.8145

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3659 

  slack (with derating applied) (MET)                                                                     8.7145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0804 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5741 &   3.3229 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1229   0.9500            0.8399 &   4.1628 f
  mprj/o_q[29] (net)                                     1   0.0058 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1229   0.9500   0.0000   0.0000 &   4.1628 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4168   0.9500            1.1081 &   5.2709 f
  mprj/o_q_dly[29] (net)                                 2   0.0266 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1557   0.4168   0.9500  -0.0681  -0.0711 &   5.1998 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4941   0.9500            1.6472 &   6.8470 f
  mprj/wbs_dat_o[29] (net)                               1   0.2449 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8470 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.2762   2.5024   0.9500  -0.0987  -0.0232 &   6.8238 f
  data arrival time                                                                                                  6.8238

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3767 

  slack (with derating applied) (MET)                                                                     8.7238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1005 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4218 &   3.1706 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1006   0.9500            0.8219 &   3.9925 f
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1006   0.9500   0.0000   0.0000 &   3.9925 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3845   0.9500            1.0761 &   5.0686 f
  mprj/o_q_dly[33] (net)                                 2   0.0229 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0329   0.3845   0.9500  -0.0032  -0.0030 &   5.0656 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5951   0.9500            1.7053 &   6.7709 f
  mprj/la_data_out[1] (net)                              1   0.2532 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7709 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.2293   2.6025   0.9500  -0.0196   0.0582 &   6.8290 f
  data arrival time                                                                                                  6.8290

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3619 

  slack (with derating applied) (MET)                                                                     8.7290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0909 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4213 &   3.1701 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1827   0.9500            0.8856 &   4.0557 f
  mprj/o_q[150] (net)                                    2   0.0124 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0422   0.1827   0.9500  -0.0051  -0.0052 &   4.0505 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4334   0.9500            1.1404 &   5.1910 f
  mprj/o_q_dly[150] (net)                                2   0.0285 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4334   0.9500   0.0000   0.0006 &   5.1916 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3433   0.9500            1.5685 &   6.7601 f
  mprj/io_oeb[13] (net)                                  1   0.2298 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7601 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.3512   0.9500   0.0000   0.0755 &   6.8356 f
  data arrival time                                                                                                  6.8356

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3603 

  slack (with derating applied) (MET)                                                                     8.7356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0960 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.2233 &   2.9721 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2566   0.9500            0.9386 &   3.9107 f
  mprj/o_q[10] (net)                                     2   0.0208 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2566   0.9500   0.0000   0.0003 &   3.9110 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3313   0.9500            1.0809 &   4.9920 f
  mprj/o_q_dly[10] (net)                                 2   0.0171 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0453   0.3313   0.9500  -0.0047  -0.0047 &   4.9873 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7648   0.9500            1.7649 &   6.7522 f
  mprj/wbs_dat_o[10] (net)                               1   0.2716 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7522 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.1417   2.7753   0.9500  -0.0116   0.0855 &   6.8377 f
  data arrival time                                                                                                  6.8377

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3616 

  slack (with derating applied) (MET)                                                                     8.7377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0993 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.2244 &   2.9733 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1855   0.9500            0.8876 &   3.8609 f
  mprj/o_q[7] (net)                                      2   0.0127 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0629   0.1855   0.9500  -0.0064  -0.0065 &   3.8544 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3970   0.9500            1.1121 &   4.9664 f
  mprj/o_q_dly[7] (net)                                  2   0.0243 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1693   0.3971   0.9500  -0.0724  -0.0756 &   4.8908 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.8981   0.9500            1.8463 &   6.7371 f
  mprj/wbs_dat_o[7] (net)                                1   0.2843 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.7371 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                 -0.0942   2.9108   0.9500  -0.0077   0.1011 &   6.8382 f
  data arrival time                                                                                                  6.8382

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3690 

  slack (with derating applied) (MET)                                                                     8.7382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1073 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5021 &   3.2510 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1655   0.9500            0.8730 &   4.1239 f
  mprj/o_q[21] (net)                                     2   0.0104 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1655   0.9500   0.0000   0.0001 &   4.1241 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2990   0.9500            1.0215 &   5.1456 f
  mprj/o_q_dly[21] (net)                                 2   0.0137 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0532   0.2990   0.9500  -0.0064  -0.0065 &   5.1390 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5218   0.9500            1.6228 &   6.7619 f
  mprj/wbs_dat_o[21] (net)                               1   0.2474 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7619 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1138   2.5314   0.9500  -0.0093   0.0767 &   6.8386 f
  data arrival time                                                                                                  6.8386

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3616 

  slack (with derating applied) (MET)                                                                     8.7386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1002 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.3233 &   3.0721 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1963   0.9500            0.8955 &   3.9677 f
  mprj/o_q[3] (net)                                      2   0.0140 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0432   0.1963   0.9500  -0.0052  -0.0053 &   3.9624 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2765   0.9500            1.0115 &   4.9739 f
  mprj/o_q_dly[3] (net)                                  2   0.0113 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2765   0.9500   0.0000   0.0001 &   4.9739 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.8373   0.9500            1.7811 &   6.7551 f
  mprj/wbs_dat_o[3] (net)                                1   0.2784 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.7551 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                 -0.1249   2.8493   0.9500  -0.0102   0.0966 &   6.8517 f
  data arrival time                                                                                                  6.8517

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3623 

  slack (with derating applied) (MET)                                                                     8.7517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1140 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5703 &   3.3192 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1962   0.9500            0.8955 &   4.2147 f
  mprj/o_q[27] (net)                                     2   0.0140 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0307   0.1962   0.9500  -0.0035  -0.0035 &   4.2111 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4580   0.9500            1.1647 &   5.3759 f
  mprj/o_q_dly[27] (net)                                 2   0.0312 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0995   0.4580   0.9500  -0.0450  -0.0466 &   5.3292 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0758   0.9500            1.9903 &   7.3195 f
  mprj/wbs_dat_o[27] (net)                               1   0.3009 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3195 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.8043   3.0837   0.9500  -0.5150  -0.4487 &   6.8708 f
  data arrival time                                                                                                  6.8708

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4210 

  slack (with derating applied) (MET)                                                                     8.7708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1918 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8332 &   3.5820 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2063   0.9500            0.9029 &   4.4849 f
  mprj/o_q[154] (net)                                    2   0.0151 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2063   0.9500   0.0000   0.0002 &   4.4851 f
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3784   0.9500            1.1041 &   5.5892 f
  mprj/o_q_dly[154] (net)                                2   0.0223 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0506   0.3784   0.9500  -0.0054  -0.0053 &   5.5838 f
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7667   0.9500            1.2581 &   6.8420 f
  mprj/io_oeb[17] (net)                                  1   0.1720 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8420 f
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   1.7696   0.9500   0.0000   0.0381 &   6.8800 f
  data arrival time                                                                                                  6.8800

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3627 

  slack (with derating applied) (MET)                                                                     8.7800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1427 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5328 &   3.2816 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1618   0.9500            0.8702 &   4.1518 f
  mprj/o_q[22] (net)                                     2   0.0100 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1618   0.9500   0.0000   0.0001 &   4.1519 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3125   0.9500            1.0324 &   5.1843 f
  mprj/o_q_dly[22] (net)                                 2   0.0151 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0515   0.3125   0.9500  -0.0071  -0.0073 &   5.1770 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5603   0.9500            1.6548 &   6.8318 f
  mprj/wbs_dat_o[22] (net)                               1   0.2516 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8318 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.1287   2.5687   0.9500  -0.0106   0.0720 &   6.9038 f
  data arrival time                                                                                                  6.9038

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3653 

  slack (with derating applied) (MET)                                                                     8.8038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1691 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0000 &   3.7489 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2583   0.9500            0.9397 &   4.6885 f
  mprj/o_q[63] (net)                                     2   0.0210 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1028   0.2583   0.9500  -0.0343  -0.0357 &   4.6529 f
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3069   0.9500            1.0595 &   5.7123 f
  mprj/o_q_dly[63] (net)                                 2   0.0145 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3069   0.9500   0.0000   0.0001 &   5.7125 f
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3698   0.9500            2.0959 &   7.8084 f
  mprj/la_data_out[31] (net)                             1   0.3323 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8084 f
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              -1.6364   3.3790   0.9500  -0.9548  -0.9035 &   6.9049 f
  data arrival time                                                                                                  6.9049

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4676 

  slack (with derating applied) (MET)                                                                     8.8049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2724 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8453 &   3.5941 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1221   0.9500            0.8392 &   4.4333 f
  mprj/o_q[40] (net)                                     1   0.0057 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1221   0.9500   0.0000   0.0000 &   4.4334 f
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3896   0.9500            1.0860 &   5.5194 f
  mprj/o_q_dly[40] (net)                                 2   0.0235 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1005   0.3896   0.9500  -0.0391  -0.0407 &   5.4786 f
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7148   0.9500            1.7740 &   7.2526 f
  mprj/la_data_out[8] (net)                              1   0.2653 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2526 f
  la_data_out[8] (net) 
  la_data_out[8] (out)                                               -0.6649   2.7222   0.9500  -0.3868  -0.3281 &   6.9245 f
  data arrival time                                                                                                  6.9245

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4093 

  slack (with derating applied) (MET)                                                                     8.8245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2338 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8328 &   3.5817 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1872   0.9500            0.8889 &   4.4706 f
  mprj/o_q[116] (net)                                    2   0.0129 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1872   0.9500   0.0000   0.0001 &   4.4707 f
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4204   0.9500            1.1315 &   5.6022 f
  mprj/o_q_dly[116] (net)                                2   0.0270 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0758   0.4204   0.9500  -0.0087  -0.0087 &   5.5935 f
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0754   0.9500            1.4419 &   7.0355 f
  mprj/io_out[17] (net)                                  1   0.2030 
  mprj/io_out[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0355 f
  io_out[17] (net) 
  io_out[17] (out)                                                   -0.2333   2.0789   0.9500  -0.1419  -0.1027 &   6.9328 f
  data arrival time                                                                                                  6.9328

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3808 

  slack (with derating applied) (MET)                                                                     8.8328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2135 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3224 &   3.0712 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1062   0.9500            0.8264 &   3.8977 f
  mprj/o_q[101] (net)                                    1   0.0040 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1062   0.9500   0.0000   0.0000 &   3.8977 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4572   0.9500            1.1361 &   5.0338 f
  mprj/o_q_dly[101] (net)                                2   0.0311 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0429   0.4572   0.9500  -0.0043  -0.0038 &   5.0299 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7734   0.9500            2.8572 &   7.8871 f
  mprj/io_out[2] (net)                                   1   0.4697 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8871 f
  io_out[2] (net) 
  io_out[2] (out)                                                    -1.8871   4.7961   0.9500  -1.1087  -0.9506 &   6.9365 f
  data arrival time                                                                                                  6.9365

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8365

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4823 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4823 

  slack (with derating applied) (MET)                                                                     8.8365 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3188 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8465 &   3.5953 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1279   0.9500            0.8439 &   4.4393 f
  mprj/o_q[45] (net)                                     1   0.0063 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1279   0.9500   0.0000   0.0000 &   4.4393 f
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3309   0.9500            1.0384 &   5.4777 f
  mprj/o_q_dly[45] (net)                                 2   0.0171 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1106   0.3309   0.9500  -0.0434  -0.0454 &   5.4323 f
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3696   0.9500            1.5677 &   7.0000 f
  mprj/la_data_out[13] (net)                             1   0.2310 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0000 f
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -0.1945   2.3764   0.9500  -0.1226  -0.0597 &   6.9403 f
  data arrival time                                                                                                  6.9403

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3828 

  slack (with derating applied) (MET)                                                                     8.8403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2231 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8565 &   3.6053 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1639   0.9500            0.8718 &   4.4771 f
  mprj/o_q[38] (net)                                     2   0.0102 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0186   0.1639   0.9500  -0.0019  -0.0019 &   4.4752 f
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3537   0.9500            1.0699 &   5.5451 f
  mprj/o_q_dly[38] (net)                                 2   0.0195 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3537   0.9500   0.0000   0.0002 &   5.5453 f
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7755   0.9500            1.7857 &   7.3310 f
  mprj/la_data_out[6] (net)                              1   0.2731 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.3310 f
  la_data_out[6] (net) 
  la_data_out[6] (out)                                               -0.7874   2.7837   0.9500  -0.4512  -0.3902 &   6.9408 f
  data arrival time                                                                                                  6.9408

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8408

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4130 

  slack (with derating applied) (MET)                                                                     8.8408 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2539 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0428 &   3.7917 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1980   0.9500            0.8968 &   4.6885 f
  mprj/o_q[160] (net)                                    2   0.0142 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0388   0.1980   0.9500  -0.0043  -0.0043 &   4.6841 f
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4038   0.9500            1.1217 &   5.8058 f
  mprj/o_q_dly[160] (net)                                2   0.0251 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0445   0.4038   0.9500  -0.0043  -0.0041 &   5.8017 f
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4030   0.9500            2.6785 &   8.4802 f
  mprj/io_oeb[23] (net)                                  1   0.4348 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.4802 f
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   -2.7478   4.4152   0.9500  -1.5899  -1.5260 &   6.9542 f
  data arrival time                                                                                                  6.9542

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5343 

  slack (with derating applied) (MET)                                                                     8.8542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3885 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5600 &   3.3089 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1857   0.9500            0.8878 &   4.1967 f
  mprj/o_q[28] (net)                                     2   0.0128 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0163   0.1857   0.9500  -0.0023  -0.0023 &   4.1944 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4282   0.9500            1.1372 &   5.3316 f
  mprj/o_q_dly[28] (net)                                 2   0.0279 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1079   0.4282   0.9500  -0.0521  -0.0543 &   5.2773 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8936   0.9500            1.8882 &   7.1655 f
  mprj/wbs_dat_o[28] (net)                               1   0.2835 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.1655 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.4863   2.9004   0.9500  -0.2796  -0.2109 &   6.9545 f
  data arrival time                                                                                                  6.9545

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4012 

  slack (with derating applied) (MET)                                                                     8.8545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2557 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3453 &   3.0941 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1115   0.9500            0.8307 &   3.9248 f
  mprj/o_q[102] (net)                                    1   0.0045 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1115   0.9500   0.0000   0.0000 &   3.9249 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4412   0.9500            1.1247 &   5.0495 f
  mprj/o_q_dly[102] (net)                                2   0.0293 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0297   0.4412   0.9500  -0.0024  -0.0020 &   5.0475 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3003   0.9500            2.5994 &   7.6469 f
  mprj/io_out[3] (net)                                   1   0.4228 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.6469 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -1.4986   4.3217   0.9500  -0.8324  -0.6819 &   6.9650 f
  data arrival time                                                                                                  6.9650

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4545 

  slack (with derating applied) (MET)                                                                     8.8650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3195 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.3237 &   3.0726 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1710   0.9500            0.8770 &   3.9495 f
  mprj/o_q[2] (net)                                      2   0.0111 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0123   0.1710   0.9500  -0.0012  -0.0012 &   3.9484 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3202   0.9500            1.0423 &   4.9907 f
  mprj/o_q_dly[2] (net)                                  2   0.0159 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1009   0.3202   0.9500  -0.0157  -0.0163 &   4.9744 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0425   0.9500            1.9086 &   6.8830 f
  mprj/wbs_dat_o[2] (net)                                1   0.2990 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.8830 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.1778   3.0542   0.9500  -0.0146   0.0969 &   6.9798 f
  data arrival time                                                                                                  6.9798

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3707 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3707 

  slack (with derating applied) (MET)                                                                     8.8798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2505 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9531 &   3.7019 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1013   0.9500            0.8225 &   4.5244 f
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1013   0.9500   0.0000   0.0000 &   4.5244 f
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3117   0.9500            1.0138 &   5.5382 f
  mprj/o_q_dly[54] (net)                                 2   0.0151 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3117   0.9500   0.0000   0.0002 &   5.5384 f
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2898   0.9500            1.5220 &   7.0604 f
  mprj/la_data_out[22] (net)                             1   0.2235 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0604 f
  la_data_out[22] (net) 
  la_data_out[22] (out)                                              -0.2183   2.2955   0.9500  -0.1330  -0.0771 &   6.9833 f
  data arrival time                                                                                                  6.9833

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3816 

  slack (with derating applied) (MET)                                                                     8.8833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2648 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3237 &   3.0726 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1897   0.9500            0.8907 &   3.9633 f
  mprj/o_q[11] (net)                                     2   0.0132 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0138   0.1897   0.9500  -0.0012  -0.0011 &   3.9622 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3898   0.9500            1.1076 &   5.0699 f
  mprj/o_q_dly[11] (net)                                 2   0.0235 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1397   0.3898   0.9500  -0.0527  -0.0550 &   5.0149 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9557   0.9500            1.8822 &   6.8971 f
  mprj/wbs_dat_o[11] (net)                               1   0.2904 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8971 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.1584   2.9671   0.9500  -0.0130   0.0913 &   6.9884 f
  data arrival time                                                                                                  6.9884

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3749 

  slack (with derating applied) (MET)                                                                     8.8884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2633 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0038 &   3.7527 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4145   0.9500            1.0970 &   4.8497 r
  mprj/o_q[64] (net)                                     2   0.0219 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1690   0.4145   0.9500  -0.0820  -0.0858 &   4.7639 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2507   0.9500            0.9116 &   5.6755 r
  mprj/o_q_dly[64] (net)                                 1   0.0104 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0642   0.2507   0.9500  -0.0076  -0.0079 &   5.6676 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5286   0.9500            3.0410 &   8.7086 r
  mprj/la_data_out[32] (net)                             1   0.3250 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.7086 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              -3.0342   5.5331   0.9500  -1.7107  -1.7071 &   7.0015 r
  data arrival time                                                                                                  7.0015

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5580 

  slack (with derating applied) (MET)                                                                     8.9015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4596 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6693 &   3.4181 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1772   0.9500            0.8815 &   4.2997 f
  mprj/o_q[36] (net)                                     2   0.0118 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1772   0.9500   0.0000   0.0001 &   4.2998 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3928   0.9500            1.1059 &   5.4057 f
  mprj/o_q_dly[36] (net)                                 2   0.0239 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0769   0.3928   0.9500  -0.0155  -0.0160 &   5.3897 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6066   0.9500            1.7163 &   7.1060 f
  mprj/la_data_out[4] (net)                              1   0.2546 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.1060 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.2897   2.6136   0.9500  -0.1694  -0.1012 &   7.0049 f
  data arrival time                                                                                                  7.0049

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3882 

  slack (with derating applied) (MET)                                                                     8.9049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2930 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9785 &   3.7273 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1464   0.9500            0.8588 &   4.5861 f
  mprj/o_q[56] (net)                                     2   0.0082 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1464   0.9500   0.0000   0.0001 &   4.5862 f
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3964   0.9500            1.0983 &   5.6845 f
  mprj/o_q_dly[56] (net)                                 2   0.0243 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2435   0.3964   0.9500  -0.1331  -0.1394 &   5.5451 f
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2776   0.9500            1.5392 &   7.0843 f
  mprj/la_data_out[24] (net)                             1   0.2223 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0843 f
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -0.2088   2.2835   0.9500  -0.1330  -0.0768 &   7.0075 f
  data arrival time                                                                                                  7.0075

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3969 

  slack (with derating applied) (MET)                                                                     8.9075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3044 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9389 &   3.6877 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4638   0.9500            1.1232 &   4.8109 r
  mprj/o_q[61] (net)                                     2   0.0249 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0720   0.4638   0.9500  -0.0083  -0.0083 &   4.8026 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2187   0.9500            0.8943 &   5.6970 r
  mprj/o_q_dly[61] (net)                                 1   0.0083 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2187   0.9500   0.0000   0.0001 &   5.6971 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6104   0.9500            3.0767 &   8.7738 r
  mprj/la_data_out[29] (net)                             1   0.3296 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.7738 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              -3.0916   5.6156   0.9500  -1.7707  -1.7660 &   7.0078 r
  data arrival time                                                                                                  7.0078

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5561 

  slack (with derating applied) (MET)                                                                     8.9078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4640 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9531 &   3.7019 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1202   0.9500            0.8377 &   4.5396 f
  mprj/o_q[55] (net)                                     1   0.0055 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1202   0.9500   0.0000   0.0001 &   4.5397 f
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3707   0.9500            1.0704 &   5.6100 f
  mprj/o_q_dly[55] (net)                                 2   0.0214 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1554   0.3707   0.9500  -0.0659  -0.0689 &   5.5411 f
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2960   0.9500            1.5425 &   7.0836 f
  mprj/la_data_out[23] (net)                             1   0.2242 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0836 f
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              -0.2022   2.3017   0.9500  -0.1313  -0.0750 &   7.0086 f
  data arrival time                                                                                                  7.0086

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3897 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3897 

  slack (with derating applied) (MET)                                                                     8.9086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2982 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5722 &   3.3210 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2008   0.9500            0.8989 &   4.2199 f
  mprj/o_q[26] (net)                                     2   0.0145 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2008   0.9500   0.0000   0.0002 &   4.2201 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3960   0.9500            1.1164 &   5.3365 f
  mprj/o_q_dly[26] (net)                                 2   0.0242 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3960   0.9500   0.0000   0.0004 &   5.3369 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7691   0.9500            1.8073 &   7.1442 f
  mprj/wbs_dat_o[26] (net)                               1   0.2708 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.1442 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.3486   2.7765   0.9500  -0.2013  -0.1284 &   7.0158 f
  data arrival time                                                                                                  7.0158

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3905 

  slack (with derating applied) (MET)                                                                     8.9158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3063 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8338 &   3.5826 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1295   0.9500            0.8452 &   4.4278 f
  mprj/o_q[153] (net)                                    1   0.0065 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1295   0.9500   0.0000   0.0001 &   4.4279 f
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4510   0.9500            1.1374 &   5.5653 f
  mprj/o_q_dly[153] (net)                                2   0.0304 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1311   0.4510   0.9500  -0.0493  -0.0512 &   5.5140 f
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0961   0.9500            1.4553 &   6.9693 f
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9693 f
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                   -0.0914   2.1008   0.9500  -0.0075   0.0472 &   7.0166 f
  data arrival time                                                                                                  7.0166

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3753 

  slack (with derating applied) (MET)                                                                     8.9166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2919 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9651 &   3.7139 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1188   0.9500            0.8366 &   4.5505 f
  mprj/o_q[57] (net)                                     1   0.0053 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1188   0.9500   0.0000   0.0001 &   4.5505 f
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4203   0.9500            1.1098 &   5.6604 f
  mprj/o_q_dly[57] (net)                                 2   0.0270 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2173   0.4203   0.9500  -0.1195  -0.1250 &   5.5354 f
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3065   0.9500            1.5630 &   7.0984 f
  mprj/la_data_out[25] (net)                             1   0.2253 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0984 f
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              -0.1993   2.3122   0.9500  -0.1295  -0.0736 &   7.0248 f
  data arrival time                                                                                                  7.0248

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0248
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3960 

  slack (with derating applied) (MET)                                                                     8.9248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3207 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9784 &   3.7273 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4442   0.9500            1.1128 &   4.8400 r
  mprj/o_q[58] (net)                                     2   0.0237 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0809   0.4442   0.9500  -0.0092  -0.0092 &   4.8309 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1819   0.9500            0.8693 &   5.7001 r
  mprj/o_q_dly[58] (net)                                 1   0.0059 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1819   0.9500   0.0000   0.0001 &   5.7002 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7064   0.9500            3.1273 &   8.8276 r
  mprj/la_data_out[26] (net)                             1   0.3357 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.8276 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              -3.2002   5.7113   0.9500  -1.7872  -1.7839 &   7.0437 r
  data arrival time                                                                                                  7.0437

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5598 

  slack (with derating applied) (MET)                                                                     8.9437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5036 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4208 &   3.1696 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1458   0.9500            0.8584 &   4.0280 f
  mprj/o_q[141] (net)                                    1   0.0082 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0218   0.1458   0.9500  -0.0025  -0.0025 &   4.0255 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4431   0.9500            1.1356 &   5.1611 f
  mprj/o_q_dly[141] (net)                                2   0.0295 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0229   0.4431   0.9500  -0.0019  -0.0014 &   5.1596 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2749   0.9500            2.6050 &   7.7646 f
  mprj/io_oeb[4] (net)                                   1   0.4213 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.7646 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -1.3850   4.2909   0.9500  -0.8453  -0.7183 &   7.0463 f
  data arrival time                                                                                                  7.0463

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4603 

  slack (with derating applied) (MET)                                                                     8.9463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4066 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0475 &   3.7963 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4553   0.9500            1.1187 &   4.9150 r
  mprj/o_q[66] (net)                                     2   0.0244 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1474   0.4553   0.9500  -0.0460  -0.0478 &   4.8672 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2125   0.9500            0.8899 &   5.7571 r
  mprj/o_q_dly[66] (net)                                 1   0.0079 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0195   0.2125   0.9500  -0.0032  -0.0033 &   5.7538 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6883   0.9500            3.1229 &   8.8767 r
  mprj/la_data_out[34] (net)                             1   0.3347 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.8767 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              -3.2193   5.6928   0.9500  -1.8221  -1.8221 &   7.0547 r
  data arrival time                                                                                                  7.0547

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5683 

  slack (with derating applied) (MET)                                                                     8.9547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5230 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.2940 &   3.0428 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1119   0.9500            0.8310 &   3.8738 f
  mprj/o_q[138] (net)                                    1   0.0046 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1119   0.9500   0.0000   0.0000 &   3.8738 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4060   0.9500            1.0965 &   4.9703 f
  mprj/o_q_dly[138] (net)                                2   0.0254 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0781   0.4060   0.9500  -0.0081  -0.0080 &   4.9622 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8315   0.9500            2.8734 &   7.8356 f
  mprj/io_oeb[1] (net)                                   1   0.4755 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8356 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -1.6225   4.8551   0.9500  -0.9524  -0.7800 &   7.0556 f
  data arrival time                                                                                                  7.0556

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4725 

  slack (with derating applied) (MET)                                                                     8.9556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4281 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7971 &   3.5460 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1816   0.9500            0.8848 &   4.4308 f
  mprj/o_q[52] (net)                                     2   0.0123 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1816   0.9500   0.0000   0.0001 &   4.4309 f
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3968   0.9500            1.1106 &   5.5415 f
  mprj/o_q_dly[52] (net)                                 2   0.0243 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0271   0.3968   0.9500  -0.0022  -0.0019 &   5.5396 f
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1977   0.9500            1.4953 &   7.0349 f
  mprj/la_data_out[20] (net)                             1   0.2144 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0349 f
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              -0.1013   2.2031   0.9500  -0.0319   0.0266 &   7.0615 f
  data arrival time                                                                                                  7.0615

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9615

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3753 

  slack (with derating applied) (MET)                                                                     8.9615 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3368 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8602 &   3.6091 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1400   0.9500            0.8536 &   4.4627 f
  mprj/o_q[39] (net)                                     1   0.0076 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0363   0.1400   0.9500  -0.0047  -0.0048 &   4.4579 f
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3760   0.9500            1.0800 &   5.5379 f
  mprj/o_q_dly[39] (net)                                 2   0.0220 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3760   0.9500   0.0000   0.0003 &   5.5382 f
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6714   0.9500            1.7448 &   7.2830 f
  mprj/la_data_out[7] (net)                              1   0.2608 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2830 f
  la_data_out[7] (net) 
  la_data_out[7] (out)                                               -0.4654   2.6790   0.9500  -0.2809  -0.2165 &   7.0665 f
  data arrival time                                                                                                  7.0665

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4020 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4020 

  slack (with derating applied) (MET)                                                                     8.9665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3685 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8336 &   3.5825 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1760   0.9500            0.8806 &   4.4631 f
  mprj/o_q[120] (net)                                    2   0.0116 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1760   0.9500   0.0000   0.0001 &   4.4632 f
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4177   0.9500            1.1254 &   5.5887 f
  mprj/o_q_dly[120] (net)                                2   0.0267 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1025   0.4177   0.9500  -0.0117  -0.0119 &   5.5768 f
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0766   0.9500            1.4328 &   7.0096 f
  mprj/io_out[21] (net)                                  1   0.2021 
  mprj/io_out[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0096 f
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   2.0820   0.9500   0.0000   0.0579 &   7.0675 f
  data arrival time                                                                                                  7.0675

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9675

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3732 

  slack (with derating applied) (MET)                                                                     8.9675 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3408 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8311 &   3.5799 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1218   0.9500            0.8390 &   4.4189 f
  mprj/o_q[43] (net)                                     1   0.0056 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1218   0.9500   0.0000   0.0000 &   4.4189 f
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3584   0.9500            1.0609 &   5.4798 f
  mprj/o_q_dly[43] (net)                                 2   0.0200 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0996   0.3584   0.9500  -0.0291  -0.0303 &   5.4495 f
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3659   0.9500            1.5750 &   7.0245 f
  mprj/la_data_out[11] (net)                             1   0.2308 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0245 f
  la_data_out[11] (net) 
  la_data_out[11] (out)                                              -0.2028   2.3723   0.9500  -0.0166   0.0506 &   7.0750 f
  data arrival time                                                                                                  7.0750

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3772 

  slack (with derating applied) (MET)                                                                     8.9750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3523 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0384 &   3.7872 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4970   0.9500            1.1408 &   4.9281 r
  mprj/o_q[65] (net)                                     2   0.0269 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0273   0.4970   0.9500  -0.0038  -0.0035 &   4.9245 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1773   0.9500            0.8680 &   5.7925 r
  mprj/o_q_dly[65] (net)                                 1   0.0056 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0125   0.1773   0.9500  -0.0015  -0.0015 &   5.7910 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6961   0.9500            3.1242 &   8.9153 r
  mprj/la_data_out[33] (net)                             1   0.3353 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.9153 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              -3.2381   5.7007   0.9500  -1.8335  -1.8340 &   7.0813 r
  data arrival time                                                                                                  7.0813

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5663 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5663 

  slack (with derating applied) (MET)                                                                     8.9813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5476 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.5230 &   3.2718 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2536   0.9500            0.9367 &   4.2085 f
  mprj/o_q[106] (net)                                    2   0.0205 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0528   0.2536   0.9500  -0.0074  -0.0075 &   4.2010 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4528   0.9500            1.1801 &   5.3811 f
  mprj/o_q_dly[106] (net)                                2   0.0306 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0468   0.4528   0.9500  -0.0247  -0.0254 &   5.3556 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5577   0.9500            2.2340 &   7.5896 f
  mprj/io_out[7] (net)                                   1   0.3507 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5896 f
  io_out[7] (net) 
  io_out[7] (out)                                                    -0.9291   3.5688   0.9500  -0.5973  -0.5062 &   7.0835 f
  data arrival time                                                                                                  7.0835

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4391 

  slack (with derating applied) (MET)                                                                     8.9835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4226 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5726 &   3.3214 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2160   0.9500            0.9100 &   4.2314 f
  mprj/o_q[25] (net)                                     2   0.0162 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1009   0.2160   0.9500  -0.0235  -0.0245 &   4.2069 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4312   0.9500            1.1499 &   5.3568 f
  mprj/o_q_dly[25] (net)                                 2   0.0282 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0432   0.4312   0.9500  -0.0046  -0.0044 &   5.3524 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5407   0.9500            1.6791 &   7.0315 f
  mprj/wbs_dat_o[25] (net)                               1   0.2497 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0315 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1254   2.5487   0.9500  -0.0103   0.0701 &   7.1016 f
  data arrival time                                                                                                  7.1016

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3779 

  slack (with derating applied) (MET)                                                                     9.0016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3795 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3913 &   3.1401 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1108   0.9500            0.8301 &   3.9702 f
  mprj/o_q[103] (net)                                    1   0.0045 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1108   0.9500   0.0000   0.0000 &   3.9703 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4163   0.9500            1.1044 &   5.0746 f
  mprj/o_q_dly[103] (net)                                2   0.0265 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0314   0.4163   0.9500  -0.0026  -0.0022 &   5.0724 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0900   0.9500            2.4902 &   7.5626 f
  mprj/io_out[4] (net)                                   1   0.4024 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5626 f
  io_out[4] (net) 
  io_out[4] (out)                                                    -0.9973   4.1070   0.9500  -0.5882  -0.4513 &   7.1113 f
  data arrival time                                                                                                  7.1113

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4365 

  slack (with derating applied) (MET)                                                                     9.0113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4478 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8338 &   3.5827 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1171   0.9500            0.8352 &   4.4179 f
  mprj/o_q[115] (net)                                    1   0.0051 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1171   0.9500   0.0000   0.0000 &   4.4179 f
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4241   0.9500            1.1124 &   5.5303 f
  mprj/o_q_dly[115] (net)                                2   0.0274 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0520   0.4241   0.9500  -0.0055  -0.0054 &   5.5249 f
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4225   0.9500            1.6311 &   7.1560 f
  mprj/io_out[16] (net)                                  1   0.2371 
  mprj/io_out[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1560 f
  io_out[16] (net) 
  io_out[16] (out)                                                   -0.2631   2.4272   0.9500  -0.0913  -0.0349 &   7.1212 f
  data arrival time                                                                                                  7.1212

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3850 

  slack (with derating applied) (MET)                                                                     9.0212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4062 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0520 &   3.8008 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1833   0.9500            0.8861 &   4.6869 f
  mprj/o_q[123] (net)                                    2   0.0125 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0118   0.1833   0.9500  -0.0012  -0.0011 &   4.6857 f
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4738   0.9500            1.1731 &   5.8588 f
  mprj/o_q_dly[123] (net)                                2   0.0330 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1023   0.4738   0.9500  -0.0537  -0.0558 &   5.8031 f
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0770   0.9500            2.5131 &   8.3162 f
  mprj/io_out[24] (net)                                  1   0.4018 
  mprj/io_out[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.3162 f
  io_out[24] (net) 
  io_out[24] (out)                                                   -2.0987   4.0903   0.9500  -1.2711  -1.1949 &   7.1213 f
  data arrival time                                                                                                  7.1213

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5144 

  slack (with derating applied) (MET)                                                                     9.0213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5357 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5230 &   3.2718 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1820   0.9500            0.8851 &   4.1569 f
  mprj/o_q[17] (net)                                     2   0.0123 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0453   0.1820   0.9500  -0.0056  -0.0058 &   4.1511 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3561   0.9500            1.0780 &   5.2291 f
  mprj/o_q_dly[17] (net)                                 2   0.0197 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0278   0.3561   0.9500  -0.0086  -0.0088 &   5.2203 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9289   0.9500            1.8647 &   7.0850 f
  mprj/wbs_dat_o[17] (net)                               1   0.2881 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0850 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.1867   2.9387   0.9500  -0.0574   0.0370 &   7.1220 f
  data arrival time                                                                                                  7.1220

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3824 

  slack (with derating applied) (MET)                                                                     9.0220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4044 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3255 &   3.0744 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1005   0.9500            0.8218 &   3.8962 f
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1005   0.9500   0.0000   0.0000 &   3.8962 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4924   0.9500            1.1628 &   5.0590 f
  mprj/o_q_dly[140] (net)                                2   0.0351 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1775   0.4924   0.9500  -0.0768  -0.0799 &   4.9791 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8484   0.9500            2.3689 &   7.3480 f
  mprj/io_oeb[3] (net)                                   1   0.3774 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.3480 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                    -0.5752   3.8687   0.9500  -0.3760  -0.2219 &   7.1261 f
  data arrival time                                                                                                  7.1261

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4228 

  slack (with derating applied) (MET)                                                                     9.0261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4488 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0373 &   3.7861 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2786   0.9500            0.9527 &   4.7388 f
  mprj/o_q[73] (net)                                     2   0.0233 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1288   0.2786   0.9500  -0.0486  -0.0507 &   4.6881 f
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3042   0.9500            1.0638 &   5.7519 f
  mprj/o_q_dly[73] (net)                                 2   0.0142 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0070   0.3042   0.9500  -0.0007  -0.0006 &   5.7513 f
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3640   0.9500            2.1047 &   7.8560 f
  mprj/la_data_out[41] (net)                             1   0.3294 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8560 f
  la_data_out[41] (net) 
  la_data_out[41] (out)                                              -1.2217   3.3722   0.9500  -0.7687  -0.7084 &   7.1476 f
  data arrival time                                                                                                  7.1476

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4623 

  slack (with derating applied) (MET)                                                                     9.0476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5100 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.7973 &   3.5461 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2740   0.9500            0.9497 &   4.4958 f
  mprj/o_q[158] (net)                                    2   0.0228 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2740   0.9500   0.0000   0.0004 &   4.4963 f
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4077   0.9500            1.1506 &   5.6469 f
  mprj/o_q_dly[158] (net)                                2   0.0256 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4077   0.9500   0.0000   0.0004 &   5.6473 f
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1406   0.9500            1.4635 &   7.1109 f
  mprj/io_oeb[21] (net)                                  1   0.2083 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1109 f
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   2.1463   0.9500   0.0000   0.0612 &   7.1721 f
  data arrival time                                                                                                  7.1721

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3775 

  slack (with derating applied) (MET)                                                                     9.0721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4496 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0385 &   3.7873 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1926   0.9500            0.8929 &   4.6802 f
  mprj/o_q[122] (net)                                    2   0.0135 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0293   0.1926   0.9500  -0.0036  -0.0037 &   4.6765 f
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4076   0.9500            1.1230 &   5.7995 f
  mprj/o_q_dly[122] (net)                                2   0.0255 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0445   0.4076   0.9500  -0.0041  -0.0039 &   5.7956 f
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5626   0.9500            2.2287 &   8.0243 f
  mprj/io_out[23] (net)                                  1   0.3515 
  mprj/io_out[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.0243 f
  io_out[23] (net) 
  io_out[23] (out)                                                   -1.5963   3.5724   0.9500  -0.9000  -0.8314 &   7.1929 f
  data arrival time                                                                                                  7.1929

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4742 

  slack (with derating applied) (MET)                                                                     9.0929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5670 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.7974 &   3.5462 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1699   0.9500            0.8762 &   4.4224 f
  mprj/o_q[113] (net)                                    2   0.0109 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0173   0.1699   0.9500  -0.0016  -0.0016 &   4.4209 f
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3729   0.9500            1.0874 &   5.5082 f
  mprj/o_q_dly[113] (net)                                2   0.0216 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3729   0.9500   0.0000   0.0003 &   5.5086 f
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4634   0.9500            1.6199 &   7.1285 f
  mprj/io_out[14] (net)                                  1   0.2419 
  mprj/io_out[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1285 f
  io_out[14] (net) 
  io_out[14] (out)                                                   -0.0628   2.4709   0.9500  -0.0052   0.0723 &   7.2008 f
  data arrival time                                                                                                  7.2008

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3797 

  slack (with derating applied) (MET)                                                                     9.1008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4805 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0488 &   3.7976 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1431   0.9500            0.8561 &   4.6537 f
  mprj/o_q[126] (net)                                    1   0.0079 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1431   0.9500   0.0000   0.0001 &   4.6538 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4249   0.9500            1.1201 &   5.7739 f
  mprj/o_q_dly[126] (net)                                2   0.0275 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0286   0.4249   0.9500  -0.0027  -0.0023 &   5.7717 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4238   0.9500            2.1797 &   7.9514 f
  mprj/io_out[27] (net)                                  1   0.3361 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9514 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -1.2659   3.4307   0.9500  -0.8040  -0.7504 &   7.2010 f
  data arrival time                                                                                                  7.2010

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4639 

  slack (with derating applied) (MET)                                                                     9.1010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5650 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9529 &   3.7017 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3163   0.9500            0.9766 &   4.6784 f
  mprj/o_q[60] (net)                                     2   0.0274 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1795   0.3163   0.9500  -0.1016  -0.1063 &   4.5721 f
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2279   0.9500            1.0066 &   5.5787 f
  mprj/o_q_dly[60] (net)                                 1   0.0066 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2279   0.9500   0.0000   0.0000 &   5.5788 f
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4461   0.9500            1.5788 &   7.1576 f
  mprj/la_data_out[28] (net)                             1   0.2386 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1576 f
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.0000   2.4530   0.9500   0.0000   0.0725 &   7.2301 f
  data arrival time                                                                                                  7.2301

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3913 

  slack (with derating applied) (MET)                                                                     9.1301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5213 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0301 &   3.7789 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3240   0.9500            0.9816 &   4.7605 f
  mprj/o_q[70] (net)                                     2   0.0282 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1899   0.3240   0.9500  -0.1085  -0.1134 &   4.6471 f
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2032   0.9500            0.9861 &   5.6332 f
  mprj/o_q_dly[70] (net)                                 1   0.0045 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2032   0.9500   0.0000   0.0000 &   5.6332 f
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9375   0.9500            1.8443 &   7.4775 f
  mprj/la_data_out[38] (net)                             1   0.2876 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4775 f
  la_data_out[38] (net) 
  la_data_out[38] (out)                                              -0.5417   2.9445   0.9500  -0.3109  -0.2420 &   7.2355 f
  data arrival time                                                                                                  7.2355

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4250 

  slack (with derating applied) (MET)                                                                     9.1355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5605 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0382 &   3.7870 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2905   0.9500            0.9602 &   4.7472 f
  mprj/o_q[67] (net)                                     2   0.0246 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0371   0.2905   0.9500  -0.0050  -0.0048 &   4.7424 f
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2077   0.9500            0.9791 &   5.7215 f
  mprj/o_q_dly[67] (net)                                 1   0.0049 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2077   0.9500   0.0000   0.0001 &   5.7216 f
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2263   0.9500            2.0043 &   7.7259 f
  mprj/la_data_out[35] (net)                             1   0.3162 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.7259 f
  la_data_out[35] (net) 
  la_data_out[35] (out)                                              -0.9472   3.2337   0.9500  -0.5478  -0.4848 &   7.2411 f
  data arrival time                                                                                                  7.2411

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4393 

  slack (with derating applied) (MET)                                                                     9.1411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5804 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0382 &   3.7871 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3510   0.9500            0.9988 &   4.7859 f
  mprj/o_q[69] (net)                                     2   0.0312 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.2073   0.3510   0.9500  -0.1168  -0.1221 &   4.6638 f
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1911   0.9500            0.9840 &   5.6478 f
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1911   0.9500   0.0000   0.0000 &   5.6478 f
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4085   0.9500            1.5341 &   7.1819 f
  mprj/la_data_out[37] (net)                             1   0.2363 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1819 f
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   2.4161   0.9500   0.0000   0.0766 &   7.2584 f
  data arrival time                                                                                                  7.2584

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3944 

  slack (with derating applied) (MET)                                                                     9.1584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5528 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1444 &   3.8932 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2696   0.9500            0.9469 &   4.8401 f
  mprj/o_q[93] (net)                                     2   0.0223 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0187   0.2696   0.9500  -0.0024  -0.0022 &   4.8378 f
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2880   0.9500            1.0462 &   5.8841 f
  mprj/o_q_dly[93] (net)                                 2   0.0125 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0589   0.2880   0.9500  -0.0066  -0.0068 &   5.8773 f
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8310   0.9500            2.3441 &   8.2214 f
  mprj/la_data_out[61] (net)                             1   0.3784 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2214 f
  la_data_out[61] (net) 
  la_data_out[61] (out)                                              -1.7865   3.8411   0.9500  -1.0248  -0.9529 &   7.2685 f
  data arrival time                                                                                                  7.2685

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4914 

  slack (with derating applied) (MET)                                                                     9.1685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6599 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0382 &   3.7871 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3141   0.9500            0.9753 &   4.7624 f
  mprj/o_q[68] (net)                                     2   0.0272 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1101   0.3141   0.9500  -0.0283  -0.0292 &   4.7331 f
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2068   0.9500            0.9862 &   5.7193 f
  mprj/o_q_dly[68] (net)                                 1   0.0048 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0248   0.2068   0.9500  -0.0025  -0.0026 &   5.7167 f
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0114   0.9500            1.8866 &   7.6033 f
  mprj/la_data_out[36] (net)                             1   0.2950 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6033 f
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              -0.6886   3.0181   0.9500  -0.3987  -0.3339 &   7.2694 f
  data arrival time                                                                                                  7.2694

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2694
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4278 

  slack (with derating applied) (MET)                                                                     9.1694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5973 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0373 &   3.7861 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3282   0.9500            0.9843 &   4.7703 f
  mprj/o_q[72] (net)                                     2   0.0287 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1552   0.3282   0.9500  -0.0811  -0.0847 &   4.6856 f
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2651   0.9500            1.0449 &   5.7305 f
  mprj/o_q_dly[72] (net)                                 2   0.0101 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0578   0.2651   0.9500  -0.0061  -0.0063 &   5.7242 f
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8592   0.9500            1.8182 &   7.5423 f
  mprj/la_data_out[40] (net)                             1   0.2797 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5423 f
  la_data_out[40] (net) 
  la_data_out[40] (out)                                              -0.5664   2.8663   0.9500  -0.3343  -0.2669 &   7.2754 f
  data arrival time                                                                                                  7.2754

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4273 

  slack (with derating applied) (MET)                                                                     9.1754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6028 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9502 &   3.6991 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2926   0.9500            0.9616 &   4.6606 f
  mprj/o_q[62] (net)                                     2   0.0248 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0192   0.2926   0.9500  -0.0020  -0.0017 &   4.6590 f
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3139   0.9500            1.0772 &   5.7362 f
  mprj/o_q_dly[62] (net)                                 2   0.0153 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0657   0.3139   0.9500  -0.0302  -0.0316 &   5.7046 f
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3283   0.9500            1.5422 &   7.2469 f
  mprj/la_data_out[30] (net)                             1   0.2272 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.2469 f
  la_data_out[30] (net) 
  la_data_out[30] (out)                                              -0.0794   2.3345   0.9500  -0.0065   0.0596 &   7.3065 f
  data arrival time                                                                                                  7.3065

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3887 

  slack (with derating applied) (MET)                                                                     9.2065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5951 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1341 &   3.8830 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3275   0.9500            0.9838 &   4.8667 f
  mprj/o_q[89] (net)                                     2   0.0286 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.2134   0.3275   0.9500  -0.1208  -0.1264 &   4.7403 f
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4290   0.9500            1.1859 &   5.9262 f
  mprj/o_q_dly[89] (net)                                 2   0.0280 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1133   0.4290   0.9500  -0.0678  -0.0708 &   5.8553 f
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3852   0.9500            2.1566 &   8.0120 f
  mprj/la_data_out[57] (net)                             1   0.3320 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.0120 f
  la_data_out[57] (net) 
  la_data_out[57] (out)                                              -1.2859   3.3932   0.9500  -0.7627  -0.6997 &   7.3123 f
  data arrival time                                                                                                  7.3123

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4850 

  slack (with derating applied) (MET)                                                                     9.2123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6973 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0502 &   3.7990 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1187   0.9500            0.8365 &   4.6355 f
  mprj/o_q[163] (net)                                    1   0.0053 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1187   0.9500   0.0000   0.0000 &   4.6355 f
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4993   0.9500            1.1733 &   5.8087 f
  mprj/o_q_dly[163] (net)                                2   0.0359 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1081   0.4993   0.9500  -0.0526  -0.0546 &   5.7542 f
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7043   0.9500            1.7982 &   7.5524 f
  mprj/io_oeb[26] (net)                                  1   0.2641 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.5524 f
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                   -0.4589   2.7115   0.9500  -0.3036  -0.2384 &   7.3139 f
  data arrival time                                                                                                  7.3139

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4225 

  slack (with derating applied) (MET)                                                                     9.2139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6364 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1287 &   3.8775 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1797   0.9500            0.8834 &   4.7610 f
  mprj/o_q[79] (net)                                     2   0.0121 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0497   0.1797   0.9500  -0.0067  -0.0069 &   4.7541 f
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4139   0.9500            1.1237 &   5.8778 f
  mprj/o_q_dly[79] (net)                                 2   0.0262 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1432   0.4139   0.9500  -0.0805  -0.0842 &   5.7937 f
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7720   0.9500            1.8141 &   7.6078 f
  mprj/la_data_out[47] (net)                             1   0.2711 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6078 f
  la_data_out[47] (net) 
  la_data_out[47] (out)                                              -0.4970   2.7792   0.9500  -0.2984  -0.2314 &   7.3763 f
  data arrival time                                                                                                  7.3763

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4288 

  slack (with derating applied) (MET)                                                                     9.2763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7052 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0849 &   3.8337 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2754   0.9500            0.9506 &   4.7843 f
  mprj/o_q[74] (net)                                     2   0.0229 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1320   0.2754   0.9500  -0.0679  -0.0710 &   4.7133 f
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3227   0.9500            1.0794 &   5.7928 f
  mprj/o_q_dly[74] (net)                                 2   0.0162 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1154   0.3227   0.9500  -0.0438  -0.0458 &   5.7469 f
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0637   0.9500            1.9493 &   7.6962 f
  mprj/la_data_out[42] (net)                             1   0.3000 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6962 f
  la_data_out[42] (net) 
  la_data_out[42] (out)                                              -0.6633   3.0706   0.9500  -0.3866  -0.3174 &   7.3787 f
  data arrival time                                                                                                  7.3787

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4409 

  slack (with derating applied) (MET)                                                                     9.2787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7196 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0372 &   3.7860 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3598   0.9500            1.0044 &   4.7904 f
  mprj/o_q[71] (net)                                     2   0.0322 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1666   0.3598   0.9500  -0.0914  -0.0954 &   4.6950 f
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2190   0.9500            1.0132 &   5.7082 f
  mprj/o_q_dly[71] (net)                                 1   0.0058 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0424   0.2190   0.9500  -0.0046  -0.0048 &   5.7034 f
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6038   0.9500            1.6528 &   7.3562 f
  mprj/la_data_out[39] (net)                             1   0.2560 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3562 f
  la_data_out[39] (net) 
  la_data_out[39] (out)                                              -0.2492   2.6114   0.9500  -0.0494   0.0284 &   7.3847 f
  data arrival time                                                                                                  7.3847

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4040 

  slack (with derating applied) (MET)                                                                     9.2847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6887 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0522 &   3.8010 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1091   0.9500            0.8287 &   4.6298 f
  mprj/o_q[114] (net)                                    1   0.0043 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1091   0.9500   0.0000   0.0000 &   4.6298 f
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4317   0.9500            1.1163 &   5.7461 f
  mprj/o_q_dly[114] (net)                                2   0.0283 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4317   0.9500   0.0000   0.0006 &   5.7466 f
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3347   0.9500            1.5628 &   7.3094 f
  mprj/io_out[15] (net)                                  1   0.2289 
  mprj/io_out[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.3094 f
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   2.3425   0.9500   0.0000   0.0758 &   7.3853 f
  data arrival time                                                                                                  7.3853

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3887 

  slack (with derating applied) (MET)                                                                     9.2853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6740 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1153 &   3.8642 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1668   0.9500            0.8739 &   4.7381 f
  mprj/o_q[169] (net)                                    2   0.0106 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0176   0.1668   0.9500  -0.0016  -0.0016 &   4.7365 f
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3756   0.9500            1.0885 &   5.8250 f
  mprj/o_q_dly[169] (net)                                2   0.0219 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0324   0.3756   0.9500  -0.0027  -0.0025 &   5.8225 f
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7636   0.9500            2.8366 &   8.6591 f
  mprj/io_oeb[32] (net)                                  1   0.4691 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.6591 f
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   -2.5738   4.7838   0.9500  -1.4004  -1.2717 &   7.3874 f
  data arrival time                                                                                                  7.3874

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3874
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5367 

  slack (with derating applied) (MET)                                                                     9.2874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8241 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0847 &   3.8335 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2828   0.9500            0.9553 &   4.7888 f
  mprj/o_q[76] (net)                                     2   0.0237 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1871   0.2828   0.9500  -0.1043  -0.1092 &   4.6796 f
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3580   0.9500            1.1134 &   5.7930 f
  mprj/o_q_dly[76] (net)                                 2   0.0200 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1771   0.3580   0.9500  -0.0766  -0.0802 &   5.7129 f
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8558   0.9500            1.8462 &   7.5591 f
  mprj/la_data_out[44] (net)                             1   0.2796 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5591 f
  la_data_out[44] (net) 
  la_data_out[44] (out)                                              -0.4170   2.8628   0.9500  -0.2371  -0.1660 &   7.3931 f
  data arrival time                                                                                                  7.3931

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2931

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4332 

  slack (with derating applied) (MET)                                                                     9.2931 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7263 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0655 &   3.8144 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1896   0.9500            0.8906 &   4.7050 f
  mprj/o_q[127] (net)                                    2   0.0132 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1896   0.9500   0.0000   0.0001 &   4.7052 f
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4045   0.9500            1.1195 &   5.8247 f
  mprj/o_q_dly[127] (net)                                2   0.0252 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0280   0.4045   0.9500  -0.0030  -0.0027 &   5.8220 f
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8912   0.9500            1.8602 &   7.6822 f
  mprj/io_out[28] (net)                                  1   0.2845 
  mprj/io_out[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.6822 f
  io_out[28] (net) 
  io_out[28] (out)                                                   -0.5844   2.9001   0.9500  -0.3535  -0.2766 &   7.4056 f
  data arrival time                                                                                                  7.4056

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4273 

  slack (with derating applied) (MET)                                                                     9.3056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7330 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0489 &   3.7977 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1352   0.9500            0.8498 &   4.6475 f
  mprj/o_q[164] (net)                                    1   0.0071 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1352   0.9500   0.0000   0.0001 &   4.6476 f
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4424   0.9500            1.1321 &   5.7797 f
  mprj/o_q_dly[164] (net)                                2   0.0295 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0406   0.4424   0.9500  -0.0034  -0.0031 &   5.7766 f
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2118   0.9500            2.0680 &   7.8446 f
  mprj/io_oeb[27] (net)                                  1   0.3151 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.8446 f
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                   -0.7674   3.2184   0.9500  -0.4794  -0.4136 &   7.4311 f
  data arrival time                                                                                                  7.4311

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4420 

  slack (with derating applied) (MET)                                                                     9.3311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7730 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1438 &   3.8926 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2266   0.9500            0.9178 &   4.8104 f
  mprj/o_q[92] (net)                                     2   0.0175 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0341   0.2266   0.9500  -0.0050  -0.0050 &   4.8054 f
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3084   0.9500            1.0503 &   5.8557 f
  mprj/o_q_dly[92] (net)                                 2   0.0147 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0678   0.3084   0.9500  -0.0074  -0.0076 &   5.8481 f
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2886   0.9500            2.0527 &   7.9009 f
  mprj/la_data_out[60] (net)                             1   0.3243 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9009 f
  la_data_out[60] (net) 
  la_data_out[60] (out)                                              -0.8628   3.2981   0.9500  -0.5375  -0.4564 &   7.4444 f
  data arrival time                                                                                                  7.4444

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4444
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4497 

  slack (with derating applied) (MET)                                                                     9.3444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7941 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0845 &   3.8334 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2660   0.9500            0.9447 &   4.7780 f
  mprj/o_q[83] (net)                                     2   0.0219 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1003   0.2661   0.9500  -0.0243  -0.0252 &   4.7528 f
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3968   0.9500            1.1391 &   5.8919 f
  mprj/o_q_dly[83] (net)                                 2   0.0243 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3968   0.9500   0.0000   0.0003 &   5.8923 f
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9638   0.9500            1.9144 &   7.8066 f
  mprj/la_data_out[51] (net)                             1   0.2901 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8066 f
  la_data_out[51] (net) 
  la_data_out[51] (out)                                              -0.6822   2.9715   0.9500  -0.4207  -0.3527 &   7.4540 f
  data arrival time                                                                                                  7.4540

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4392 

  slack (with derating applied) (MET)                                                                     9.3540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7932 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.2270 &   2.9759 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1903   0.9500            0.8912 &   3.8670 f
  mprj/o_q[137] (net)                                    2   0.0133 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0203   0.1903   0.9500  -0.0019  -0.0018 &   3.8652 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3268   0.9500            1.0547 &   4.9199 f
  mprj/o_q_dly[137] (net)                                2   0.0166 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3268   0.9500   0.0000   0.0002 &   4.9201 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9464   0.9500            2.3390 &   7.2591 f
  mprj/io_oeb[0] (net)                                   1   0.3851 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.2591 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.1542   3.9806   0.9500  -0.0126   0.2035 &   7.4626 f
  data arrival time                                                                                                  7.4626

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3943 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3943 

  slack (with derating applied) (MET)                                                                     9.3626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7569 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0847 &   3.8336 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2592   0.9500            0.9403 &   4.7738 f
  mprj/o_q[75] (net)                                     2   0.0211 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1100   0.2592   0.9500  -0.0350  -0.0364 &   4.7374 f
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3214   0.9500            1.0729 &   5.8103 f
  mprj/o_q_dly[75] (net)                                 2   0.0161 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0388   0.3214   0.9500  -0.0043  -0.0044 &   5.8059 f
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9343   0.9500            1.8779 &   7.6839 f
  mprj/la_data_out[43] (net)                             1   0.2873 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6839 f
  la_data_out[43] (net) 
  la_data_out[43] (out)                                              -0.4930   2.9415   0.9500  -0.2891  -0.2175 &   7.4664 f
  data arrival time                                                                                                  7.4664

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4276 

  slack (with derating applied) (MET)                                                                     9.3664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7940 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0470 &   3.7959 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1868   0.9500            0.8886 &   4.6844 f
  mprj/o_q[121] (net)                                    2   0.0129 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0446   0.1868   0.9500  -0.0048  -0.0050 &   4.6795 f
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4407   0.9500            1.1476 &   5.8271 f
  mprj/o_q_dly[121] (net)                                2   0.0293 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0118   0.4407   0.9500  -0.0041  -0.0038 &   5.8233 f
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3448   0.9500            1.5728 &   7.3961 f
  mprj/io_out[22] (net)                                  1   0.2300 
  mprj/io_out[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.3961 f
  io_out[22] (net) 
  io_out[22] (out)                                                   -0.0189   2.3523   0.9500  -0.0016   0.0735 &   7.4696 f
  data arrival time                                                                                                  7.4696

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4696
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3943 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3943 

  slack (with derating applied) (MET)                                                                     9.3696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7639 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0498 &   3.7986 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1781   0.9500            0.8822 &   4.6808 f
  mprj/o_q[159] (net)                                    2   0.0119 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0298   0.1781   0.9500  -0.0033  -0.0033 &   4.6775 f
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4223   0.9500            1.1299 &   5.8074 f
  mprj/o_q_dly[159] (net)                                2   0.0272 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0995   0.4223   0.9500  -0.0329  -0.0342 &   5.7732 f
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4992   0.9500            1.6520 &   7.4252 f
  mprj/io_oeb[22] (net)                                  1   0.2454 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4252 f
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                   -0.0829   2.5071   0.9500  -0.0283   0.0510 &   7.4762 f
  data arrival time                                                                                                  7.4762

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4003 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4003 

  slack (with derating applied) (MET)                                                                     9.3762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7765 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0844 &   3.8332 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2195   0.9500            0.9126 &   4.7459 f
  mprj/o_q[82] (net)                                     2   0.0166 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0242   0.2195   0.9500  -0.0025  -0.0024 &   4.7435 f
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4185   0.9500            1.1408 &   5.8843 f
  mprj/o_q_dly[82] (net)                                 2   0.0268 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0541   0.4185   0.9500  -0.0189  -0.0194 &   5.8650 f
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0234   0.9500            1.9591 &   7.8241 f
  mprj/la_data_out[50] (net)                             1   0.2966 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8241 f
  la_data_out[50] (net) 
  la_data_out[50] (out)                                              -0.6958   3.0300   0.9500  -0.4120  -0.3476 &   7.4766 f
  data arrival time                                                                                                  7.4766

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4391 

  slack (with derating applied) (MET)                                                                     9.3766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8157 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0514 &   3.8003 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1557   0.9500            0.8658 &   4.6660 f
  mprj/o_q[162] (net)                                    2   0.0093 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0234   0.1557   0.9500  -0.0028  -0.0028 &   4.6632 f
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4299   0.9500            1.1284 &   5.7916 f
  mprj/o_q_dly[162] (net)                                2   0.0281 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0200   0.4299   0.9500  -0.0016  -0.0012 &   5.7904 f
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4391   0.9500            1.6179 &   7.4083 f
  mprj/io_oeb[25] (net)                                  1   0.2392 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4083 f
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   2.4478   0.9500   0.0000   0.0817 &   7.4899 f
  data arrival time                                                                                                  7.4899

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3947 

  slack (with derating applied) (MET)                                                                     9.3899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7846 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0528 &   3.8016 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1764   0.9500            0.8810 &   4.6825 f
  mprj/o_q[165] (net)                                    2   0.0117 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0223   0.1764   0.9500  -0.0023  -0.0023 &   4.6803 f
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4387   0.9500            1.1425 &   5.8228 f
  mprj/o_q_dly[165] (net)                                2   0.0290 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0205   0.4387   0.9500  -0.0087  -0.0085 &   5.8142 f
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2718   0.9500            2.0730 &   7.8872 f
  mprj/io_oeb[28] (net)                                  1   0.3222 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.8872 f
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                   -0.7583   3.2823   0.9500  -0.4847  -0.3968 &   7.4905 f
  data arrival time                                                                                                  7.4905

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4464 

  slack (with derating applied) (MET)                                                                     9.3905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8369 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0849 &   3.8337 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2864   0.9500            0.9576 &   4.7913 f
  mprj/o_q[84] (net)                                     2   0.0241 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1687   0.2864   0.9500  -0.0953  -0.0997 &   4.6916 f
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3809   0.9500            1.1331 &   5.8248 f
  mprj/o_q_dly[84] (net)                                 2   0.0225 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3809   0.9500   0.0000   0.0003 &   5.8251 f
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1332   0.9500            2.0097 &   7.8347 f
  mprj/la_data_out[52] (net)                             1   0.3076 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8347 f
  la_data_out[52] (net) 
  la_data_out[52] (out)                                              -0.7055   3.1401   0.9500  -0.4098  -0.3419 &   7.4928 f
  data arrival time                                                                                                  7.4928

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4928
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4476 

  slack (with derating applied) (MET)                                                                     9.3928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8403 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1266 &   3.8755 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2455   0.9500            0.9316 &   4.8070 f
  mprj/o_q[94] (net)                                     2   0.0196 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0517   0.2455   0.9500  -0.0248  -0.0258 &   4.7812 f
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3035   0.9500            1.0521 &   5.8333 f
  mprj/o_q_dly[94] (net)                                 2   0.0142 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0524   0.3035   0.9500  -0.0055  -0.0056 &   5.8277 f
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3772   0.9500            2.0913 &   7.9189 f
  mprj/la_data_out[62] (net)                             1   0.3326 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9189 f
  la_data_out[62] (net) 
  la_data_out[62] (out)                                              -0.8024   3.3884   0.9500  -0.5117  -0.4194 &   7.4995 f
  data arrival time                                                                                                  7.4995

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4518 

  slack (with derating applied) (MET)                                                                     9.3995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8513 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0496 &   3.7985 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1354   0.9500            0.8499 &   4.6484 f
  mprj/o_q[125] (net)                                    1   0.0071 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0415   0.1354   0.9500  -0.0048  -0.0050 &   4.6435 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4465   0.9500            1.1354 &   5.7788 f
  mprj/o_q_dly[125] (net)                                2   0.0299 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4465   0.9500   0.0000   0.0006 &   5.7794 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4695   0.9500            1.6412 &   7.4206 f
  mprj/io_out[26] (net)                                  1   0.2424 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4206 f
  io_out[26] (net) 
  io_out[26] (out)                                                    0.0000   2.4778   0.9500   0.0000   0.0805 &   7.5011 f
  data arrival time                                                                                                  7.5011

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3953 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3953 

  slack (with derating applied) (MET)                                                                     9.4011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7964 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1225 &   3.8713 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1675   0.9500            0.8744 &   4.7457 f
  mprj/o_q[80] (net)                                     2   0.0107 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1675   0.9500   0.0000   0.0001 &   4.7458 f
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4306   0.9500            1.1330 &   5.8788 f
  mprj/o_q_dly[80] (net)                                 2   0.0281 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2201   0.4306   0.9500  -0.1212  -0.1268 &   5.7520 f
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5442   0.9500            1.6783 &   7.4302 f
  mprj/la_data_out[48] (net)                             1   0.2499 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4302 f
  la_data_out[48] (net) 
  la_data_out[48] (out)                                              -0.1019   2.5525   0.9500  -0.0084   0.0746 &   7.5048 f
  data arrival time                                                                                                  7.5048

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4087 

  slack (with derating applied) (MET)                                                                     9.4048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8134 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3327 &   3.0816 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1279   0.9500            0.8439 &   3.9255 f
  mprj/o_q[100] (net)                                    1   0.0063 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1279   0.9500   0.0000   0.0001 &   3.9255 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4450   0.9500            1.1321 &   5.0577 f
  mprj/o_q_dly[100] (net)                                2   0.0297 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4450   0.9500   0.0000   0.0005 &   5.0582 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5320   0.9500            2.7072 &   7.7654 f
  mprj/io_out[1] (net)                                   1   0.4440 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.7654 f
  io_out[1] (net) 
  io_out[1] (out)                                                    -0.8283   4.5608   0.9500  -0.4571  -0.2575 &   7.5079 f
  data arrival time                                                                                                  7.5079

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4433 

  slack (with derating applied) (MET)                                                                     9.4079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8512 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1629 &   3.9117 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3073   0.9500            0.9709 &   4.8826 f
  mprj/o_q[88] (net)                                     2   0.0264 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1782   0.3073   0.9500  -0.1018  -0.1066 &   4.7760 f
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3780   0.9500            1.1378 &   5.9138 f
  mprj/o_q_dly[88] (net)                                 2   0.0222 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0574   0.3780   0.9500  -0.0069  -0.0069 &   5.9069 f
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0371   0.9500            1.9321 &   7.8391 f
  mprj/la_data_out[56] (net)                             1   0.2990 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8391 f
  la_data_out[56] (net) 
  la_data_out[56] (out)                                              -0.6212   3.0467   0.9500  -0.4100  -0.3302 &   7.5088 f
  data arrival time                                                                                                  7.5088

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4498 

  slack (with derating applied) (MET)                                                                     9.4088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8587 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1408 &   3.8896 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2320   0.9500            0.9218 &   4.8114 f
  mprj/o_q[96] (net)                                     2   0.0181 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0581   0.2320   0.9500  -0.0073  -0.0074 &   4.8040 f
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2929   0.9500            1.0381 &   5.8421 f
  mprj/o_q_dly[96] (net)                                 2   0.0130 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2929   0.9500   0.0000   0.0001 &   5.8422 f
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8288   0.9500            2.3296 &   8.1718 f
  mprj/irq[0] (net)                                      1   0.3773 
  mprj/irq[0] (user_proj_example)                                              0.0000   0.9500            0.0000 &   8.1718 f
  user_irq[0] (net) 
  user_irq[0] (out)                                                  -1.3573   3.8412   0.9500  -0.7559  -0.6592 &   7.5126 f
  data arrival time                                                                                                  7.5126

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4758 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4758 

  slack (with derating applied) (MET)                                                                     9.4126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8884 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1076 &   3.8565 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2275   0.9500            0.9185 &   4.7749 f
  mprj/o_q[81] (net)                                     2   0.0176 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0607   0.2275   0.9500  -0.0074  -0.0075 &   4.7674 f
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4044   0.9500            1.1322 &   5.8996 f
  mprj/o_q_dly[81] (net)                                 2   0.0252 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4044   0.9500   0.0000   0.0004 &   5.9000 f
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8907   0.9500            1.8609 &   7.7609 f
  mprj/la_data_out[49] (net)                             1   0.2845 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.7609 f
  la_data_out[49] (net) 
  la_data_out[49] (out)                                              -0.4819   2.8996   0.9500  -0.3049  -0.2275 &   7.5334 f
  data arrival time                                                                                                  7.5334

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4294 

  slack (with derating applied) (MET)                                                                     9.4334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8628 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0702 &   3.8190 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2026   0.9500            0.9002 &   4.7192 f
  mprj/o_q[166] (net)                                    2   0.0147 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0364   0.2026   0.9500  -0.0044  -0.0044 &   4.7148 f
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4042   0.9500            1.1236 &   5.8385 f
  mprj/o_q_dly[166] (net)                                2   0.0252 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4042   0.9500   0.0000   0.0004 &   5.8389 f
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3117   0.9500            2.0762 &   7.9150 f
  mprj/io_oeb[29] (net)                                  1   0.3256 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9150 f
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                   -0.7497   3.3238   0.9500  -0.4689  -0.3701 &   7.5449 f
  data arrival time                                                                                                  7.5449

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4470 

  slack (with derating applied) (MET)                                                                     9.4449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8919 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1438 &   3.8926 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2532   0.9500            0.9365 &   4.8291 f
  mprj/o_q[91] (net)                                     2   0.0205 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1180   0.2532   0.9500  -0.0446  -0.0466 &   4.7825 f
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3343   0.9500            1.0825 &   5.8650 f
  mprj/o_q_dly[91] (net)                                 2   0.0174 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0379   0.3343   0.9500  -0.0059  -0.0060 &   5.8590 f
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0926   0.9500            1.9495 &   7.8085 f
  mprj/la_data_out[59] (net)                             1   0.3045 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8085 f
  la_data_out[59] (net) 
  la_data_out[59] (out)                                              -0.5816   3.1025   0.9500  -0.3506  -0.2634 &   7.5451 f
  data arrival time                                                                                                  7.5451

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4394 

  slack (with derating applied) (MET)                                                                     9.4451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8845 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0778 &   3.8267 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1797   0.9500            0.8834 &   4.7100 f
  mprj/o_q[128] (net)                                    2   0.0121 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1797   0.9500   0.0000   0.0001 &   4.7102 f
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3990   0.9500            1.1117 &   5.8218 f
  mprj/o_q_dly[128] (net)                                2   0.0246 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3990   0.9500   0.0000   0.0004 &   5.8222 f
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6119   0.9500            2.2673 &   8.0896 f
  mprj/io_out[29] (net)                                  1   0.3539 
  mprj/io_out[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.0896 f
  io_out[29] (net) 
  io_out[29] (out)                                                   -0.9799   3.6210   0.9500  -0.5872  -0.5026 &   7.5870 f
  data arrival time                                                                                                  7.5870

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4612 

  slack (with derating applied) (MET)                                                                     9.4870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9481 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1409 &   3.8897 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2446   0.9500            0.9310 &   4.8207 f
  mprj/o_q[97] (net)                                     2   0.0195 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0592   0.2446   0.9500  -0.0219  -0.0228 &   4.7979 f
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3033   0.9500            1.0517 &   5.8497 f
  mprj/o_q_dly[97] (net)                                 2   0.0142 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0332   0.3033   0.9500  -0.0032  -0.0032 &   5.8464 f
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1155   0.9500            1.9442 &   7.7906 f
  mprj/irq[1] (net)                                      1   0.3063 
  mprj/irq[1] (user_proj_example)                                              0.0000   0.9500            0.0000 &   7.7906 f
  user_irq[1] (net) 
  user_irq[1] (out)                                                  -0.4959   3.1274   0.9500  -0.3008  -0.2016 &   7.5891 f
  data arrival time                                                                                                  7.5891

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4338 

  slack (with derating applied) (MET)                                                                     9.4890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9228 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1627 &   3.9115 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2207   0.9500            0.9135 &   4.8251 f
  mprj/o_q[77] (net)                                     2   0.0168 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0755   0.2207   0.9500  -0.0092  -0.0094 &   4.8156 f
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3590   0.9500            1.0933 &   5.9090 f
  mprj/o_q_dly[77] (net)                                 2   0.0201 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0926   0.3590   0.9500  -0.0297  -0.0310 &   5.8780 f
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8595   0.9500            1.8446 &   7.7226 f
  mprj/la_data_out[45] (net)                             1   0.2795 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.7226 f
  la_data_out[45] (net) 
  la_data_out[45] (out)                                              -0.3211   2.8671   0.9500  -0.1864  -0.1098 &   7.6128 f
  data arrival time                                                                                                  7.6128

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4244 

  slack (with derating applied) (MET)                                                                     9.5128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9372 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0865 &   3.8354 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1630   0.9500            0.8711 &   4.7065 f
  mprj/o_q[168] (net)                                    2   0.0101 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1630   0.9500   0.0000   0.0001 &   4.7066 f
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3787   0.9500            1.0897 &   5.7963 f
  mprj/o_q_dly[168] (net)                                2   0.0223 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3787   0.9500   0.0000   0.0003 &   5.7966 f
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5892   0.9500            2.7493 &   8.5459 f
  mprj/io_oeb[31] (net)                                  1   0.4520 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.5459 f
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   -1.9005   4.6075   0.9500  -1.0558  -0.9247 &   7.6213 f
  data arrival time                                                                                                  7.6213

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5123 

  slack (with derating applied) (MET)                                                                     9.5213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0336 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0511 &   3.8000 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1398   0.9500            0.8535 &   4.6535 f
  mprj/o_q[124] (net)                                    1   0.0075 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1398   0.9500   0.0000   0.0001 &   4.6536 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4974   0.9500            1.1774 &   5.8310 f
  mprj/o_q_dly[124] (net)                                2   0.0356 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4974   0.9500   0.0000   0.0006 &   5.8316 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5905   0.9500            1.7155 &   7.5471 f
  mprj/io_out[25] (net)                                  1   0.2541 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.5471 f
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   2.6002   0.9500   0.0000   0.0895 &   7.6367 f
  data arrival time                                                                                                  7.6367

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6367
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4020 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4020 

  slack (with derating applied) (MET)                                                                     9.5367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9386 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0838 &   3.8326 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1826   0.9500            0.8855 &   4.7181 f
  mprj/o_q[167] (net)                                    2   0.0124 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1826   0.9500   0.0000   0.0001 &   4.7182 f
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3989   0.9500            1.1126 &   5.8308 f
  mprj/o_q_dly[167] (net)                                2   0.0246 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3989   0.9500   0.0000   0.0004 &   5.8312 f
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8715   0.9500            2.3827 &   8.2140 f
  mprj/io_oeb[30] (net)                                  1   0.3816 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.2140 f
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                   -1.1781   3.8844   0.9500  -0.6774  -0.5688 &   7.6451 f
  data arrival time                                                                                                  7.6451

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4737 

  slack (with derating applied) (MET)                                                                     9.5451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0189 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1412 &   3.8900 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2387   0.9500            0.9267 &   4.8167 f
  mprj/o_q[90] (net)                                     2   0.0189 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0800   0.2387   0.9500  -0.0269  -0.0280 &   4.7887 f
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2815   0.9500            1.0301 &   5.8188 f
  mprj/o_q_dly[90] (net)                                 2   0.0119 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2815   0.9500   0.0000   0.0001 &   5.8189 f
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7411   0.9500            1.7349 &   7.5538 f
  mprj/la_data_out[58] (net)                             1   0.2691 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5538 f
  la_data_out[58] (net) 
  la_data_out[58] (out)                                              -0.0720   2.7516   0.9500  -0.0059   0.0921 &   7.6459 f
  data arrival time                                                                                                  7.6459

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4059 

  slack (with derating applied) (MET)                                                                     9.5459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9518 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0849 &   3.8338 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2991   0.9500            0.9657 &   4.7995 f
  mprj/o_q[85] (net)                                     2   0.0255 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1615   0.2992   0.9500  -0.0910  -0.0951 &   4.7044 f
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4391   0.9500            1.1845 &   5.8888 f
  mprj/o_q_dly[85] (net)                                 2   0.0291 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0168   0.4391   0.9500  -0.0079  -0.0079 &   5.8809 f
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5596   0.9500            1.6871 &   7.5680 f
  mprj/la_data_out[53] (net)                             1   0.2513 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5680 f
  la_data_out[53] (net) 
  la_data_out[53] (out)                                              -0.0509   2.5684   0.9500  -0.0042   0.0810 &   7.6490 f
  data arrival time                                                                                                  7.6490

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4135 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4135 

  slack (with derating applied) (MET)                                                                     9.5490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9625 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1629 &   3.9117 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2423   0.9500            0.9293 &   4.8410 f
  mprj/o_q[78] (net)                                     2   0.0193 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1217   0.2423   0.9500  -0.0571  -0.0597 &   4.7813 f
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3468   0.9500            1.0901 &   5.8714 f
  mprj/o_q_dly[78] (net)                                 2   0.0187 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0152   0.3468   0.9500  -0.0019  -0.0017 &   5.8697 f
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6395   0.9500            1.7055 &   7.5751 f
  mprj/la_data_out[46] (net)                             1   0.2593 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5751 f
  la_data_out[46] (net) 
  la_data_out[46] (out)                                              -0.0860   2.6482   0.9500  -0.0071   0.0796 &   7.6547 f
  data arrival time                                                                                                  7.6547

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4099 

  slack (with derating applied) (MET)                                                                     9.5547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9646 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1409 &   3.8898 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2291   0.9500            0.9197 &   4.8094 f
  mprj/o_q[98] (net)                                     2   0.0178 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0044   0.2291   0.9500  -0.0005  -0.0003 &   4.8092 f
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3265   0.9500            1.0674 &   5.8765 f
  mprj/o_q_dly[98] (net)                                 2   0.0166 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0740   0.3265   0.9500  -0.0083  -0.0085 &   5.8681 f
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1265   0.9500            1.9590 &   7.8270 f
  mprj/irq[2] (net)                                      1   0.3075 
  mprj/irq[2] (user_proj_example)                                              0.0000   0.9500            0.0000 &   7.8270 f
  user_irq[2] (net) 
  user_irq[2] (out)                                                  -0.4239   3.1380   0.9500  -0.2560  -0.1554 &   7.6716 f
  data arrival time                                                                                                  7.6716

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4317 

  slack (with derating applied) (MET)                                                                     9.5716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0033 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.2708 &   3.0196 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1721   0.9500            0.8778 &   3.8974 f
  mprj/o_q[99] (net)                                     2   0.0112 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0280   0.1721   0.9500  -0.0031  -0.0032 &   3.8942 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3650   0.9500            1.0818 &   4.9760 f
  mprj/o_q_dly[99] (net)                                 2   0.0207 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3650   0.9500   0.0000   0.0003 &   4.9763 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2330   0.9500            2.4907 &   7.4670 f
  mprj/io_out[0] (net)                                   1   0.4124 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.4670 f
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   4.2737   0.9500   0.0000   0.2431 &   7.7101 f
  data arrival time                                                                                                  7.7101

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4062 

  slack (with derating applied) (MET)                                                                     9.6101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0163 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1628 &   3.9116 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2758   0.9500            0.9509 &   4.8625 f
  mprj/o_q[87] (net)                                     2   0.0230 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1316   0.2758   0.9500  -0.0546  -0.0570 &   4.8055 f
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4068   0.9500            1.1504 &   5.9559 f
  mprj/o_q_dly[87] (net)                                 2   0.0255 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1351   0.4068   0.9500  -0.0552  -0.0577 &   5.8983 f
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6898   0.9500            1.7442 &   7.6425 f
  mprj/la_data_out[55] (net)                             1   0.2640 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6425 f
  la_data_out[55] (net) 
  la_data_out[55] (out)                                              -0.1040   2.6999   0.9500  -0.0085   0.0858 &   7.7283 f
  data arrival time                                                                                                  7.7283

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4192 

  slack (with derating applied) (MET)                                                                     9.6283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0475 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1627 &   3.9115 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2764   0.9500            0.9513 &   4.8628 f
  mprj/o_q[86] (net)                                     2   0.0230 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1051   0.2764   0.9500  -0.0297  -0.0307 &   4.8321 f
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4091   0.9500            1.1525 &   5.9846 f
  mprj/o_q_dly[86] (net)                                 2   0.0257 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0861   0.4091   0.9500  -0.0303  -0.0315 &   5.9531 f
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6580   0.9500            1.7325 &   7.6857 f
  mprj/la_data_out[54] (net)                             1   0.2611 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6857 f
  la_data_out[54] (net) 
  la_data_out[54] (out)                                              -0.1027   2.6671   0.9500  -0.0084   0.0802 &   7.7659 f
  data arrival time                                                                                                  7.7659

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4160 

  slack (with derating applied) (MET)                                                                     9.6659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0818 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1320 &   3.8808 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1984   0.9500            0.8971 &   4.7780 f
  mprj/o_q[95] (net)                                     2   0.0142 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0253   0.1984   0.9500  -0.0028  -0.0027 &   4.7752 f
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3400   0.9500            1.0692 &   5.8445 f
  mprj/o_q_dly[95] (net)                                 2   0.0180 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0744   0.3400   0.9500  -0.0241  -0.0251 &   5.8194 f
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9472   0.9500            1.8604 &   7.6797 f
  mprj/la_data_out[63] (net)                             1   0.2894 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6797 f
  la_data_out[63] (net) 
  la_data_out[63] (out)                                              -0.1965   2.9594   0.9500  -0.0161   0.0940 &   7.7737 f
  data arrival time                                                                                                  7.7737

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4137 

  slack (with derating applied) (MET)                                                                     9.6737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0874 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0942 &   3.8430 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1555   0.9500            0.8656 &   4.7086 f
  mprj/o_q[130] (net)                                    2   0.0093 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1555   0.9500   0.0000   0.0001 &   4.7087 f
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3758   0.9500            1.0849 &   5.7936 f
  mprj/o_q_dly[130] (net)                                2   0.0220 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3758   0.9500   0.0000   0.0003 &   5.7938 f
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6637   0.9500            2.2489 &   8.0427 f
  mprj/io_out[31] (net)                                  1   0.3602 
  mprj/io_out[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.0427 f
  io_out[31] (net) 
  io_out[31] (out)                                                   -0.5803   3.6801   0.9500  -0.3924  -0.2607 &   7.7820 f
  data arrival time                                                                                                  7.7820

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4509 

  slack (with derating applied) (MET)                                                                     9.6820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1329 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0778 &   3.8267 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1858   0.9500            0.8879 &   4.7145 f
  mprj/o_q[129] (net)                                    2   0.0128 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0177   0.1858   0.9500  -0.0020  -0.0020 &   4.7125 f
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4014   0.9500            1.1157 &   5.8282 f
  mprj/o_q_dly[129] (net)                                2   0.0248 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4014   0.9500   0.0000   0.0004 &   5.8287 f
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6853   0.9500            2.2775 &   8.1062 f
  mprj/io_out[30] (net)                                  1   0.3628 
  mprj/io_out[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.1062 f
  io_out[30] (net) 
  io_out[30] (out)                                                   -0.6873   3.6990   0.9500  -0.4165  -0.2980 &   7.8082 f
  data arrival time                                                                                                  7.8082

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4550 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4550 

  slack (with derating applied) (MET)                                                                     9.7082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1632 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1154 &   3.8642 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1762   0.9500            0.8808 &   4.7450 f
  mprj/o_q[131] (net)                                    2   0.0117 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0435   0.1762   0.9500  -0.0051  -0.0052 &   4.7398 f
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4021   0.9500            1.1130 &   5.8528 f
  mprj/o_q_dly[131] (net)                                2   0.0249 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4021   0.9500   0.0000   0.0003 &   5.8531 f
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8305   0.9500            2.3361 &   8.1893 f
  mprj/io_out[32] (net)                                  1   0.3758 
  mprj/io_out[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.1893 f
  io_out[32] (net) 
  io_out[32] (out)                                                   -0.6561   3.8498   0.9500  -0.4378  -0.2904 &   7.8989 f
  data arrival time                                                                                                  7.8989

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4624 

  slack (with derating applied) (MET)                                                                     9.7989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2612 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0841 &   3.8329 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2161   0.9500            0.9101 &   4.7430 f
  mprj/o_q[134] (net)                                    2   0.0163 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0284   0.2161   0.9500  -0.0040  -0.0040 &   4.7390 f
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6333   0.9500            1.2992 &   6.0382 f
  mprj/o_q_dly[134] (net)                                2   0.0505 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2391   0.6333   0.9500  -0.1332  -0.1370 &   5.9012 f
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3119   0.9500            3.1811 &   9.0823 f
  mprj/io_out[35] (net)                                  1   0.5217 
  mprj/io_out[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   9.0823 f
  io_out[35] (net) 
  io_out[35] (out)                                                   -2.2981   5.3395   0.9500  -1.3605  -1.1779 &   7.9044 f
  data arrival time                                                                                                  7.9044

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5737 

  slack (with derating applied) (MET)                                                                     9.8044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3781 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0844 &   3.8332 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1651   0.9500            0.8727 &   4.7059 f
  mprj/o_q[170] (net)                                    2   0.0104 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0171   0.1651   0.9500  -0.0016  -0.0015 &   4.7043 f
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4564   0.9500            1.1530 &   5.8573 f
  mprj/o_q_dly[170] (net)                                2   0.0310 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0759   0.4565   0.9500  -0.0084  -0.0082 &   5.8491 f
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5063   0.9500            2.7216 &   8.5707 f
  mprj/io_oeb[33] (net)                                  1   0.4436 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.5707 f
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                   -1.3322   4.5260   0.9500  -0.7860  -0.6321 &   7.9385 f
  data arrival time                                                                                                  7.9385

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5016 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5016 

  slack (with derating applied) (MET)                                                                     9.8385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3402 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0942 &   3.8431 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1877   0.9500            0.8893 &   4.7323 f
  mprj/o_q[133] (net)                                    2   0.0130 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0337   0.1877   0.9500  -0.0045  -0.0046 &   4.7278 f
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5458   0.9500            1.2294 &   5.9571 f
  mprj/o_q_dly[133] (net)                                2   0.0412 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1094   0.5458   0.9500  -0.0330  -0.0336 &   5.9235 f
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9559   0.9500            2.9679 &   8.8914 f
  mprj/io_out[34] (net)                                  1   0.4866 
  mprj/io_out[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.8914 f
  io_out[34] (net) 
  io_out[34] (out)                                                   -1.8352   4.9827   0.9500  -1.0860  -0.9067 &   7.9847 f
  data arrival time                                                                                                  7.9847

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5385 

  slack (with derating applied) (MET)                                                                     9.8847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4232 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &   0.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &   2.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1075 &   3.8563 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1588   0.9500            0.8681 &   4.7244 f
  mprj/o_q[132] (net)                                    2   0.0097 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0250   0.1588   0.9500  -0.0029  -0.0029 &   4.7215 f
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4895   0.9500            1.1774 &   5.8988 f
  mprj/o_q_dly[132] (net)                                2   0.0348 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0541   0.4895   0.9500  -0.0054  -0.0049 &   5.8939 f
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1638   0.9500            2.5293 &   8.4232 f
  mprj/io_out[33] (net)                                  1   0.4082 
  mprj/io_out[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.4232 f
  io_out[33] (net) 
  io_out[33] (out)                                                   -0.9758   4.1868   0.9500  -0.5830  -0.4173 &   8.0059 f
  data arrival time                                                                                                  8.0059

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4836 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4836 

  slack (with derating applied) (MET)                                                                     9.9059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3895 



1
