# Serial-2-s-Complement-with-a-Shift-Register-and-a-flip-flop
verilog code and test bench file
