
dcdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08009d7c  08009d7c  00019d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a11c  0800a11c  000202e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a11c  0800a11c  000202e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a11c  0800a11c  000202e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a11c  0800a11c  0001a11c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a120  0800a120  0001a120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e0  20000000  0800a124  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a9c  200002e0  0800a404  000202e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001d7c  0800a404  00021d7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025e62  00000000  00000000  00020310  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005023  00000000  00000000  00046172  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ca0  00000000  00000000  0004b198  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a18  00000000  00000000  0004ce38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023006  00000000  00000000  0004e850  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001a47a  00000000  00000000  00071856  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce5e0  00000000  00000000  0008bcd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015a2b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007808  00000000  00000000  0015a32c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002e0 	.word	0x200002e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009d64 	.word	0x08009d64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002e4 	.word	0x200002e4
 80001cc:	08009d64 	.word	0x08009d64

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr

080001f4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b08a      	sub	sp, #40	; 0x28
 80001f8:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80001fa:	f107 031c 	add.w	r3, r7, #28
 80001fe:	2200      	movs	r2, #0
 8000200:	601a      	str	r2, [r3, #0]
 8000202:	605a      	str	r2, [r3, #4]
 8000204:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	2200      	movs	r2, #0
 800020a:	601a      	str	r2, [r3, #0]
 800020c:	605a      	str	r2, [r3, #4]
 800020e:	609a      	str	r2, [r3, #8]
 8000210:	60da      	str	r2, [r3, #12]
 8000212:	611a      	str	r2, [r3, #16]
 8000214:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000216:	4b2e      	ldr	r3, [pc, #184]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000218:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800021c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800021e:	4b2c      	ldr	r3, [pc, #176]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000220:	2200      	movs	r2, #0
 8000222:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000224:	4b2a      	ldr	r3, [pc, #168]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000226:	2200      	movs	r2, #0
 8000228:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800022a:	4b29      	ldr	r3, [pc, #164]	; (80002d0 <MX_ADC1_Init+0xdc>)
 800022c:	2200      	movs	r2, #0
 800022e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000230:	4b27      	ldr	r3, [pc, #156]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000232:	2200      	movs	r2, #0
 8000234:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000236:	4b26      	ldr	r3, [pc, #152]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000238:	2200      	movs	r2, #0
 800023a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800023e:	4b24      	ldr	r3, [pc, #144]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000240:	2200      	movs	r2, #0
 8000242:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000244:	4b22      	ldr	r3, [pc, #136]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000246:	2201      	movs	r2, #1
 8000248:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800024a:	4b21      	ldr	r3, [pc, #132]	; (80002d0 <MX_ADC1_Init+0xdc>)
 800024c:	2200      	movs	r2, #0
 800024e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000250:	4b1f      	ldr	r3, [pc, #124]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000252:	2201      	movs	r2, #1
 8000254:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000256:	4b1e      	ldr	r3, [pc, #120]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000258:	2200      	movs	r2, #0
 800025a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800025e:	4b1c      	ldr	r3, [pc, #112]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000260:	2204      	movs	r2, #4
 8000262:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000264:	4b1a      	ldr	r3, [pc, #104]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000266:	2200      	movs	r2, #0
 8000268:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800026a:	4b19      	ldr	r3, [pc, #100]	; (80002d0 <MX_ADC1_Init+0xdc>)
 800026c:	2200      	movs	r2, #0
 800026e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000270:	4817      	ldr	r0, [pc, #92]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000272:	f001 f883 	bl	800137c <HAL_ADC_Init>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800027c:	f000 fe40 	bl	8000f00 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000280:	2300      	movs	r3, #0
 8000282:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000284:	f107 031c 	add.w	r3, r7, #28
 8000288:	4619      	mov	r1, r3
 800028a:	4811      	ldr	r0, [pc, #68]	; (80002d0 <MX_ADC1_Init+0xdc>)
 800028c:	f001 fcca 	bl	8001c24 <HAL_ADCEx_MultiModeConfigChannel>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000296:	f000 fe33 	bl	8000f00 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800029a:	2306      	movs	r3, #6
 800029c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800029e:	2301      	movs	r3, #1
 80002a0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80002a2:	2300      	movs	r3, #0
 80002a4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002a6:	2300      	movs	r3, #0
 80002a8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80002aa:	2300      	movs	r3, #0
 80002ac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80002ae:	2300      	movs	r3, #0
 80002b0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	4619      	mov	r1, r3
 80002b6:	4806      	ldr	r0, [pc, #24]	; (80002d0 <MX_ADC1_Init+0xdc>)
 80002b8:	f001 f9f2 	bl	80016a0 <HAL_ADC_ConfigChannel>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80002c2:	f000 fe1d 	bl	8000f00 <Error_Handler>
  }

}
 80002c6:	bf00      	nop
 80002c8:	3728      	adds	r7, #40	; 0x28
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	20001a20 	.word	0x20001a20

080002d4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b086      	sub	sp, #24
 80002d8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80002da:	463b      	mov	r3, r7
 80002dc:	2200      	movs	r2, #0
 80002de:	601a      	str	r2, [r3, #0]
 80002e0:	605a      	str	r2, [r3, #4]
 80002e2:	609a      	str	r2, [r3, #8]
 80002e4:	60da      	str	r2, [r3, #12]
 80002e6:	611a      	str	r2, [r3, #16]
 80002e8:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 80002ea:	4b27      	ldr	r3, [pc, #156]	; (8000388 <MX_ADC2_Init+0xb4>)
 80002ec:	4a27      	ldr	r2, [pc, #156]	; (800038c <MX_ADC2_Init+0xb8>)
 80002ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002f0:	4b25      	ldr	r3, [pc, #148]	; (8000388 <MX_ADC2_Init+0xb4>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80002f6:	4b24      	ldr	r3, [pc, #144]	; (8000388 <MX_ADC2_Init+0xb4>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002fc:	4b22      	ldr	r3, [pc, #136]	; (8000388 <MX_ADC2_Init+0xb4>)
 80002fe:	2200      	movs	r2, #0
 8000300:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000302:	4b21      	ldr	r3, [pc, #132]	; (8000388 <MX_ADC2_Init+0xb4>)
 8000304:	2200      	movs	r2, #0
 8000306:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000308:	4b1f      	ldr	r3, [pc, #124]	; (8000388 <MX_ADC2_Init+0xb4>)
 800030a:	2200      	movs	r2, #0
 800030c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000310:	4b1d      	ldr	r3, [pc, #116]	; (8000388 <MX_ADC2_Init+0xb4>)
 8000312:	2200      	movs	r2, #0
 8000314:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000316:	4b1c      	ldr	r3, [pc, #112]	; (8000388 <MX_ADC2_Init+0xb4>)
 8000318:	2201      	movs	r2, #1
 800031a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800031c:	4b1a      	ldr	r3, [pc, #104]	; (8000388 <MX_ADC2_Init+0xb4>)
 800031e:	2200      	movs	r2, #0
 8000320:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000322:	4b19      	ldr	r3, [pc, #100]	; (8000388 <MX_ADC2_Init+0xb4>)
 8000324:	2201      	movs	r2, #1
 8000326:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000328:	4b17      	ldr	r3, [pc, #92]	; (8000388 <MX_ADC2_Init+0xb4>)
 800032a:	2200      	movs	r2, #0
 800032c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000330:	4b15      	ldr	r3, [pc, #84]	; (8000388 <MX_ADC2_Init+0xb4>)
 8000332:	2204      	movs	r2, #4
 8000334:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <MX_ADC2_Init+0xb4>)
 8000338:	2200      	movs	r2, #0
 800033a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800033c:	4b12      	ldr	r3, [pc, #72]	; (8000388 <MX_ADC2_Init+0xb4>)
 800033e:	2200      	movs	r2, #0
 8000340:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000342:	4811      	ldr	r0, [pc, #68]	; (8000388 <MX_ADC2_Init+0xb4>)
 8000344:	f001 f81a 	bl	800137c <HAL_ADC_Init>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 800034e:	f000 fdd7 	bl	8000f00 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000352:	230c      	movs	r3, #12
 8000354:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000356:	2301      	movs	r3, #1
 8000358:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800035a:	2300      	movs	r3, #0
 800035c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800035e:	2300      	movs	r3, #0
 8000360:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000362:	2300      	movs	r3, #0
 8000364:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800036a:	463b      	mov	r3, r7
 800036c:	4619      	mov	r1, r3
 800036e:	4806      	ldr	r0, [pc, #24]	; (8000388 <MX_ADC2_Init+0xb4>)
 8000370:	f001 f996 	bl	80016a0 <HAL_ADC_ConfigChannel>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 800037a:	f000 fdc1 	bl	8000f00 <Error_Handler>
  }

}
 800037e:	bf00      	nop
 8000380:	3718      	adds	r7, #24
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	200019d0 	.word	0x200019d0
 800038c:	50000100 	.word	0x50000100

08000390 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b08e      	sub	sp, #56	; 0x38
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800039c:	2200      	movs	r2, #0
 800039e:	601a      	str	r2, [r3, #0]
 80003a0:	605a      	str	r2, [r3, #4]
 80003a2:	609a      	str	r2, [r3, #8]
 80003a4:	60da      	str	r2, [r3, #12]
 80003a6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80003b0:	d16d      	bne.n	800048e <HAL_ADC_MspInit+0xfe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80003b2:	4b72      	ldr	r3, [pc, #456]	; (800057c <HAL_ADC_MspInit+0x1ec>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	3301      	adds	r3, #1
 80003b8:	4a70      	ldr	r2, [pc, #448]	; (800057c <HAL_ADC_MspInit+0x1ec>)
 80003ba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80003bc:	4b6f      	ldr	r3, [pc, #444]	; (800057c <HAL_ADC_MspInit+0x1ec>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2b01      	cmp	r3, #1
 80003c2:	d10b      	bne.n	80003dc <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80003c4:	4b6e      	ldr	r3, [pc, #440]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80003c6:	695b      	ldr	r3, [r3, #20]
 80003c8:	4a6d      	ldr	r2, [pc, #436]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80003ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003ce:	6153      	str	r3, [r2, #20]
 80003d0:	4b6b      	ldr	r3, [pc, #428]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80003d2:	695b      	ldr	r3, [r3, #20]
 80003d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003d8:	623b      	str	r3, [r7, #32]
 80003da:	6a3b      	ldr	r3, [r7, #32]
    }
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80003dc:	4b68      	ldr	r3, [pc, #416]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80003de:	695b      	ldr	r3, [r3, #20]
 80003e0:	4a67      	ldr	r2, [pc, #412]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80003e2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003e6:	6153      	str	r3, [r2, #20]
 80003e8:	4b65      	ldr	r3, [pc, #404]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80003ea:	695b      	ldr	r3, [r3, #20]
 80003ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003f0:	61fb      	str	r3, [r7, #28]
 80003f2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f4:	4b62      	ldr	r3, [pc, #392]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80003f6:	695b      	ldr	r3, [r3, #20]
 80003f8:	4a61      	ldr	r2, [pc, #388]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80003fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003fe:	6153      	str	r3, [r2, #20]
 8000400:	4b5f      	ldr	r3, [pc, #380]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 8000402:	695b      	ldr	r3, [r3, #20]
 8000404:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000408:	61bb      	str	r3, [r7, #24]
 800040a:	69bb      	ldr	r3, [r7, #24]
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    PB0     ------> ADC1_IN11
    PB1     ------> ADC1_IN12 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800040c:	2303      	movs	r3, #3
 800040e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000410:	2303      	movs	r3, #3
 8000412:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000414:	2300      	movs	r3, #0
 8000416:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000418:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800041c:	4619      	mov	r1, r3
 800041e:	4859      	ldr	r0, [pc, #356]	; (8000584 <HAL_ADC_MspInit+0x1f4>)
 8000420:	f002 f822 	bl	8002468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000424:	2303      	movs	r3, #3
 8000426:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000428:	2303      	movs	r3, #3
 800042a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042c:	2300      	movs	r3, #0
 800042e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000430:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000434:	4619      	mov	r1, r3
 8000436:	4854      	ldr	r0, [pc, #336]	; (8000588 <HAL_ADC_MspInit+0x1f8>)
 8000438:	f002 f816 	bl	8002468 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800043c:	4b53      	ldr	r3, [pc, #332]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 800043e:	4a54      	ldr	r2, [pc, #336]	; (8000590 <HAL_ADC_MspInit+0x200>)
 8000440:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000442:	4b52      	ldr	r3, [pc, #328]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 8000444:	2200      	movs	r2, #0
 8000446:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000448:	4b50      	ldr	r3, [pc, #320]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 800044a:	2200      	movs	r2, #0
 800044c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800044e:	4b4f      	ldr	r3, [pc, #316]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 8000450:	2280      	movs	r2, #128	; 0x80
 8000452:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000454:	4b4d      	ldr	r3, [pc, #308]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 8000456:	f44f 7280 	mov.w	r2, #256	; 0x100
 800045a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800045c:	4b4b      	ldr	r3, [pc, #300]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 800045e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000462:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000464:	4b49      	ldr	r3, [pc, #292]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 8000466:	2220      	movs	r2, #32
 8000468:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800046a:	4b48      	ldr	r3, [pc, #288]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 800046c:	2200      	movs	r2, #0
 800046e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000470:	4846      	ldr	r0, [pc, #280]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 8000472:	f001 fddf 	bl	8002034 <HAL_DMA_Init>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 800047c:	f000 fd40 	bl	8000f00 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a42      	ldr	r2, [pc, #264]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 8000484:	639a      	str	r2, [r3, #56]	; 0x38
 8000486:	4a41      	ldr	r2, [pc, #260]	; (800058c <HAL_ADC_MspInit+0x1fc>)
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800048c:	e071      	b.n	8000572 <HAL_ADC_MspInit+0x1e2>
  else if(adcHandle->Instance==ADC2)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	4a40      	ldr	r2, [pc, #256]	; (8000594 <HAL_ADC_MspInit+0x204>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d16c      	bne.n	8000572 <HAL_ADC_MspInit+0x1e2>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000498:	4b38      	ldr	r3, [pc, #224]	; (800057c <HAL_ADC_MspInit+0x1ec>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	3301      	adds	r3, #1
 800049e:	4a37      	ldr	r2, [pc, #220]	; (800057c <HAL_ADC_MspInit+0x1ec>)
 80004a0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80004a2:	4b36      	ldr	r3, [pc, #216]	; (800057c <HAL_ADC_MspInit+0x1ec>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b01      	cmp	r3, #1
 80004a8:	d10b      	bne.n	80004c2 <HAL_ADC_MspInit+0x132>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80004aa:	4b35      	ldr	r3, [pc, #212]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004ac:	695b      	ldr	r3, [r3, #20]
 80004ae:	4a34      	ldr	r2, [pc, #208]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004b4:	6153      	str	r3, [r2, #20]
 80004b6:	4b32      	ldr	r3, [pc, #200]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004b8:	695b      	ldr	r3, [r3, #20]
 80004ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c2:	4b2f      	ldr	r3, [pc, #188]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004c4:	695b      	ldr	r3, [r3, #20]
 80004c6:	4a2e      	ldr	r2, [pc, #184]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80004cc:	6153      	str	r3, [r2, #20]
 80004ce:	4b2c      	ldr	r3, [pc, #176]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80004d6:	613b      	str	r3, [r7, #16]
 80004d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004da:	4b29      	ldr	r3, [pc, #164]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	4a28      	ldr	r2, [pc, #160]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004e4:	6153      	str	r3, [r2, #20]
 80004e6:	4b26      	ldr	r3, [pc, #152]	; (8000580 <HAL_ADC_MspInit+0x1f0>)
 80004e8:	695b      	ldr	r3, [r3, #20]
 80004ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80004f2:	230c      	movs	r3, #12
 80004f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004f6:	2303      	movs	r3, #3
 80004f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fa:	2300      	movs	r3, #0
 80004fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000502:	4619      	mov	r1, r3
 8000504:	481f      	ldr	r0, [pc, #124]	; (8000584 <HAL_ADC_MspInit+0x1f4>)
 8000506:	f001 ffaf 	bl	8002468 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800050a:	2304      	movs	r3, #4
 800050c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800050e:	2303      	movs	r3, #3
 8000510:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000512:	2300      	movs	r3, #0
 8000514:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000516:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800051a:	4619      	mov	r1, r3
 800051c:	481a      	ldr	r0, [pc, #104]	; (8000588 <HAL_ADC_MspInit+0x1f8>)
 800051e:	f001 ffa3 	bl	8002468 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8000522:	4b1d      	ldr	r3, [pc, #116]	; (8000598 <HAL_ADC_MspInit+0x208>)
 8000524:	4a1d      	ldr	r2, [pc, #116]	; (800059c <HAL_ADC_MspInit+0x20c>)
 8000526:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000528:	4b1b      	ldr	r3, [pc, #108]	; (8000598 <HAL_ADC_MspInit+0x208>)
 800052a:	2200      	movs	r2, #0
 800052c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800052e:	4b1a      	ldr	r3, [pc, #104]	; (8000598 <HAL_ADC_MspInit+0x208>)
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000534:	4b18      	ldr	r3, [pc, #96]	; (8000598 <HAL_ADC_MspInit+0x208>)
 8000536:	2280      	movs	r2, #128	; 0x80
 8000538:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800053a:	4b17      	ldr	r3, [pc, #92]	; (8000598 <HAL_ADC_MspInit+0x208>)
 800053c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000540:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000542:	4b15      	ldr	r3, [pc, #84]	; (8000598 <HAL_ADC_MspInit+0x208>)
 8000544:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000548:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800054a:	4b13      	ldr	r3, [pc, #76]	; (8000598 <HAL_ADC_MspInit+0x208>)
 800054c:	2220      	movs	r2, #32
 800054e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000550:	4b11      	ldr	r3, [pc, #68]	; (8000598 <HAL_ADC_MspInit+0x208>)
 8000552:	2200      	movs	r2, #0
 8000554:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000556:	4810      	ldr	r0, [pc, #64]	; (8000598 <HAL_ADC_MspInit+0x208>)
 8000558:	f001 fd6c 	bl	8002034 <HAL_DMA_Init>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <HAL_ADC_MspInit+0x1d6>
      Error_Handler();
 8000562:	f000 fccd 	bl	8000f00 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	4a0b      	ldr	r2, [pc, #44]	; (8000598 <HAL_ADC_MspInit+0x208>)
 800056a:	639a      	str	r2, [r3, #56]	; 0x38
 800056c:	4a0a      	ldr	r2, [pc, #40]	; (8000598 <HAL_ADC_MspInit+0x208>)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000572:	bf00      	nop
 8000574:	3738      	adds	r7, #56	; 0x38
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	200002fc 	.word	0x200002fc
 8000580:	40021000 	.word	0x40021000
 8000584:	48000800 	.word	0x48000800
 8000588:	48000400 	.word	0x48000400
 800058c:	20001a70 	.word	0x20001a70
 8000590:	40020008 	.word	0x40020008
 8000594:	50000100 	.word	0x50000100
 8000598:	20001ab4 	.word	0x20001ab4
 800059c:	4002001c 	.word	0x4002001c

080005a0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005a6:	4b18      	ldr	r3, [pc, #96]	; (8000608 <MX_DMA_Init+0x68>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	4a17      	ldr	r2, [pc, #92]	; (8000608 <MX_DMA_Init+0x68>)
 80005ac:	f043 0301 	orr.w	r3, r3, #1
 80005b0:	6153      	str	r3, [r2, #20]
 80005b2:	4b15      	ldr	r3, [pc, #84]	; (8000608 <MX_DMA_Init+0x68>)
 80005b4:	695b      	ldr	r3, [r3, #20]
 80005b6:	f003 0301 	and.w	r3, r3, #1
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80005be:	2200      	movs	r2, #0
 80005c0:	2103      	movs	r1, #3
 80005c2:	200b      	movs	r0, #11
 80005c4:	f001 fd0c 	bl	8001fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005c8:	200b      	movs	r0, #11
 80005ca:	f001 fd25 	bl	8002018 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 3, 0);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2103      	movs	r1, #3
 80005d2:	200c      	movs	r0, #12
 80005d4:	f001 fd04 	bl	8001fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80005d8:	200c      	movs	r0, #12
 80005da:	f001 fd1d 	bl	8002018 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 80005de:	2200      	movs	r2, #0
 80005e0:	2103      	movs	r1, #3
 80005e2:	200e      	movs	r0, #14
 80005e4:	f001 fcfc 	bl	8001fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80005e8:	200e      	movs	r0, #14
 80005ea:	f001 fd15 	bl	8002018 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 3, 0);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2103      	movs	r1, #3
 80005f2:	200f      	movs	r0, #15
 80005f4:	f001 fcf4 	bl	8001fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80005f8:	200f      	movs	r0, #15
 80005fa:	f001 fd0d 	bl	8002018 <HAL_NVIC_EnableIRQ>

}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40021000 	.word	0x40021000

0800060c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4a07      	ldr	r2, [pc, #28]	; (8000638 <vApplicationGetIdleTaskMemory+0x2c>)
 800061c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	4a06      	ldr	r2, [pc, #24]	; (800063c <vApplicationGetIdleTaskMemory+0x30>)
 8000622:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2280      	movs	r2, #128	; 0x80
 8000628:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000300 	.word	0x20000300
 800063c:	20000354 	.word	0x20000354

08000640 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];
  
void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )  
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	60f8      	str	r0, [r7, #12]
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	4a07      	ldr	r2, [pc, #28]	; (800066c <vApplicationGetTimerTaskMemory+0x2c>)
 8000650:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	4a06      	ldr	r2, [pc, #24]	; (8000670 <vApplicationGetTimerTaskMemory+0x30>)
 8000656:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800065e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000660:	bf00      	nop
 8000662:	3714      	adds	r7, #20
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr
 800066c:	20000554 	.word	0x20000554
 8000670:	200005a8 	.word	0x200005a8

08000674 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000674:	b5b0      	push	{r4, r5, r7, lr}
 8000676:	b09a      	sub	sp, #104	; 0x68
 8000678:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of command_queue */
  osMessageQDef(command_queue, 100, uint8_t);
 800067a:	4b25      	ldr	r3, [pc, #148]	; (8000710 <MX_FREERTOS_Init+0x9c>)
 800067c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000680:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000682:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  command_queueHandle = osMessageCreate(osMessageQ(command_queue), NULL);
 8000686:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800068a:	2100      	movs	r1, #0
 800068c:	4618      	mov	r0, r3
 800068e:	f005 fd69 	bl	8006164 <osMessageCreate>
 8000692:	4602      	mov	r2, r0
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <MX_FREERTOS_Init+0xa0>)
 8000696:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000698:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <MX_FREERTOS_Init+0xa4>)
 800069a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800069e:	461d      	mov	r5, r3
 80006a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006b0:	2100      	movs	r1, #0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f005 fcf6 	bl	80060a4 <osThreadCreate>
 80006b8:	4602      	mov	r2, r0
 80006ba:	4b18      	ldr	r3, [pc, #96]	; (800071c <MX_FREERTOS_Init+0xa8>)
 80006bc:	601a      	str	r2, [r3, #0]

  /* definition and creation of rx_uart_data */
  osThreadDef(rx_uart_data, rx_uart_data_task, osPriorityLow, 0, 128);
 80006be:	4b18      	ldr	r3, [pc, #96]	; (8000720 <MX_FREERTOS_Init+0xac>)
 80006c0:	f107 0420 	add.w	r4, r7, #32
 80006c4:	461d      	mov	r5, r3
 80006c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  rx_uart_dataHandle = osThreadCreate(osThread(rx_uart_data), NULL);
 80006d2:	f107 0320 	add.w	r3, r7, #32
 80006d6:	2100      	movs	r1, #0
 80006d8:	4618      	mov	r0, r3
 80006da:	f005 fce3 	bl	80060a4 <osThreadCreate>
 80006de:	4602      	mov	r2, r0
 80006e0:	4b10      	ldr	r3, [pc, #64]	; (8000724 <MX_FREERTOS_Init+0xb0>)
 80006e2:	601a      	str	r2, [r3, #0]

  /* definition and creation of tx_uart_data */
  osThreadDef(tx_uart_data, tx_uart_data_task, osPriorityLow, 0, 128);
 80006e4:	4b10      	ldr	r3, [pc, #64]	; (8000728 <MX_FREERTOS_Init+0xb4>)
 80006e6:	1d3c      	adds	r4, r7, #4
 80006e8:	461d      	mov	r5, r3
 80006ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tx_uart_dataHandle = osThreadCreate(osThread(tx_uart_data), NULL);
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f005 fcd2 	bl	80060a4 <osThreadCreate>
 8000700:	4602      	mov	r2, r0
 8000702:	4b0a      	ldr	r3, [pc, #40]	; (800072c <MX_FREERTOS_Init+0xb8>)
 8000704:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000706:	bf00      	nop
 8000708:	3768      	adds	r7, #104	; 0x68
 800070a:	46bd      	mov	sp, r7
 800070c:	bdb0      	pop	{r4, r5, r7, pc}
 800070e:	bf00      	nop
 8000710:	08009d7c 	.word	0x08009d7c
 8000714:	20001b00 	.word	0x20001b00
 8000718:	08009d98 	.word	0x08009d98
 800071c:	20001afc 	.word	0x20001afc
 8000720:	08009dc4 	.word	0x08009dc4
 8000724:	20001b04 	.word	0x20001b04
 8000728:	08009df0 	.word	0x08009df0
 800072c:	20001af8 	.word	0x20001af8

08000730 <StartDefaultTask>:
#include "usart.h"
#include "../../../software/inc/parser/parser.h"

/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	static uint8_t input_command [100] = {0};// 100 max size queue?
	static uint16_t num_cell = 0;
  /* Infinite loop */
  for(;;)
  {
	event = osMessageGet(command_queueHandle, 100);
 8000738:	4b14      	ldr	r3, [pc, #80]	; (800078c <StartDefaultTask+0x5c>)
 800073a:	6819      	ldr	r1, [r3, #0]
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	2264      	movs	r2, #100	; 0x64
 8000742:	4618      	mov	r0, r3
 8000744:	f005 fd38 	bl	80061b8 <osMessageGet>
	if (event.status == osEventMessage) {
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	2b10      	cmp	r3, #16
 800074c:	d11a      	bne.n	8000784 <StartDefaultTask+0x54>
		input_command [num_cell] =  event.value.v;
 800074e:	6939      	ldr	r1, [r7, #16]
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <StartDefaultTask+0x60>)
 8000752:	881b      	ldrh	r3, [r3, #0]
 8000754:	461a      	mov	r2, r3
 8000756:	b2c9      	uxtb	r1, r1
 8000758:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <StartDefaultTask+0x64>)
 800075a:	5499      	strb	r1, [r3, r2]
		num_cell++;
 800075c:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <StartDefaultTask+0x60>)
 800075e:	881b      	ldrh	r3, [r3, #0]
 8000760:	3301      	adds	r3, #1
 8000762:	b29a      	uxth	r2, r3
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <StartDefaultTask+0x60>)
 8000766:	801a      	strh	r2, [r3, #0]
		if((input_command [num_cell-1] == 0) || num_cell == 100) { // num_cell == 100 need? we have max size command 20, 21 cell = '\0'
 8000768:	4b09      	ldr	r3, [pc, #36]	; (8000790 <StartDefaultTask+0x60>)
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	3b01      	subs	r3, #1
 800076e:	4a09      	ldr	r2, [pc, #36]	; (8000794 <StartDefaultTask+0x64>)
 8000770:	5cd3      	ldrb	r3, [r2, r3]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d003      	beq.n	800077e <StartDefaultTask+0x4e>
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <StartDefaultTask+0x60>)
 8000778:	881b      	ldrh	r3, [r3, #0]
 800077a:	2b64      	cmp	r3, #100	; 0x64
 800077c:	d102      	bne.n	8000784 <StartDefaultTask+0x54>
//			HAL_UART_Transmit(&huart1, input_command, strlen(input_command), 100); //push input command str to uart

//			parse(input_command); // need add init

			num_cell = 0;
 800077e:	4b04      	ldr	r3, [pc, #16]	; (8000790 <StartDefaultTask+0x60>)
 8000780:	2200      	movs	r2, #0
 8000782:	801a      	strh	r2, [r3, #0]
		}
	}
    osDelay(1);
 8000784:	2001      	movs	r0, #1
 8000786:	f005 fcd9 	bl	800613c <osDelay>
	event = osMessageGet(command_queueHandle, 100);
 800078a:	e7d5      	b.n	8000738 <StartDefaultTask+0x8>
 800078c:	20001b00 	.word	0x20001b00
 8000790:	200009a8 	.word	0x200009a8
 8000794:	200009ac 	.word	0x200009ac

08000798 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079e:	4b1b      	ldr	r3, [pc, #108]	; (800080c <MX_GPIO_Init+0x74>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	4a1a      	ldr	r2, [pc, #104]	; (800080c <MX_GPIO_Init+0x74>)
 80007a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80007a8:	6153      	str	r3, [r2, #20]
 80007aa:	4b18      	ldr	r3, [pc, #96]	; (800080c <MX_GPIO_Init+0x74>)
 80007ac:	695b      	ldr	r3, [r3, #20]
 80007ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <MX_GPIO_Init+0x74>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	4a14      	ldr	r2, [pc, #80]	; (800080c <MX_GPIO_Init+0x74>)
 80007bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007c0:	6153      	str	r3, [r2, #20]
 80007c2:	4b12      	ldr	r3, [pc, #72]	; (800080c <MX_GPIO_Init+0x74>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_GPIO_Init+0x74>)
 80007d0:	695b      	ldr	r3, [r3, #20]
 80007d2:	4a0e      	ldr	r2, [pc, #56]	; (800080c <MX_GPIO_Init+0x74>)
 80007d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007d8:	6153      	str	r3, [r2, #20]
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_GPIO_Init+0x74>)
 80007dc:	695b      	ldr	r3, [r3, #20]
 80007de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_GPIO_Init+0x74>)
 80007e8:	695b      	ldr	r3, [r3, #20]
 80007ea:	4a08      	ldr	r2, [pc, #32]	; (800080c <MX_GPIO_Init+0x74>)
 80007ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007f0:	6153      	str	r3, [r2, #20]
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_GPIO_Init+0x74>)
 80007f4:	695b      	ldr	r3, [r3, #20]
 80007f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]

}
 80007fe:	bf00      	nop
 8000800:	3714      	adds	r7, #20
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40021000 	.word	0x40021000

08000810 <MX_HRTIM1_Init>:

HRTIM_HandleTypeDef hhrtim1;

/* HRTIM1 init function */
void MX_HRTIM1_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b0a4      	sub	sp, #144	; 0x90
 8000814:	af00      	add	r7, sp, #0
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000816:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000824:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000828:	2254      	movs	r2, #84	; 0x54
 800082a:	2100      	movs	r1, #0
 800082c:	4618      	mov	r0, r3
 800082e:	f009 f9cb 	bl	8009bc8 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8000832:	f107 0320 	add.w	r3, r7, #32
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 800083e:	463b      	mov	r3, r7
 8000840:	2220      	movs	r2, #32
 8000842:	2100      	movs	r1, #0
 8000844:	4618      	mov	r0, r3
 8000846:	f009 f9bf 	bl	8009bc8 <memset>

  hhrtim1.Instance = HRTIM1;
 800084a:	4bc5      	ldr	r3, [pc, #788]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 800084c:	4ac5      	ldr	r2, [pc, #788]	; (8000b64 <MX_HRTIM1_Init+0x354>)
 800084e:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000850:	4bc3      	ldr	r3, [pc, #780]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000852:	2200      	movs	r2, #0
 8000854:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000856:	4bc2      	ldr	r3, [pc, #776]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 800085c:	48c0      	ldr	r0, [pc, #768]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 800085e:	f001 ff75 	bl	800274c <HAL_HRTIM_Init>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_HRTIM1_Init+0x5c>
  {
    Error_Handler();
 8000868:	f000 fb4a 	bl	8000f00 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFFD;
 800086c:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 8000870:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000874:	2300      	movs	r3, #0
 8000876:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV1;
 800087a:	2305      	movs	r3, #5
 800087c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000880:	2308      	movs	r3, #8
 8000882:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 8000886:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800088a:	461a      	mov	r2, r3
 800088c:	2105      	movs	r1, #5
 800088e:	48b4      	ldr	r0, [pc, #720]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000890:	f002 f828 	bl	80028e4 <HAL_HRTIM_TimeBaseConfig>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_HRTIM1_Init+0x8e>
  {
    Error_Handler();
 800089a:	f000 fb31 	bl	8000f00 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_MCMP1|HRTIM_MASTER_IT_MCMP2
 800089e:	230f      	movs	r3, #15
 80008a0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              |HRTIM_MASTER_IT_MCMP3|HRTIM_MASTER_IT_MCMP4;
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 80008a2:	2300      	movs	r3, #0
 80008a4:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.DMASrcAddress = 0x0000;
 80008a6:	2300      	movs	r3, #0
 80008a8:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 80008aa:	2300      	movs	r3, #0
 80008ac:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 80008ae:	2301      	movs	r3, #1
 80008b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80008b2:	2300      	movs	r3, #0
 80008b4:	643b      	str	r3, [r7, #64]	; 0x40
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80008b6:	2300      	movs	r3, #0
 80008b8:	647b      	str	r3, [r7, #68]	; 0x44
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80008ba:	2300      	movs	r3, #0
 80008bc:	64bb      	str	r3, [r7, #72]	; 0x48
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80008be:	2300      	movs	r3, #0
 80008c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80008c2:	2300      	movs	r3, #0
 80008c4:	653b      	str	r3, [r7, #80]	; 0x50
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 80008c6:	2300      	movs	r3, #0
 80008c8:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80008ca:	2300      	movs	r3, #0
 80008cc:	65bb      	str	r3, [r7, #88]	; 0x58
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80008ce:	2300      	movs	r3, #0
 80008d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 80008d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008d6:	461a      	mov	r2, r3
 80008d8:	2105      	movs	r1, #5
 80008da:	48a1      	ldr	r0, [pc, #644]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 80008dc:	f002 f82a 	bl	8002934 <HAL_HRTIM_WaveformTimerConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_HRTIM1_Init+0xda>
  {
    Error_Handler();
 80008e6:	f000 fb0b 	bl	8000f00 <Error_Handler>
  }
  pCompareCfg.CompareValue = 160;
 80008ea:	23a0      	movs	r3, #160	; 0xa0
 80008ec:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80008ee:	f107 0320 	add.w	r3, r7, #32
 80008f2:	2201      	movs	r2, #1
 80008f4:	2105      	movs	r1, #5
 80008f6:	489a      	ldr	r0, [pc, #616]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 80008f8:	f002 f88e 	bl	8002a18 <HAL_HRTIM_WaveformCompareConfig>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_HRTIM1_Init+0xf6>
  {
    Error_Handler();
 8000902:	f000 fafd 	bl	8000f00 <Error_Handler>
  }
  pCompareCfg.CompareValue = 320;
 8000906:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800090a:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 800090c:	f107 0320 	add.w	r3, r7, #32
 8000910:	2202      	movs	r2, #2
 8000912:	2105      	movs	r1, #5
 8000914:	4892      	ldr	r0, [pc, #584]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000916:	f002 f87f 	bl	8002a18 <HAL_HRTIM_WaveformCompareConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_HRTIM1_Init+0x114>
  {
    Error_Handler();
 8000920:	f000 faee 	bl	8000f00 <Error_Handler>
  }
  pCompareCfg.CompareValue = 480;
 8000924:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000928:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 800092a:	f107 0320 	add.w	r3, r7, #32
 800092e:	2204      	movs	r2, #4
 8000930:	2105      	movs	r1, #5
 8000932:	488b      	ldr	r0, [pc, #556]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000934:	f002 f870 	bl	8002a18 <HAL_HRTIM_WaveformCompareConfig>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_HRTIM1_Init+0x132>
  {
    Error_Handler();
 800093e:	f000 fadf 	bl	8000f00 <Error_Handler>
  }
  pCompareCfg.CompareValue = 640;
 8000942:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000946:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_4, &pCompareCfg) != HAL_OK)
 8000948:	f107 0320 	add.w	r3, r7, #32
 800094c:	2208      	movs	r2, #8
 800094e:	2105      	movs	r1, #5
 8000950:	4883      	ldr	r0, [pc, #524]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000952:	f002 f861 	bl	8002a18 <HAL_HRTIM_WaveformCompareConfig>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_HRTIM1_Init+0x150>
  {
    Error_Handler();
 800095c:	f000 fad0 	bl	8000f00 <Error_Handler>
  }
  pTimeBaseCfg.Period = 640;
 8000960:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000964:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000968:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800096c:	461a      	mov	r2, r3
 800096e:	2100      	movs	r1, #0
 8000970:	487b      	ldr	r0, [pc, #492]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000972:	f001 ffb7 	bl	80028e4 <HAL_HRTIM_TimeBaseConfig>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_HRTIM1_Init+0x170>
  {
    Error_Handler();
 800097c:	f000 fac0 	bl	8000f00 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000980:	2300      	movs	r3, #0
 8000982:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000984:	2300      	movs	r3, #0
 8000986:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.DMASrcAddress = 0x0000;
 8000988:	2300      	movs	r3, #0
 800098a:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 800098c:	2300      	movs	r3, #0
 800098e:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 8000990:	2301      	movs	r3, #1
 8000992:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000994:	2300      	movs	r3, #0
 8000996:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000998:	2300      	movs	r3, #0
 800099a:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 800099c:	2300      	movs	r3, #0
 800099e:	66bb      	str	r3, [r7, #104]	; 0x68
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80009a0:	2300      	movs	r3, #0
 80009a2:	66fb      	str	r3, [r7, #108]	; 0x6c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80009a4:	2300      	movs	r3, #0
 80009a6:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 80009a8:	2300      	movs	r3, #0
 80009aa:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 80009ac:	2300      	movs	r3, #0
 80009ae:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80009b0:	2300      	movs	r3, #0
 80009b2:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 80009b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009b8:	461a      	mov	r2, r3
 80009ba:	2100      	movs	r1, #0
 80009bc:	4868      	ldr	r0, [pc, #416]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 80009be:	f001 ffb9 	bl	8002934 <HAL_HRTIM_WaveformTimerConfig>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 80009c8:	f000 fa9a 	bl	8000f00 <Error_Handler>
  }
  pTimerCfg.DMASrcAddress = 0x0000;
 80009cc:	2300      	movs	r3, #0
 80009ce:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 80009d0:	2300      	movs	r3, #0
 80009d2:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 80009d4:	2301      	movs	r3, #1
 80009d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 80009d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009dc:	461a      	mov	r2, r3
 80009de:	2101      	movs	r1, #1
 80009e0:	485f      	ldr	r0, [pc, #380]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 80009e2:	f001 ffa7 	bl	8002934 <HAL_HRTIM_WaveformTimerConfig>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_HRTIM1_Init+0x1e0>
  {
    Error_Handler();
 80009ec:	f000 fa88 	bl	8000f00 <Error_Handler>
  }
  pTimerCfg.DMASrcAddress = 0x0000;
 80009f0:	2300      	movs	r3, #0
 80009f2:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 80009f4:	2300      	movs	r3, #0
 80009f6:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 80009f8:	2301      	movs	r3, #1
 80009fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 80009fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a00:	461a      	mov	r2, r3
 8000a02:	2102      	movs	r1, #2
 8000a04:	4856      	ldr	r0, [pc, #344]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000a06:	f001 ff95 	bl	8002934 <HAL_HRTIM_WaveformTimerConfig>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_HRTIM1_Init+0x204>
  {
    Error_Handler();
 8000a10:	f000 fa76 	bl	8000f00 <Error_Handler>
  }
  pTimerCfg.DMASrcAddress = 0x0000;
 8000a14:	2300      	movs	r3, #0
 8000a16:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000a20:	2300      	movs	r3, #0
 8000a22:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000a24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a28:	461a      	mov	r2, r3
 8000a2a:	2103      	movs	r1, #3
 8000a2c:	484c      	ldr	r0, [pc, #304]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000a2e:	f001 ff81 	bl	8002934 <HAL_HRTIM_WaveformTimerConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_HRTIM1_Init+0x22c>
  {
    Error_Handler();
 8000a38:	f000 fa62 	bl	8000f00 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_MCMP1|HRTIM_MASTER_IT_MCMP2
 8000a3c:	230f      	movs	r3, #15
 8000a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              |HRTIM_MASTER_IT_MCMP3|HRTIM_MASTER_IT_MCMP4;
  pTimerCfg.DMASrcAddress = 0x0000;
 8000a40:	2300      	movs	r3, #0
 8000a42:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 8000a44:	2300      	movs	r3, #0
 8000a46:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000a4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a50:	461a      	mov	r2, r3
 8000a52:	2104      	movs	r1, #4
 8000a54:	4842      	ldr	r0, [pc, #264]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000a56:	f001 ff6d 	bl	8002934 <HAL_HRTIM_WaveformTimerConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_HRTIM1_Init+0x254>
  {
    Error_Handler();
 8000a60:	f000 fa4e 	bl	8000f00 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000a64:	2300      	movs	r3, #0
 8000a66:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_MASTERCMP3;
 8000a68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a6c:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_MASTERCMP4;
 8000a6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a72:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000a74:	2300      	movs	r3, #0
 8000a76:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	613b      	str	r3, [r7, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000a80:	2300      	movs	r3, #0
 8000a82:	61bb      	str	r3, [r7, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61fb      	str	r3, [r7, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000a88:	463b      	mov	r3, r7
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4834      	ldr	r0, [pc, #208]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000a90:	f002 f930 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_HRTIM1_Init+0x28e>
  {
    Error_Handler();
 8000a9a:	f000 fa31 	bl	8000f00 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_MASTERCMP1;
 8000aa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aa6:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_MASTERCMP2;
 8000aa8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000aac:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, &pOutputCfg) != HAL_OK)
 8000aae:	463b      	mov	r3, r7
 8000ab0:	2204      	movs	r2, #4
 8000ab2:	2101      	movs	r1, #1
 8000ab4:	482a      	ldr	r0, [pc, #168]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000ab6:	f002 f91d 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_HRTIM1_Init+0x2b4>
  {
    Error_Handler();
 8000ac0:	f000 fa1e 	bl	8000f00 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_MASTERCMP3;
 8000ac8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000acc:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_MASTERCMP4;
 8000ace:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ad2:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000ad4:	463b      	mov	r3, r7
 8000ad6:	2210      	movs	r2, #16
 8000ad8:	2102      	movs	r1, #2
 8000ada:	4821      	ldr	r0, [pc, #132]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000adc:	f002 f90a 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_HRTIM1_Init+0x2da>
  {
    Error_Handler();
 8000ae6:	f000 fa0b 	bl	8000f00 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000aea:	463b      	mov	r3, r7
 8000aec:	2240      	movs	r2, #64	; 0x40
 8000aee:	2103      	movs	r1, #3
 8000af0:	481b      	ldr	r0, [pc, #108]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000af2:	f002 f8ff 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_HRTIM1_Init+0x2f0>
  {
    Error_Handler();
 8000afc:	f000 fa00 	bl	8000f00 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_MASTERCMP1;
 8000b00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b04:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_MASTERCMP2;
 8000b06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b0a:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000b0c:	463b      	mov	r3, r7
 8000b0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b12:	2104      	movs	r1, #4
 8000b14:	4812      	ldr	r0, [pc, #72]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000b16:	f002 f8ed 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_HRTIM1_Init+0x314>
  {
    Error_Handler();
 8000b20:	f000 f9ee 	bl	8000f00 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8000b24:	463b      	mov	r3, r7
 8000b26:	2202      	movs	r2, #2
 8000b28:	2100      	movs	r1, #0
 8000b2a:	480d      	ldr	r0, [pc, #52]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000b2c:	f002 f8e2 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_HRTIM1_Init+0x32a>
  {
    Error_Handler();
 8000b36:	f000 f9e3 	bl	8000f00 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_MASTERCMP3;
 8000b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b3e:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_MASTERCMP4;
 8000b40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b44:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pOutputCfg) != HAL_OK)
 8000b46:	463b      	mov	r3, r7
 8000b48:	2208      	movs	r2, #8
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	4804      	ldr	r0, [pc, #16]	; (8000b60 <MX_HRTIM1_Init+0x350>)
 8000b4e:	f002 f8d1 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d007      	beq.n	8000b68 <MX_HRTIM1_Init+0x358>
  {
    Error_Handler();
 8000b58:	f000 f9d2 	bl	8000f00 <Error_Handler>
 8000b5c:	e004      	b.n	8000b68 <MX_HRTIM1_Init+0x358>
 8000b5e:	bf00      	nop
 8000b60:	20001b08 	.word	0x20001b08
 8000b64:	40017400 	.word	0x40017400
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_MASTERCMP1;
 8000b68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b6c:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_MASTERCMP2;
 8000b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b72:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000b74:	463b      	mov	r3, r7
 8000b76:	2220      	movs	r2, #32
 8000b78:	2102      	movs	r1, #2
 8000b7a:	4831      	ldr	r0, [pc, #196]	; (8000c40 <MX_HRTIM1_Init+0x430>)
 8000b7c:	f002 f8ba 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_HRTIM1_Init+0x37a>
  {
    Error_Handler();
 8000b86:	f000 f9bb 	bl	8000f00 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000b8a:	463b      	mov	r3, r7
 8000b8c:	2280      	movs	r2, #128	; 0x80
 8000b8e:	2103      	movs	r1, #3
 8000b90:	482b      	ldr	r0, [pc, #172]	; (8000c40 <MX_HRTIM1_Init+0x430>)
 8000b92:	f002 f8af 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_HRTIM1_Init+0x390>
  {
    Error_Handler();
 8000b9c:	f000 f9b0 	bl	8000f00 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE2, &pOutputCfg) != HAL_OK)
 8000ba8:	463b      	mov	r3, r7
 8000baa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bae:	2104      	movs	r1, #4
 8000bb0:	4823      	ldr	r0, [pc, #140]	; (8000c40 <MX_HRTIM1_Init+0x430>)
 8000bb2:	f002 f89f 	bl	8002cf4 <HAL_HRTIM_WaveformOutputConfig>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_HRTIM1_Init+0x3b0>
  {
    Error_Handler();
 8000bbc:	f000 f9a0 	bl	8000f00 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 8000bc0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	481d      	ldr	r0, [pc, #116]	; (8000c40 <MX_HRTIM1_Init+0x430>)
 8000bca:	f001 fe8b 	bl	80028e4 <HAL_HRTIM_TimeBaseConfig>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_HRTIM1_Init+0x3c8>
  {
    Error_Handler();
 8000bd4:	f000 f994 	bl	8000f00 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFFD;
 8000bd8:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 8000bdc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000be0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000be4:	461a      	mov	r2, r3
 8000be6:	2102      	movs	r1, #2
 8000be8:	4815      	ldr	r0, [pc, #84]	; (8000c40 <MX_HRTIM1_Init+0x430>)
 8000bea:	f001 fe7b 	bl	80028e4 <HAL_HRTIM_TimeBaseConfig>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_HRTIM1_Init+0x3e8>
  {
    Error_Handler();
 8000bf4:	f000 f984 	bl	8000f00 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000bf8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	2103      	movs	r1, #3
 8000c00:	480f      	ldr	r0, [pc, #60]	; (8000c40 <MX_HRTIM1_Init+0x430>)
 8000c02:	f001 fe6f 	bl	80028e4 <HAL_HRTIM_TimeBaseConfig>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_HRTIM1_Init+0x400>
  {
    Error_Handler();
 8000c0c:	f000 f978 	bl	8000f00 <Error_Handler>
  }
  pTimeBaseCfg.Period = 640;
 8000c10:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000c14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000c18:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	2104      	movs	r1, #4
 8000c20:	4807      	ldr	r0, [pc, #28]	; (8000c40 <MX_HRTIM1_Init+0x430>)
 8000c22:	f001 fe5f 	bl	80028e4 <HAL_HRTIM_TimeBaseConfig>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_HRTIM1_Init+0x420>
  {
    Error_Handler();
 8000c2c:	f000 f968 	bl	8000f00 <Error_Handler>
  }
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000c30:	4803      	ldr	r0, [pc, #12]	; (8000c40 <MX_HRTIM1_Init+0x430>)
 8000c32:	f000 f827 	bl	8000c84 <HAL_HRTIM_MspPostInit>

}
 8000c36:	bf00      	nop
 8000c38:	3790      	adds	r7, #144	; 0x90
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20001b08 	.word	0x20001b08

08000c44 <HAL_HRTIM_MspInit>:

void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]

  if(hrtimHandle->Instance==HRTIM1)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a0a      	ldr	r2, [pc, #40]	; (8000c7c <HAL_HRTIM_MspInit+0x38>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d10b      	bne.n	8000c6e <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* HRTIM1 clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8000c56:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <HAL_HRTIM_MspInit+0x3c>)
 8000c58:	699b      	ldr	r3, [r3, #24]
 8000c5a:	4a09      	ldr	r2, [pc, #36]	; (8000c80 <HAL_HRTIM_MspInit+0x3c>)
 8000c5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000c60:	6193      	str	r3, [r2, #24]
 8000c62:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <HAL_HRTIM_MspInit+0x3c>)
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }
}
 8000c6e:	bf00      	nop
 8000c70:	3714      	adds	r7, #20
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	40017400 	.word	0x40017400
 8000c80:	40021000 	.word	0x40021000

08000c84 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	; 0x28
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  if(hrtimHandle->Instance==HRTIM1)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a2f      	ldr	r2, [pc, #188]	; (8000d60 <HAL_HRTIM_MspPostInit+0xdc>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d157      	bne.n	8000d56 <HAL_HRTIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca6:	4b2f      	ldr	r3, [pc, #188]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000ca8:	695b      	ldr	r3, [r3, #20]
 8000caa:	4a2e      	ldr	r2, [pc, #184]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000cac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cb0:	6153      	str	r3, [r2, #20]
 8000cb2:	4b2c      	ldr	r3, [pc, #176]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000cb4:	695b      	ldr	r3, [r3, #20]
 8000cb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cbe:	4b29      	ldr	r3, [pc, #164]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000cc0:	695b      	ldr	r3, [r3, #20]
 8000cc2:	4a28      	ldr	r2, [pc, #160]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000cc4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000cc8:	6153      	str	r3, [r2, #20]
 8000cca:	4b26      	ldr	r3, [pc, #152]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000ccc:	695b      	ldr	r3, [r3, #20]
 8000cce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd6:	4b23      	ldr	r3, [pc, #140]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000cd8:	695b      	ldr	r3, [r3, #20]
 8000cda:	4a22      	ldr	r2, [pc, #136]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000cdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ce0:	6153      	str	r3, [r2, #20]
 8000ce2:	4b20      	ldr	r3, [pc, #128]	; (8000d64 <HAL_HRTIM_MspPostInit+0xe0>)
 8000ce4:	695b      	ldr	r3, [r3, #20]
 8000ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cea:	60bb      	str	r3, [r7, #8]
 8000cec:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    PA10     ------> HRTIM1_CHB1
    PA11     ------> HRTIM1_CHB2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000cee:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8000d00:	230d      	movs	r3, #13
 8000d02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d04:	f107 0314 	add.w	r3, r7, #20
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4817      	ldr	r0, [pc, #92]	; (8000d68 <HAL_HRTIM_MspPostInit+0xe4>)
 8000d0c:	f001 fbac 	bl	8002468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d10:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	2302      	movs	r3, #2
 8000d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8000d22:	2303      	movs	r3, #3
 8000d24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	480f      	ldr	r0, [pc, #60]	; (8000d6c <HAL_HRTIM_MspPostInit+0xe8>)
 8000d2e:	f001 fb9b 	bl	8002468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000d32:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8000d44:	230d      	movs	r3, #13
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d52:	f001 fb89 	bl	8002468 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8000d56:	bf00      	nop
 8000d58:	3728      	adds	r7, #40	; 0x28
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40017400 	.word	0x40017400
 8000d64:	40021000 	.word	0x40021000
 8000d68:	48000400 	.word	0x48000400
 8000d6c:	48000800 	.word	0x48000800

08000d70 <set_vol_cut_off>:
#include "system_config/system_config_internal.h"
#include "measurements/measurements_internal.h"

#include <string.h>

void set_vol_cut_off (void) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	save_data_from_set();
 8000d74:	f008 fd5e 	bl	8009834 <save_data_from_set>
	set_for_voltage_cut_off();
 8000d78:	f008 fd3f 	bl	80097fa <set_for_voltage_cut_off>
}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <set_charge_current>:

void set_charge_current (void) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	save_data_from_set();
 8000d84:	f008 fd56 	bl	8009834 <save_data_from_set>
	set_for_charge_current();
 8000d88:	f008 fd3e 	bl	8009808 <set_for_charge_current>
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <set_battery_type>:

void set_battery_type (void) {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
	save_data_from_set();
 8000d94:	f008 fd4e 	bl	8009834 <save_data_from_set>
	set_for_battery_type();
 8000d98:	f008 fd3d 	bl	8009816 <set_for_battery_type>
}
 8000d9c:	bf00      	nop
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <get_vol_cut_off>:
		RESP_INVALID_PARAMETER)
};
	
// HERE MUST BE DECLARATIONS ONLY!
// NOT IMPLEMENTETIONS!
void get_vol_cut_off (void) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	save_data_from_get(get_for_voltage_cut_off());
 8000da4:	f008 fc1e 	bl	80095e4 <get_for_voltage_cut_off>
 8000da8:	4603      	mov	r3, r0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f008 fd58 	bl	8009860 <save_data_from_get>
}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <get_charge_current>:

void get_charge_current (void) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	save_data_from_get(get_for_charge_current());
 8000db8:	f008 fc1c 	bl	80095f4 <get_for_charge_current>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f008 fd4e 	bl	8009860 <save_data_from_get>
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <get_battery_type>:

void get_battery_type (void) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
	save_data_from_get(get_for_battery_type());
 8000dcc:	f008 fd2a 	bl	8009824 <get_for_battery_type>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f008 fd44 	bl	8009860 <save_data_from_get>
}
 8000dd8:	bf00      	nop
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de0:	f000 fa96 	bl	8001310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de4:	f000 f81a 	bl	8000e1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de8:	f7ff fcd6 	bl	8000798 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dec:	f7ff fbd8 	bl	80005a0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000df0:	f000 f994 	bl	800111c <MX_USART1_UART_Init>
  MX_HRTIM1_Init();
 8000df4:	f7ff fd0c 	bl	8000810 <MX_HRTIM1_Init>
  MX_ADC1_Init();
 8000df8:	f7ff f9fc 	bl	80001f4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000dfc:	f7ff fa6a 	bl	80002d4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
//  INIT PARSER EXAMPLE:
  parser_create(&smart_charger_commands, MAX_CMD_LEN);
 8000e00:	211e      	movs	r1, #30
 8000e02:	4805      	ldr	r0, [pc, #20]	; (8000e18 <main+0x3c>)
 8000e04:	f008 fbfe 	bl	8009604 <parser_create>
  init_uart_data_transfer();
 8000e08:	f008 fd42 	bl	8009890 <init_uart_data_transfer>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8000e0c:	f7ff fc32 	bl	8000674 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000e10:	f005 f941 	bl	8006096 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <main+0x38>
 8000e16:	bf00      	nop
 8000e18:	200000a0 	.word	0x200000a0

08000e1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b096      	sub	sp, #88	; 0x58
 8000e20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e26:	2228      	movs	r2, #40	; 0x28
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f008 fecc 	bl	8009bc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e30:	f107 031c 	add.w	r3, r7, #28
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
 8000e3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e40:	463b      	mov	r3, r7
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]
 8000e4e:	615a      	str	r2, [r3, #20]
 8000e50:	619a      	str	r2, [r3, #24]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e52:	2302      	movs	r3, #2
 8000e54:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e56:	2301      	movs	r3, #1
 8000e58:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e5a:	2310      	movs	r3, #16
 8000e5c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e62:	2300      	movs	r3, #0
 8000e64:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000e66:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000e6a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e70:	4618      	mov	r0, r3
 8000e72:	f002 fc27 	bl	80036c4 <HAL_RCC_OscConfig>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000e7c:	f000 f840 	bl	8000f00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e80:	230f      	movs	r3, #15
 8000e82:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e84:	2302      	movs	r3, #2
 8000e86:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e90:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e96:	f107 031c 	add.w	r3, r7, #28
 8000e9a:	2102      	movs	r1, #2
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f003 fb19 	bl	80044d4 <HAL_RCC_ClockConfig>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000ea8:	f000 f82a 	bl	8000f00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_USART1
 8000eac:	f244 0381 	movw	r3, #16513	; 0x4081
 8000eb0:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000eb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eba:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_HCLK;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f003 fd6e 	bl	80049a4 <HAL_RCCEx_PeriphCLKConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000ece:	f000 f817 	bl	8000f00 <Error_Handler>
  }
}
 8000ed2:	bf00      	nop
 8000ed4:	3758      	adds	r7, #88	; 0x58
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a04      	ldr	r2, [pc, #16]	; (8000efc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d101      	bne.n	8000ef2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000eee:	f000 fa25 	bl	800133c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40012c00 	.word	0x40012c00

08000f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
	...

08000f10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f16:	4b1a      	ldr	r3, [pc, #104]	; (8000f80 <HAL_MspInit+0x70>)
 8000f18:	699b      	ldr	r3, [r3, #24]
 8000f1a:	4a19      	ldr	r2, [pc, #100]	; (8000f80 <HAL_MspInit+0x70>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	6193      	str	r3, [r2, #24]
 8000f22:	4b17      	ldr	r3, [pc, #92]	; (8000f80 <HAL_MspInit+0x70>)
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2e:	4b14      	ldr	r3, [pc, #80]	; (8000f80 <HAL_MspInit+0x70>)
 8000f30:	69db      	ldr	r3, [r3, #28]
 8000f32:	4a13      	ldr	r2, [pc, #76]	; (8000f80 <HAL_MspInit+0x70>)
 8000f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f38:	61d3      	str	r3, [r2, #28]
 8000f3a:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <HAL_MspInit+0x70>)
 8000f3c:	69db      	ldr	r3, [r3, #28]
 8000f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f42:	603b      	str	r3, [r7, #0]
 8000f44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2101      	movs	r1, #1
 8000f4a:	f06f 0009 	mvn.w	r0, #9
 8000f4e:	f001 f847 	bl	8001fe0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2101      	movs	r1, #1
 8000f56:	f06f 0004 	mvn.w	r0, #4
 8000f5a:	f001 f841 	bl	8001fe0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2101      	movs	r1, #1
 8000f62:	f06f 0003 	mvn.w	r0, #3
 8000f66:	f001 f83b 	bl	8001fe0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	210f      	movs	r1, #15
 8000f6e:	f06f 0001 	mvn.w	r0, #1
 8000f72:	f001 f835 	bl	8001fe0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40021000 	.word	0x40021000

08000f84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08c      	sub	sp, #48	; 0x30
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8000f94:	2200      	movs	r2, #0
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	2019      	movs	r0, #25
 8000f9a:	f001 f821 	bl	8001fe0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8000f9e:	2019      	movs	r0, #25
 8000fa0:	f001 f83a 	bl	8002018 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fa4:	4b1e      	ldr	r3, [pc, #120]	; (8001020 <HAL_InitTick+0x9c>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	4a1d      	ldr	r2, [pc, #116]	; (8001020 <HAL_InitTick+0x9c>)
 8000faa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fae:	6193      	str	r3, [r2, #24]
 8000fb0:	4b1b      	ldr	r3, [pc, #108]	; (8001020 <HAL_InitTick+0x9c>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fbc:	f107 0210 	add.w	r2, r7, #16
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4611      	mov	r1, r2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 fcba 	bl	8004940 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000fcc:	f003 fc96 	bl	80048fc <HAL_RCC_GetPCLK2Freq>
 8000fd0:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fd4:	4a13      	ldr	r2, [pc, #76]	; (8001024 <HAL_InitTick+0xa0>)
 8000fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fda:	0c9b      	lsrs	r3, r3, #18
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <HAL_InitTick+0xa4>)
 8000fe2:	4a12      	ldr	r2, [pc, #72]	; (800102c <HAL_InitTick+0xa8>)
 8000fe4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <HAL_InitTick+0xa4>)
 8000fe8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fec:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000fee:	4a0e      	ldr	r2, [pc, #56]	; (8001028 <HAL_InitTick+0xa4>)
 8000ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <HAL_InitTick+0xa4>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <HAL_InitTick+0xa4>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001000:	4809      	ldr	r0, [pc, #36]	; (8001028 <HAL_InitTick+0xa4>)
 8001002:	f003 fe05 	bl	8004c10 <HAL_TIM_Base_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d104      	bne.n	8001016 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800100c:	4806      	ldr	r0, [pc, #24]	; (8001028 <HAL_InitTick+0xa4>)
 800100e:	f003 fe35 	bl	8004c7c <HAL_TIM_Base_Start_IT>
 8001012:	4603      	mov	r3, r0
 8001014:	e000      	b.n	8001018 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	3730      	adds	r7, #48	; 0x30
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40021000 	.word	0x40021000
 8001024:	431bde83 	.word	0x431bde83
 8001028:	20001bf0 	.word	0x20001bf0
 800102c:	40012c00 	.word	0x40012c00

08001030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001042:	e7fe      	b.n	8001042 <HardFault_Handler+0x4>

08001044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001048:	e7fe      	b.n	8001048 <MemManage_Handler+0x4>

0800104a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800104e:	e7fe      	b.n	800104e <BusFault_Handler+0x4>

08001050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001054:	e7fe      	b.n	8001054 <UsageFault_Handler+0x4>

08001056 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001056:	b480      	push	{r7}
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001068:	4802      	ldr	r0, [pc, #8]	; (8001074 <DMA1_Channel1_IRQHandler+0x10>)
 800106a:	f001 f900 	bl	800226e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20001a70 	.word	0x20001a70

08001078 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800107c:	4802      	ldr	r0, [pc, #8]	; (8001088 <DMA1_Channel2_IRQHandler+0x10>)
 800107e:	f001 f8f6 	bl	800226e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20001ab4 	.word	0x20001ab4

0800108c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001090:	4802      	ldr	r0, [pc, #8]	; (800109c <DMA1_Channel4_IRQHandler+0x10>)
 8001092:	f001 f8ec 	bl	800226e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20001c30 	.word	0x20001c30

080010a0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80010a4:	4802      	ldr	r0, [pc, #8]	; (80010b0 <DMA1_Channel5_IRQHandler+0x10>)
 80010a6:	f001 f8e2 	bl	800226e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20001c74 	.word	0x20001c74

080010b4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010b8:	4802      	ldr	r0, [pc, #8]	; (80010c4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80010ba:	f003 fe09 	bl	8004cd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20001bf0 	.word	0x20001bf0

080010c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010cc:	4807      	ldr	r0, [pc, #28]	; (80010ec <USART1_IRQHandler+0x24>)
 80010ce:	f004 fa27 	bl	8005520 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if(RESET != __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE))
 80010d2:	4b06      	ldr	r3, [pc, #24]	; (80010ec <USART1_IRQHandler+0x24>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	69db      	ldr	r3, [r3, #28]
 80010d8:	f003 0310 	and.w	r3, r3, #16
 80010dc:	2b10      	cmp	r3, #16
 80010de:	d102      	bne.n	80010e6 <USART1_IRQHandler+0x1e>
  {
	 HAL_UART_IDLE_Callback(&huart1);
 80010e0:	4802      	ldr	r0, [pc, #8]	; (80010ec <USART1_IRQHandler+0x24>)
 80010e2:	f008 fc1d 	bl	8009920 <HAL_UART_IDLE_Callback>
  }
  /* USER CODE END USART1_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20001cb8 	.word	0x20001cb8

080010f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <SystemInit+0x28>)
 80010f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010fa:	4a07      	ldr	r2, [pc, #28]	; (8001118 <SystemInit+0x28>)
 80010fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001100:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <SystemInit+0x28>)
 8001106:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800110a:	609a      	str	r2, [r3, #8]
#endif
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001120:	4b14      	ldr	r3, [pc, #80]	; (8001174 <MX_USART1_UART_Init+0x58>)
 8001122:	4a15      	ldr	r2, [pc, #84]	; (8001178 <MX_USART1_UART_Init+0x5c>)
 8001124:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001126:	4b13      	ldr	r3, [pc, #76]	; (8001174 <MX_USART1_UART_Init+0x58>)
 8001128:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800112c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800112e:	4b11      	ldr	r3, [pc, #68]	; (8001174 <MX_USART1_UART_Init+0x58>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001134:	4b0f      	ldr	r3, [pc, #60]	; (8001174 <MX_USART1_UART_Init+0x58>)
 8001136:	2200      	movs	r2, #0
 8001138:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800113a:	4b0e      	ldr	r3, [pc, #56]	; (8001174 <MX_USART1_UART_Init+0x58>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001140:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <MX_USART1_UART_Init+0x58>)
 8001142:	220c      	movs	r2, #12
 8001144:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001146:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <MX_USART1_UART_Init+0x58>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800114c:	4b09      	ldr	r3, [pc, #36]	; (8001174 <MX_USART1_UART_Init+0x58>)
 800114e:	2200      	movs	r2, #0
 8001150:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001152:	4b08      	ldr	r3, [pc, #32]	; (8001174 <MX_USART1_UART_Init+0x58>)
 8001154:	2200      	movs	r2, #0
 8001156:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001158:	4b06      	ldr	r3, [pc, #24]	; (8001174 <MX_USART1_UART_Init+0x58>)
 800115a:	2200      	movs	r2, #0
 800115c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800115e:	4805      	ldr	r0, [pc, #20]	; (8001174 <MX_USART1_UART_Init+0x58>)
 8001160:	f003 ff94 	bl	800508c <HAL_UART_Init>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800116a:	f7ff fec9 	bl	8000f00 <Error_Handler>
  }

}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	20001cb8 	.word	0x20001cb8
 8001178:	40013800 	.word	0x40013800

0800117c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b08a      	sub	sp, #40	; 0x28
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a41      	ldr	r2, [pc, #260]	; (80012a0 <HAL_UART_MspInit+0x124>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d17b      	bne.n	8001296 <HAL_UART_MspInit+0x11a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800119e:	4b41      	ldr	r3, [pc, #260]	; (80012a4 <HAL_UART_MspInit+0x128>)
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	4a40      	ldr	r2, [pc, #256]	; (80012a4 <HAL_UART_MspInit+0x128>)
 80011a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011a8:	6193      	str	r3, [r2, #24]
 80011aa:	4b3e      	ldr	r3, [pc, #248]	; (80012a4 <HAL_UART_MspInit+0x128>)
 80011ac:	699b      	ldr	r3, [r3, #24]
 80011ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011b2:	613b      	str	r3, [r7, #16]
 80011b4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	4b3b      	ldr	r3, [pc, #236]	; (80012a4 <HAL_UART_MspInit+0x128>)
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	4a3a      	ldr	r2, [pc, #232]	; (80012a4 <HAL_UART_MspInit+0x128>)
 80011bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011c0:	6153      	str	r3, [r2, #20]
 80011c2:	4b38      	ldr	r3, [pc, #224]	; (80012a4 <HAL_UART_MspInit+0x128>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011ce:	23c0      	movs	r3, #192	; 0xc0
 80011d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	2302      	movs	r3, #2
 80011d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011da:	2303      	movs	r3, #3
 80011dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80011de:	2307      	movs	r3, #7
 80011e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	4619      	mov	r1, r3
 80011e8:	482f      	ldr	r0, [pc, #188]	; (80012a8 <HAL_UART_MspInit+0x12c>)
 80011ea:	f001 f93d 	bl	8002468 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80011ee:	4b2f      	ldr	r3, [pc, #188]	; (80012ac <HAL_UART_MspInit+0x130>)
 80011f0:	4a2f      	ldr	r2, [pc, #188]	; (80012b0 <HAL_UART_MspInit+0x134>)
 80011f2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011f4:	4b2d      	ldr	r3, [pc, #180]	; (80012ac <HAL_UART_MspInit+0x130>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011fa:	4b2c      	ldr	r3, [pc, #176]	; (80012ac <HAL_UART_MspInit+0x130>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001200:	4b2a      	ldr	r3, [pc, #168]	; (80012ac <HAL_UART_MspInit+0x130>)
 8001202:	2280      	movs	r2, #128	; 0x80
 8001204:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001206:	4b29      	ldr	r3, [pc, #164]	; (80012ac <HAL_UART_MspInit+0x130>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800120c:	4b27      	ldr	r3, [pc, #156]	; (80012ac <HAL_UART_MspInit+0x130>)
 800120e:	2200      	movs	r2, #0
 8001210:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001212:	4b26      	ldr	r3, [pc, #152]	; (80012ac <HAL_UART_MspInit+0x130>)
 8001214:	2200      	movs	r2, #0
 8001216:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001218:	4b24      	ldr	r3, [pc, #144]	; (80012ac <HAL_UART_MspInit+0x130>)
 800121a:	2200      	movs	r2, #0
 800121c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800121e:	4823      	ldr	r0, [pc, #140]	; (80012ac <HAL_UART_MspInit+0x130>)
 8001220:	f000 ff08 	bl	8002034 <HAL_DMA_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_UART_MspInit+0xb2>
    {
      Error_Handler();
 800122a:	f7ff fe69 	bl	8000f00 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a1e      	ldr	r2, [pc, #120]	; (80012ac <HAL_UART_MspInit+0x130>)
 8001232:	66da      	str	r2, [r3, #108]	; 0x6c
 8001234:	4a1d      	ldr	r2, [pc, #116]	; (80012ac <HAL_UART_MspInit+0x130>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800123a:	4b1e      	ldr	r3, [pc, #120]	; (80012b4 <HAL_UART_MspInit+0x138>)
 800123c:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <HAL_UART_MspInit+0x13c>)
 800123e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001240:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <HAL_UART_MspInit+0x138>)
 8001242:	2210      	movs	r2, #16
 8001244:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001246:	4b1b      	ldr	r3, [pc, #108]	; (80012b4 <HAL_UART_MspInit+0x138>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800124c:	4b19      	ldr	r3, [pc, #100]	; (80012b4 <HAL_UART_MspInit+0x138>)
 800124e:	2280      	movs	r2, #128	; 0x80
 8001250:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001252:	4b18      	ldr	r3, [pc, #96]	; (80012b4 <HAL_UART_MspInit+0x138>)
 8001254:	2200      	movs	r2, #0
 8001256:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001258:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <HAL_UART_MspInit+0x138>)
 800125a:	2200      	movs	r2, #0
 800125c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <HAL_UART_MspInit+0x138>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001264:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <HAL_UART_MspInit+0x138>)
 8001266:	2200      	movs	r2, #0
 8001268:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800126a:	4812      	ldr	r0, [pc, #72]	; (80012b4 <HAL_UART_MspInit+0x138>)
 800126c:	f000 fee2 	bl	8002034 <HAL_DMA_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 8001276:	f7ff fe43 	bl	8000f00 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a0d      	ldr	r2, [pc, #52]	; (80012b4 <HAL_UART_MspInit+0x138>)
 800127e:	669a      	str	r2, [r3, #104]	; 0x68
 8001280:	4a0c      	ldr	r2, [pc, #48]	; (80012b4 <HAL_UART_MspInit+0x138>)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001286:	2200      	movs	r2, #0
 8001288:	2105      	movs	r1, #5
 800128a:	2025      	movs	r0, #37	; 0x25
 800128c:	f000 fea8 	bl	8001fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001290:	2025      	movs	r0, #37	; 0x25
 8001292:	f000 fec1 	bl	8002018 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001296:	bf00      	nop
 8001298:	3728      	adds	r7, #40	; 0x28
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40013800 	.word	0x40013800
 80012a4:	40021000 	.word	0x40021000
 80012a8:	48000400 	.word	0x48000400
 80012ac:	20001c74 	.word	0x20001c74
 80012b0:	40020058 	.word	0x40020058
 80012b4:	20001c30 	.word	0x20001c30
 80012b8:	40020044 	.word	0x40020044

080012bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012f4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80012c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80012c2:	e003      	b.n	80012cc <LoopCopyDataInit>

080012c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80012c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80012c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80012ca:	3104      	adds	r1, #4

080012cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80012cc:	480b      	ldr	r0, [pc, #44]	; (80012fc <LoopForever+0xa>)
	ldr	r3, =_edata
 80012ce:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <LoopForever+0xe>)
	adds	r2, r0, r1
 80012d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80012d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80012d4:	d3f6      	bcc.n	80012c4 <CopyDataInit>
	ldr	r2, =_sbss
 80012d6:	4a0b      	ldr	r2, [pc, #44]	; (8001304 <LoopForever+0x12>)
	b	LoopFillZerobss
 80012d8:	e002      	b.n	80012e0 <LoopFillZerobss>

080012da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80012da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80012dc:	f842 3b04 	str.w	r3, [r2], #4

080012e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80012e0:	4b09      	ldr	r3, [pc, #36]	; (8001308 <LoopForever+0x16>)
	cmp	r2, r3
 80012e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80012e4:	d3f9      	bcc.n	80012da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012e6:	f7ff ff03 	bl	80010f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012ea:	f008 fc29 	bl	8009b40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012ee:	f7ff fd75 	bl	8000ddc <main>

080012f2 <LoopForever>:

LoopForever:
    b LoopForever
 80012f2:	e7fe      	b.n	80012f2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012f4:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80012f8:	0800a124 	.word	0x0800a124
	ldr	r0, =_sdata
 80012fc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001300:	200002e0 	.word	0x200002e0
	ldr	r2, =_sbss
 8001304:	200002e0 	.word	0x200002e0
	ldr	r3, = _ebss
 8001308:	20001d7c 	.word	0x20001d7c

0800130c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800130c:	e7fe      	b.n	800130c <ADC1_2_IRQHandler>
	...

08001310 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001314:	4b08      	ldr	r3, [pc, #32]	; (8001338 <HAL_Init+0x28>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a07      	ldr	r2, [pc, #28]	; (8001338 <HAL_Init+0x28>)
 800131a:	f043 0310 	orr.w	r3, r3, #16
 800131e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001320:	2003      	movs	r0, #3
 8001322:	f000 fe52 	bl	8001fca <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001326:	2000      	movs	r0, #0
 8001328:	f7ff fe2c 	bl	8000f84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800132c:	f7ff fdf0 	bl	8000f10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40022000 	.word	0x40022000

0800133c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001340:	4b06      	ldr	r3, [pc, #24]	; (800135c <HAL_IncTick+0x20>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	461a      	mov	r2, r3
 8001346:	4b06      	ldr	r3, [pc, #24]	; (8001360 <HAL_IncTick+0x24>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4413      	add	r3, r2
 800134c:	4a04      	ldr	r2, [pc, #16]	; (8001360 <HAL_IncTick+0x24>)
 800134e:	6013      	str	r3, [r2, #0]
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	200000e4 	.word	0x200000e4
 8001360:	20001d38 	.word	0x20001d38

08001364 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  return uwTick;  
 8001368:	4b03      	ldr	r3, [pc, #12]	; (8001378 <HAL_GetTick+0x14>)
 800136a:	681b      	ldr	r3, [r3, #0]
}
 800136c:	4618      	mov	r0, r3
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20001d38 	.word	0x20001d38

0800137c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b09a      	sub	sp, #104	; 0x68
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001384:	2300      	movs	r3, #0
 8001386:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800138a:	2300      	movs	r3, #0
 800138c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800138e:	2300      	movs	r3, #0
 8001390:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d101      	bne.n	800139c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e172      	b.n	8001682 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691b      	ldr	r3, [r3, #16]
 80013a0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a6:	f003 0310 	and.w	r3, r3, #16
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d176      	bne.n	800149c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d152      	bne.n	800145c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7fe ffdd 	bl	8000390 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d13b      	bne.n	800145c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f000 fce3 	bl	8001db0 <ADC_Disable>
 80013ea:	4603      	mov	r3, r0
 80013ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	f003 0310 	and.w	r3, r3, #16
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d12f      	bne.n	800145c <HAL_ADC_Init+0xe0>
 80013fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001400:	2b00      	cmp	r3, #0
 8001402:	d12b      	bne.n	800145c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800140c:	f023 0302 	bic.w	r3, r3, #2
 8001410:	f043 0202 	orr.w	r2, r3, #2
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	689a      	ldr	r2, [r3, #8]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001426:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	689a      	ldr	r2, [r3, #8]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001436:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001438:	4b94      	ldr	r3, [pc, #592]	; (800168c <HAL_ADC_Init+0x310>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a94      	ldr	r2, [pc, #592]	; (8001690 <HAL_ADC_Init+0x314>)
 800143e:	fba2 2303 	umull	r2, r3, r2, r3
 8001442:	0c9a      	lsrs	r2, r3, #18
 8001444:	4613      	mov	r3, r2
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	4413      	add	r3, r2
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800144e:	e002      	b.n	8001456 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	3b01      	subs	r3, #1
 8001454:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1f9      	bne.n	8001450 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d007      	beq.n	800147a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001474:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001478:	d110      	bne.n	800149c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	f023 0312 	bic.w	r3, r3, #18
 8001482:	f043 0210 	orr.w	r2, r3, #16
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148e:	f043 0201 	orr.w	r2, r3, #1
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a0:	f003 0310 	and.w	r3, r3, #16
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f040 80df 	bne.w	8001668 <HAL_ADC_Init+0x2ec>
 80014aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f040 80da 	bne.w	8001668 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f040 80d2 	bne.w	8001668 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80014cc:	f043 0202 	orr.w	r2, r3, #2
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014d4:	4b6f      	ldr	r3, [pc, #444]	; (8001694 <HAL_ADC_Init+0x318>)
 80014d6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014e0:	d102      	bne.n	80014e8 <HAL_ADC_Init+0x16c>
 80014e2:	4b6d      	ldr	r3, [pc, #436]	; (8001698 <HAL_ADC_Init+0x31c>)
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	e002      	b.n	80014ee <HAL_ADC_Init+0x172>
 80014e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80014ec:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f003 0303 	and.w	r3, r3, #3
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d108      	bne.n	800150e <HAL_ADC_Init+0x192>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b01      	cmp	r3, #1
 8001508:	d101      	bne.n	800150e <HAL_ADC_Init+0x192>
 800150a:	2301      	movs	r3, #1
 800150c:	e000      	b.n	8001510 <HAL_ADC_Init+0x194>
 800150e:	2300      	movs	r3, #0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d11c      	bne.n	800154e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001514:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001516:	2b00      	cmp	r3, #0
 8001518:	d010      	beq.n	800153c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f003 0303 	and.w	r3, r3, #3
 8001522:	2b01      	cmp	r3, #1
 8001524:	d107      	bne.n	8001536 <HAL_ADC_Init+0x1ba>
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	2b01      	cmp	r3, #1
 8001530:	d101      	bne.n	8001536 <HAL_ADC_Init+0x1ba>
 8001532:	2301      	movs	r3, #1
 8001534:	e000      	b.n	8001538 <HAL_ADC_Init+0x1bc>
 8001536:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001538:	2b00      	cmp	r3, #0
 800153a:	d108      	bne.n	800154e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800153c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	431a      	orrs	r2, r3
 800154a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800154c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	7e5b      	ldrb	r3, [r3, #25]
 8001552:	035b      	lsls	r3, r3, #13
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001558:	2a01      	cmp	r2, #1
 800155a:	d002      	beq.n	8001562 <HAL_ADC_Init+0x1e6>
 800155c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001560:	e000      	b.n	8001564 <HAL_ADC_Init+0x1e8>
 8001562:	2200      	movs	r2, #0
 8001564:	431a      	orrs	r2, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	431a      	orrs	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	4313      	orrs	r3, r2
 8001572:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001574:	4313      	orrs	r3, r2
 8001576:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d11b      	bne.n	80015ba <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	7e5b      	ldrb	r3, [r3, #25]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d109      	bne.n	800159e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158e:	3b01      	subs	r3, #1
 8001590:	045a      	lsls	r2, r3, #17
 8001592:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001594:	4313      	orrs	r3, r2
 8001596:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800159a:	663b      	str	r3, [r7, #96]	; 0x60
 800159c:	e00d      	b.n	80015ba <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80015a6:	f043 0220 	orr.w	r2, r3, #32
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b2:	f043 0201 	orr.w	r2, r3, #1
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d007      	beq.n	80015d2 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ca:	4313      	orrs	r3, r2
 80015cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015ce:	4313      	orrs	r3, r2
 80015d0:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f003 030c 	and.w	r3, r3, #12
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d114      	bne.n	800160a <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	6812      	ldr	r2, [r2, #0]
 80015ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015ee:	f023 0302 	bic.w	r3, r3, #2
 80015f2:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	7e1b      	ldrb	r3, [r3, #24]
 80015f8:	039a      	lsls	r2, r3, #14
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4313      	orrs	r3, r2
 8001604:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001606:	4313      	orrs	r3, r2
 8001608:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	68da      	ldr	r2, [r3, #12]
 8001610:	4b22      	ldr	r3, [pc, #136]	; (800169c <HAL_ADC_Init+0x320>)
 8001612:	4013      	ands	r3, r2
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	6812      	ldr	r2, [r2, #0]
 8001618:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800161a:	430b      	orrs	r3, r1
 800161c:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d10c      	bne.n	8001640 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162c:	f023 010f 	bic.w	r1, r3, #15
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	69db      	ldr	r3, [r3, #28]
 8001634:	1e5a      	subs	r2, r3, #1
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	430a      	orrs	r2, r1
 800163c:	631a      	str	r2, [r3, #48]	; 0x30
 800163e:	e007      	b.n	8001650 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f022 020f 	bic.w	r2, r2, #15
 800164e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2200      	movs	r2, #0
 8001654:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f023 0303 	bic.w	r3, r3, #3
 800165e:	f043 0201 	orr.w	r2, r3, #1
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	641a      	str	r2, [r3, #64]	; 0x40
 8001666:	e00a      	b.n	800167e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166c:	f023 0312 	bic.w	r3, r3, #18
 8001670:	f043 0210 	orr.w	r2, r3, #16
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001678:	2301      	movs	r3, #1
 800167a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800167e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001682:	4618      	mov	r0, r3
 8001684:	3768      	adds	r7, #104	; 0x68
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200000dc 	.word	0x200000dc
 8001690:	431bde83 	.word	0x431bde83
 8001694:	50000300 	.word	0x50000300
 8001698:	50000100 	.word	0x50000100
 800169c:	fff0c007 	.word	0xfff0c007

080016a0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b09b      	sub	sp, #108	; 0x6c
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016aa:	2300      	movs	r3, #0
 80016ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d101      	bne.n	80016c2 <HAL_ADC_ConfigChannel+0x22>
 80016be:	2302      	movs	r3, #2
 80016c0:	e2a5      	b.n	8001c0e <HAL_ADC_ConfigChannel+0x56e>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2201      	movs	r2, #1
 80016c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f040 8289 	bne.w	8001bec <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2b04      	cmp	r3, #4
 80016e0:	d81c      	bhi.n	800171c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	4613      	mov	r3, r2
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	4413      	add	r3, r2
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	461a      	mov	r2, r3
 80016f6:	231f      	movs	r3, #31
 80016f8:	4093      	lsls	r3, r2
 80016fa:	43db      	mvns	r3, r3
 80016fc:	4019      	ands	r1, r3
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	6818      	ldr	r0, [r3, #0]
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685a      	ldr	r2, [r3, #4]
 8001706:	4613      	mov	r3, r2
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	fa00 f203 	lsl.w	r2, r0, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	430a      	orrs	r2, r1
 8001718:	631a      	str	r2, [r3, #48]	; 0x30
 800171a:	e063      	b.n	80017e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b09      	cmp	r3, #9
 8001722:	d81e      	bhi.n	8001762 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	4613      	mov	r3, r2
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	4413      	add	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	3b1e      	subs	r3, #30
 8001738:	221f      	movs	r2, #31
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43db      	mvns	r3, r3
 8001740:	4019      	ands	r1, r3
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	6818      	ldr	r0, [r3, #0]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685a      	ldr	r2, [r3, #4]
 800174a:	4613      	mov	r3, r2
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	4413      	add	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	3b1e      	subs	r3, #30
 8001754:	fa00 f203 	lsl.w	r2, r0, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	430a      	orrs	r2, r1
 800175e:	635a      	str	r2, [r3, #52]	; 0x34
 8001760:	e040      	b.n	80017e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b0e      	cmp	r3, #14
 8001768:	d81e      	bhi.n	80017a8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685a      	ldr	r2, [r3, #4]
 8001774:	4613      	mov	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	4413      	add	r3, r2
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	3b3c      	subs	r3, #60	; 0x3c
 800177e:	221f      	movs	r2, #31
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	43db      	mvns	r3, r3
 8001786:	4019      	ands	r1, r3
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	6818      	ldr	r0, [r3, #0]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685a      	ldr	r2, [r3, #4]
 8001790:	4613      	mov	r3, r2
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	4413      	add	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	3b3c      	subs	r3, #60	; 0x3c
 800179a:	fa00 f203 	lsl.w	r2, r0, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	430a      	orrs	r2, r1
 80017a4:	639a      	str	r2, [r3, #56]	; 0x38
 80017a6:	e01d      	b.n	80017e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	4613      	mov	r3, r2
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	4413      	add	r3, r2
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	3b5a      	subs	r3, #90	; 0x5a
 80017bc:	221f      	movs	r2, #31
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	4019      	ands	r1, r3
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	6818      	ldr	r0, [r3, #0]
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	4613      	mov	r3, r2
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	4413      	add	r3, r2
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	3b5a      	subs	r3, #90	; 0x5a
 80017d8:	fa00 f203 	lsl.w	r2, r0, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	430a      	orrs	r2, r1
 80017e2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f040 80e5 	bne.w	80019be <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b09      	cmp	r3, #9
 80017fa:	d91c      	bls.n	8001836 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6999      	ldr	r1, [r3, #24]
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	4613      	mov	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4413      	add	r3, r2
 800180c:	3b1e      	subs	r3, #30
 800180e:	2207      	movs	r2, #7
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	4019      	ands	r1, r3
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	6898      	ldr	r0, [r3, #8]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4613      	mov	r3, r2
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	4413      	add	r3, r2
 8001826:	3b1e      	subs	r3, #30
 8001828:	fa00 f203 	lsl.w	r2, r0, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	430a      	orrs	r2, r1
 8001832:	619a      	str	r2, [r3, #24]
 8001834:	e019      	b.n	800186a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	6959      	ldr	r1, [r3, #20]
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4613      	mov	r3, r2
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	4413      	add	r3, r2
 8001846:	2207      	movs	r2, #7
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	4019      	ands	r1, r3
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	6898      	ldr	r0, [r3, #8]
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4613      	mov	r3, r2
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	4413      	add	r3, r2
 800185e:	fa00 f203 	lsl.w	r2, r0, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	430a      	orrs	r2, r1
 8001868:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	695a      	ldr	r2, [r3, #20]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	08db      	lsrs	r3, r3, #3
 8001876:	f003 0303 	and.w	r3, r3, #3
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	3b01      	subs	r3, #1
 8001888:	2b03      	cmp	r3, #3
 800188a:	d84f      	bhi.n	800192c <HAL_ADC_ConfigChannel+0x28c>
 800188c:	a201      	add	r2, pc, #4	; (adr r2, 8001894 <HAL_ADC_ConfigChannel+0x1f4>)
 800188e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001892:	bf00      	nop
 8001894:	080018a5 	.word	0x080018a5
 8001898:	080018c7 	.word	0x080018c7
 800189c:	080018e9 	.word	0x080018e9
 80018a0:	0800190b 	.word	0x0800190b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80018aa:	4b9e      	ldr	r3, [pc, #632]	; (8001b24 <HAL_ADC_ConfigChannel+0x484>)
 80018ac:	4013      	ands	r3, r2
 80018ae:	683a      	ldr	r2, [r7, #0]
 80018b0:	6812      	ldr	r2, [r2, #0]
 80018b2:	0691      	lsls	r1, r2, #26
 80018b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018b6:	430a      	orrs	r2, r1
 80018b8:	431a      	orrs	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80018c2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80018c4:	e07e      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80018cc:	4b95      	ldr	r3, [pc, #596]	; (8001b24 <HAL_ADC_ConfigChannel+0x484>)
 80018ce:	4013      	ands	r3, r2
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	6812      	ldr	r2, [r2, #0]
 80018d4:	0691      	lsls	r1, r2, #26
 80018d6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018d8:	430a      	orrs	r2, r1
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80018e4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80018e6:	e06d      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80018ee:	4b8d      	ldr	r3, [pc, #564]	; (8001b24 <HAL_ADC_ConfigChannel+0x484>)
 80018f0:	4013      	ands	r3, r2
 80018f2:	683a      	ldr	r2, [r7, #0]
 80018f4:	6812      	ldr	r2, [r2, #0]
 80018f6:	0691      	lsls	r1, r2, #26
 80018f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018fa:	430a      	orrs	r2, r1
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001906:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001908:	e05c      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001910:	4b84      	ldr	r3, [pc, #528]	; (8001b24 <HAL_ADC_ConfigChannel+0x484>)
 8001912:	4013      	ands	r3, r2
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	6812      	ldr	r2, [r2, #0]
 8001918:	0691      	lsls	r1, r2, #26
 800191a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800191c:	430a      	orrs	r2, r1
 800191e:	431a      	orrs	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001928:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800192a:	e04b      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001932:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	069b      	lsls	r3, r3, #26
 800193c:	429a      	cmp	r2, r3
 800193e:	d107      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800194e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001956:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	069b      	lsls	r3, r3, #26
 8001960:	429a      	cmp	r2, r3
 8001962:	d107      	bne.n	8001974 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001972:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800197a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	069b      	lsls	r3, r3, #26
 8001984:	429a      	cmp	r2, r3
 8001986:	d107      	bne.n	8001998 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001996:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800199e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	069b      	lsls	r3, r3, #26
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d10a      	bne.n	80019c2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019ba:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80019bc:	e001      	b.n	80019c2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80019be:	bf00      	nop
 80019c0:	e000      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80019c2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f003 0303 	and.w	r3, r3, #3
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d108      	bne.n	80019e4 <HAL_ADC_ConfigChannel+0x344>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d101      	bne.n	80019e4 <HAL_ADC_ConfigChannel+0x344>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e000      	b.n	80019e6 <HAL_ADC_ConfigChannel+0x346>
 80019e4:	2300      	movs	r3, #0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f040 810b 	bne.w	8001c02 <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d00f      	beq.n	8001a14 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2201      	movs	r2, #1
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	43da      	mvns	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	400a      	ands	r2, r1
 8001a0e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001a12:	e049      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2201      	movs	r2, #1
 8001a22:	409a      	lsls	r2, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2b09      	cmp	r3, #9
 8001a34:	d91c      	bls.n	8001a70 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6999      	ldr	r1, [r3, #24]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4613      	mov	r3, r2
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	4413      	add	r3, r2
 8001a46:	3b1b      	subs	r3, #27
 8001a48:	2207      	movs	r2, #7
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	4019      	ands	r1, r3
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	6898      	ldr	r0, [r3, #8]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4413      	add	r3, r2
 8001a60:	3b1b      	subs	r3, #27
 8001a62:	fa00 f203 	lsl.w	r2, r0, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	619a      	str	r2, [r3, #24]
 8001a6e:	e01b      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6959      	ldr	r1, [r3, #20]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4413      	add	r3, r2
 8001a82:	2207      	movs	r2, #7
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	4019      	ands	r1, r3
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	6898      	ldr	r0, [r3, #8]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	4613      	mov	r3, r2
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	4413      	add	r3, r2
 8001a9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001aa8:	4b1f      	ldr	r3, [pc, #124]	; (8001b28 <HAL_ADC_ConfigChannel+0x488>)
 8001aaa:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b10      	cmp	r3, #16
 8001ab2:	d105      	bne.n	8001ac0 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001ab4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d015      	beq.n	8001aec <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001ac4:	2b11      	cmp	r3, #17
 8001ac6:	d105      	bne.n	8001ad4 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001ac8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d00b      	beq.n	8001aec <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001ad8:	2b12      	cmp	r3, #18
 8001ada:	f040 8092 	bne.w	8001c02 <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001ade:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f040 808b 	bne.w	8001c02 <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001af4:	d102      	bne.n	8001afc <HAL_ADC_ConfigChannel+0x45c>
 8001af6:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <HAL_ADC_ConfigChannel+0x48c>)
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	e002      	b.n	8001b02 <HAL_ADC_ConfigChannel+0x462>
 8001afc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b00:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d10f      	bne.n	8001b30 <HAL_ADC_ConfigChannel+0x490>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d108      	bne.n	8001b30 <HAL_ADC_ConfigChannel+0x490>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e007      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x492>
 8001b22:	bf00      	nop
 8001b24:	83fff000 	.word	0x83fff000
 8001b28:	50000300 	.word	0x50000300
 8001b2c:	50000100 	.word	0x50000100
 8001b30:	2300      	movs	r3, #0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d150      	bne.n	8001bd8 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001b36:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d010      	beq.n	8001b5e <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d107      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x4b8>
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x4b8>
 8001b54:	2301      	movs	r3, #1
 8001b56:	e000      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x4ba>
 8001b58:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d13c      	bne.n	8001bd8 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b10      	cmp	r3, #16
 8001b64:	d11d      	bne.n	8001ba2 <HAL_ADC_ConfigChannel+0x502>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b6e:	d118      	bne.n	8001ba2 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001b70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001b78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b7a:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b7c:	4b27      	ldr	r3, [pc, #156]	; (8001c1c <HAL_ADC_ConfigChannel+0x57c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a27      	ldr	r2, [pc, #156]	; (8001c20 <HAL_ADC_ConfigChannel+0x580>)
 8001b82:	fba2 2303 	umull	r2, r3, r2, r3
 8001b86:	0c9a      	lsrs	r2, r3, #18
 8001b88:	4613      	mov	r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b92:	e002      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d1f9      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001ba0:	e02e      	b.n	8001c00 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2b11      	cmp	r3, #17
 8001ba8:	d10b      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x522>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bb2:	d106      	bne.n	8001bc2 <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001bb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001bbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bbe:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001bc0:	e01e      	b.n	8001c00 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2b12      	cmp	r3, #18
 8001bc8:	d11a      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001bca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001bd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bd4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001bd6:	e013      	b.n	8001c00 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bdc:	f043 0220 	orr.w	r2, r3, #32
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001bea:	e00a      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf0:	f043 0220 	orr.w	r2, r3, #32
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001bfe:	e000      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001c00:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001c0a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	376c      	adds	r7, #108	; 0x6c
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	200000dc 	.word	0x200000dc
 8001c20:	431bde83 	.word	0x431bde83

08001c24 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b099      	sub	sp, #100	; 0x64
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c3c:	d102      	bne.n	8001c44 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001c3e:	4b5a      	ldr	r3, [pc, #360]	; (8001da8 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	e002      	b.n	8001c4a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8001c44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001c48:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d101      	bne.n	8001c54 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e0a2      	b.n	8001d9a <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d101      	bne.n	8001c62 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001c5e:	2302      	movs	r3, #2
 8001c60:	e09b      	b.n	8001d9a <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2201      	movs	r2, #1
 8001c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d17f      	bne.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d179      	bne.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c84:	4b49      	ldr	r3, [pc, #292]	; (8001dac <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8001c86:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d040      	beq.n	8001d12 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001c90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	6859      	ldr	r1, [r3, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ca2:	035b      	lsls	r3, r3, #13
 8001ca4:	430b      	orrs	r3, r1
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001caa:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d108      	bne.n	8001ccc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d101      	bne.n	8001ccc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e000      	b.n	8001cce <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d15c      	bne.n	8001d8c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d107      	bne.n	8001cee <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d101      	bne.n	8001cee <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001cea:	2301      	movs	r3, #1
 8001cec:	e000      	b.n	8001cf0 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8001cee:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d14b      	bne.n	8001d8c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001cf4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001cfc:	f023 030f 	bic.w	r3, r3, #15
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	6811      	ldr	r1, [r2, #0]
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	6892      	ldr	r2, [r2, #8]
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d0e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d10:	e03c      	b.n	8001d8c <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001d12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d1c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f003 0303 	and.w	r3, r3, #3
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d108      	bne.n	8001d3e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d101      	bne.n	8001d3e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e000      	b.n	8001d40 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8001d3e:	2300      	movs	r3, #0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d123      	bne.n	8001d8c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d107      	bne.n	8001d60 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d101      	bne.n	8001d60 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e000      	b.n	8001d62 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8001d60:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d112      	bne.n	8001d8c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001d66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001d6e:	f023 030f 	bic.w	r3, r3, #15
 8001d72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001d74:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d76:	e009      	b.n	8001d8c <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7c:	f043 0220 	orr.w	r2, r3, #32
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001d8a:	e000      	b.n	8001d8e <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d8c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001d96:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3764      	adds	r7, #100	; 0x64
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	50000100 	.word	0x50000100
 8001dac:	50000300 	.word	0x50000300

08001db0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 0303 	and.w	r3, r3, #3
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d108      	bne.n	8001ddc <ADC_Disable+0x2c>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d101      	bne.n	8001ddc <ADC_Disable+0x2c>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e000      	b.n	8001dde <ADC_Disable+0x2e>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d040      	beq.n	8001e64 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 030d 	and.w	r3, r3, #13
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d10f      	bne.n	8001e10 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0202 	orr.w	r2, r2, #2
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2203      	movs	r2, #3
 8001e06:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001e08:	f7ff faac 	bl	8001364 <HAL_GetTick>
 8001e0c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001e0e:	e022      	b.n	8001e56 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	f043 0210 	orr.w	r2, r3, #16
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e20:	f043 0201 	orr.w	r2, r3, #1
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e01c      	b.n	8001e66 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e2c:	f7ff fa9a 	bl	8001364 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d90d      	bls.n	8001e56 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3e:	f043 0210 	orr.w	r2, r3, #16
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4a:	f043 0201 	orr.w	r2, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e007      	b.n	8001e66 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d0e3      	beq.n	8001e2c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e80:	4b0c      	ldr	r3, [pc, #48]	; (8001eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ea2:	4a04      	ldr	r2, [pc, #16]	; (8001eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	60d3      	str	r3, [r2, #12]
}
 8001ea8:	bf00      	nop
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ebc:	4b04      	ldr	r3, [pc, #16]	; (8001ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	0a1b      	lsrs	r3, r3, #8
 8001ec2:	f003 0307 	and.w	r3, r3, #7
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	db0b      	blt.n	8001efe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	f003 021f 	and.w	r2, r3, #31
 8001eec:	4907      	ldr	r1, [pc, #28]	; (8001f0c <__NVIC_EnableIRQ+0x38>)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	095b      	lsrs	r3, r3, #5
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8001efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	e000e100 	.word	0xe000e100

08001f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	6039      	str	r1, [r7, #0]
 8001f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	db0a      	blt.n	8001f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	b2da      	uxtb	r2, r3
 8001f28:	490c      	ldr	r1, [pc, #48]	; (8001f5c <__NVIC_SetPriority+0x4c>)
 8001f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2e:	0112      	lsls	r2, r2, #4
 8001f30:	b2d2      	uxtb	r2, r2
 8001f32:	440b      	add	r3, r1
 8001f34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f38:	e00a      	b.n	8001f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	b2da      	uxtb	r2, r3
 8001f3e:	4908      	ldr	r1, [pc, #32]	; (8001f60 <__NVIC_SetPriority+0x50>)
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	f003 030f 	and.w	r3, r3, #15
 8001f46:	3b04      	subs	r3, #4
 8001f48:	0112      	lsls	r2, r2, #4
 8001f4a:	b2d2      	uxtb	r2, r2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	761a      	strb	r2, [r3, #24]
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	e000e100 	.word	0xe000e100
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b089      	sub	sp, #36	; 0x24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f1c3 0307 	rsb	r3, r3, #7
 8001f7e:	2b04      	cmp	r3, #4
 8001f80:	bf28      	it	cs
 8001f82:	2304      	movcs	r3, #4
 8001f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	3304      	adds	r3, #4
 8001f8a:	2b06      	cmp	r3, #6
 8001f8c:	d902      	bls.n	8001f94 <NVIC_EncodePriority+0x30>
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	3b03      	subs	r3, #3
 8001f92:	e000      	b.n	8001f96 <NVIC_EncodePriority+0x32>
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f98:	f04f 32ff 	mov.w	r2, #4294967295
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	43da      	mvns	r2, r3
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fac:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb6:	43d9      	mvns	r1, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fbc:	4313      	orrs	r3, r2
         );
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3724      	adds	r7, #36	; 0x24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b082      	sub	sp, #8
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f7ff ff4c 	bl	8001e70 <__NVIC_SetPriorityGrouping>
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
 8001fec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ff2:	f7ff ff61 	bl	8001eb8 <__NVIC_GetPriorityGrouping>
 8001ff6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	68b9      	ldr	r1, [r7, #8]
 8001ffc:	6978      	ldr	r0, [r7, #20]
 8001ffe:	f7ff ffb1 	bl	8001f64 <NVIC_EncodePriority>
 8002002:	4602      	mov	r2, r0
 8002004:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002008:	4611      	mov	r1, r2
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff ff80 	bl	8001f10 <__NVIC_SetPriority>
}
 8002010:	bf00      	nop
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff ff54 	bl	8001ed4 <__NVIC_EnableIRQ>
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800203c:	2300      	movs	r3, #0
 800203e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e037      	b.n	80020ba <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2202      	movs	r2, #2
 800204e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002060:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002064:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800206e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800207a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002086:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	4313      	orrs	r3, r2
 8002092:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f9c3 	bl	8002428 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}  
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b086      	sub	sp, #24
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d101      	bne.n	80020e2 <HAL_DMA_Start_IT+0x20>
 80020de:	2302      	movs	r3, #2
 80020e0:	e04a      	b.n	8002178 <HAL_DMA_Start_IT+0xb6>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d13a      	bne.n	800216a <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2202      	movs	r2, #2
 80020f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2200      	movs	r2, #0
 8002100:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0201 	bic.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	68b9      	ldr	r1, [r7, #8]
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f000 f957 	bl	80023cc <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002122:	2b00      	cmp	r3, #0
 8002124:	d008      	beq.n	8002138 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f042 020e 	orr.w	r2, r2, #14
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	e00f      	b.n	8002158 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f042 020a 	orr.w	r2, r2, #10
 8002146:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f022 0204 	bic.w	r2, r2, #4
 8002156:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f042 0201 	orr.w	r2, r2, #1
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	e005      	b.n	8002176 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002172:	2302      	movs	r3, #2
 8002174:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002176:	7dfb      	ldrb	r3, [r7, #23]
} 
 8002178:	4618      	mov	r0, r3
 800217a:	3718      	adds	r7, #24
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800218e:	2b02      	cmp	r3, #2
 8002190:	d008      	beq.n	80021a4 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2204      	movs	r2, #4
 8002196:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e020      	b.n	80021e6 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f022 020e 	bic.w	r2, r2, #14
 80021b2:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021cc:	2101      	movs	r1, #1
 80021ce:	fa01 f202 	lsl.w	r2, r1, r2
 80021d2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b084      	sub	sp, #16
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002204:	2b02      	cmp	r3, #2
 8002206:	d005      	beq.n	8002214 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2204      	movs	r2, #4
 800220c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	73fb      	strb	r3, [r7, #15]
 8002212:	e027      	b.n	8002264 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f022 020e 	bic.w	r2, r2, #14
 8002222:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0201 	bic.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800223c:	2101      	movs	r1, #1
 800223e:	fa01 f202 	lsl.w	r2, r1, r2
 8002242:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	4798      	blx	r3
    } 
  }
  return status;
 8002264:	7bfb      	ldrb	r3, [r7, #15]
}
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b084      	sub	sp, #16
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	2204      	movs	r2, #4
 800228c:	409a      	lsls	r2, r3
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	4013      	ands	r3, r2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d024      	beq.n	80022e0 <HAL_DMA_IRQHandler+0x72>
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	f003 0304 	and.w	r3, r3, #4
 800229c:	2b00      	cmp	r3, #0
 800229e:	d01f      	beq.n	80022e0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0320 	and.w	r3, r3, #32
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d107      	bne.n	80022be <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 0204 	bic.w	r2, r2, #4
 80022bc:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022c6:	2104      	movs	r1, #4
 80022c8:	fa01 f202 	lsl.w	r2, r1, r2
 80022cc:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d06a      	beq.n	80023ac <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80022de:	e065      	b.n	80023ac <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	2202      	movs	r2, #2
 80022e6:	409a      	lsls	r2, r3
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	4013      	ands	r3, r2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d02c      	beq.n	800234a <HAL_DMA_IRQHandler+0xdc>
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d027      	beq.n	800234a <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0320 	and.w	r3, r3, #32
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10b      	bne.n	8002320 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 020a 	bic.w	r2, r2, #10
 8002316:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002328:	2102      	movs	r1, #2
 800232a:	fa01 f202 	lsl.w	r2, r1, r2
 800232e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233c:	2b00      	cmp	r3, #0
 800233e:	d035      	beq.n	80023ac <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002348:	e030      	b.n	80023ac <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	2208      	movs	r2, #8
 8002350:	409a      	lsls	r2, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	4013      	ands	r3, r2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d028      	beq.n	80023ac <HAL_DMA_IRQHandler+0x13e>
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	f003 0308 	and.w	r3, r3, #8
 8002360:	2b00      	cmp	r3, #0
 8002362:	d023      	beq.n	80023ac <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 020e 	bic.w	r2, r2, #14
 8002372:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800237c:	2101      	movs	r1, #1
 800237e:	fa01 f202 	lsl.w	r2, r1, r2
 8002382:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d004      	beq.n	80023ac <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	4798      	blx	r3
    }
  }
}  
 80023aa:	e7ff      	b.n	80023ac <HAL_DMA_IRQHandler+0x13e>
 80023ac:	bf00      	nop
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023e2:	2101      	movs	r1, #1
 80023e4:	fa01 f202 	lsl.w	r2, r1, r2
 80023e8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	2b10      	cmp	r3, #16
 80023f8:	d108      	bne.n	800240c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800240a:	e007      	b.n	800241c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	60da      	str	r2, [r3, #12]
}
 800241c:	bf00      	nop
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	461a      	mov	r2, r3
 8002436:	4b09      	ldr	r3, [pc, #36]	; (800245c <DMA_CalcBaseAndBitshift+0x34>)
 8002438:	4413      	add	r3, r2
 800243a:	4a09      	ldr	r2, [pc, #36]	; (8002460 <DMA_CalcBaseAndBitshift+0x38>)
 800243c:	fba2 2303 	umull	r2, r3, r2, r3
 8002440:	091b      	lsrs	r3, r3, #4
 8002442:	009a      	lsls	r2, r3, #2
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a06      	ldr	r2, [pc, #24]	; (8002464 <DMA_CalcBaseAndBitshift+0x3c>)
 800244c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	bffdfff8 	.word	0xbffdfff8
 8002460:	cccccccd 	.word	0xcccccccd
 8002464:	40020000 	.word	0x40020000

08002468 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002468:	b480      	push	{r7}
 800246a:	b087      	sub	sp, #28
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002472:	2300      	movs	r3, #0
 8002474:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002476:	e14e      	b.n	8002716 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	2101      	movs	r1, #1
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	fa01 f303 	lsl.w	r3, r1, r3
 8002484:	4013      	ands	r3, r2
 8002486:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2b00      	cmp	r3, #0
 800248c:	f000 8140 	beq.w	8002710 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	2b02      	cmp	r3, #2
 8002496:	d003      	beq.n	80024a0 <HAL_GPIO_Init+0x38>
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	2b12      	cmp	r3, #18
 800249e:	d123      	bne.n	80024e8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	08da      	lsrs	r2, r3, #3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3208      	adds	r2, #8
 80024a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f003 0307 	and.w	r3, r3, #7
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	220f      	movs	r2, #15
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4013      	ands	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	691a      	ldr	r2, [r3, #16]
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f003 0307 	and.w	r3, r3, #7
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	08da      	lsrs	r2, r3, #3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3208      	adds	r2, #8
 80024e2:	6939      	ldr	r1, [r7, #16]
 80024e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	2203      	movs	r2, #3
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	4013      	ands	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0203 	and.w	r2, r3, #3
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d00b      	beq.n	800253c <HAL_GPIO_Init+0xd4>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b02      	cmp	r3, #2
 800252a:	d007      	beq.n	800253c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002530:	2b11      	cmp	r3, #17
 8002532:	d003      	beq.n	800253c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b12      	cmp	r3, #18
 800253a:	d130      	bne.n	800259e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	2203      	movs	r2, #3
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	4013      	ands	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	68da      	ldr	r2, [r3, #12]
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002572:	2201      	movs	r2, #1
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43db      	mvns	r3, r3
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4013      	ands	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	091b      	lsrs	r3, r3, #4
 8002588:	f003 0201 	and.w	r2, r3, #1
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	2203      	movs	r2, #3
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43db      	mvns	r3, r3
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	4013      	ands	r3, r2
 80025b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f000 809a 	beq.w	8002710 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025dc:	4b55      	ldr	r3, [pc, #340]	; (8002734 <HAL_GPIO_Init+0x2cc>)
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	4a54      	ldr	r2, [pc, #336]	; (8002734 <HAL_GPIO_Init+0x2cc>)
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	6193      	str	r3, [r2, #24]
 80025e8:	4b52      	ldr	r3, [pc, #328]	; (8002734 <HAL_GPIO_Init+0x2cc>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025f4:	4a50      	ldr	r2, [pc, #320]	; (8002738 <HAL_GPIO_Init+0x2d0>)
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	089b      	lsrs	r3, r3, #2
 80025fa:	3302      	adds	r3, #2
 80025fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002600:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f003 0303 	and.w	r3, r3, #3
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	220f      	movs	r2, #15
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	43db      	mvns	r3, r3
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4013      	ands	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800261e:	d013      	beq.n	8002648 <HAL_GPIO_Init+0x1e0>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a46      	ldr	r2, [pc, #280]	; (800273c <HAL_GPIO_Init+0x2d4>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d00d      	beq.n	8002644 <HAL_GPIO_Init+0x1dc>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a45      	ldr	r2, [pc, #276]	; (8002740 <HAL_GPIO_Init+0x2d8>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d007      	beq.n	8002640 <HAL_GPIO_Init+0x1d8>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a44      	ldr	r2, [pc, #272]	; (8002744 <HAL_GPIO_Init+0x2dc>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d101      	bne.n	800263c <HAL_GPIO_Init+0x1d4>
 8002638:	2303      	movs	r3, #3
 800263a:	e006      	b.n	800264a <HAL_GPIO_Init+0x1e2>
 800263c:	2305      	movs	r3, #5
 800263e:	e004      	b.n	800264a <HAL_GPIO_Init+0x1e2>
 8002640:	2302      	movs	r3, #2
 8002642:	e002      	b.n	800264a <HAL_GPIO_Init+0x1e2>
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <HAL_GPIO_Init+0x1e2>
 8002648:	2300      	movs	r3, #0
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	f002 0203 	and.w	r2, r2, #3
 8002650:	0092      	lsls	r2, r2, #2
 8002652:	4093      	lsls	r3, r2
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800265a:	4937      	ldr	r1, [pc, #220]	; (8002738 <HAL_GPIO_Init+0x2d0>)
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	089b      	lsrs	r3, r3, #2
 8002660:	3302      	adds	r3, #2
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002668:	4b37      	ldr	r3, [pc, #220]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	43db      	mvns	r3, r3
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4013      	ands	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d003      	beq.n	800268c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	4313      	orrs	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800268c:	4a2e      	ldr	r2, [pc, #184]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002692:	4b2d      	ldr	r3, [pc, #180]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	43db      	mvns	r3, r3
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	4013      	ands	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80026b6:	4a24      	ldr	r2, [pc, #144]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026bc:	4b22      	ldr	r3, [pc, #136]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	4013      	ands	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	4313      	orrs	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80026e0:	4a19      	ldr	r2, [pc, #100]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026e6:	4b18      	ldr	r3, [pc, #96]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	4013      	ands	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800270a:	4a0f      	ldr	r2, [pc, #60]	; (8002748 <HAL_GPIO_Init+0x2e0>)
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	3301      	adds	r3, #1
 8002714:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	fa22 f303 	lsr.w	r3, r2, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	f47f aea9 	bne.w	8002478 <HAL_GPIO_Init+0x10>
  }
}
 8002726:	bf00      	nop
 8002728:	371c      	adds	r7, #28
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	40021000 	.word	0x40021000
 8002738:	40010000 	.word	0x40010000
 800273c:	48000400 	.word	0x48000400
 8002740:	48000800 	.word	0x48000800
 8002744:	48000c00 	.word	0x48000c00
 8002748:	40010400 	.word	0x40010400

0800274c <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e0ba      	b.n	80028d4 <HAL_HRTIM_Init+0x188>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2202      	movs	r2, #2
 8002762:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d02e      	beq.n	8002800 <HAL_HRTIM_Init+0xb4>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a4d      	ldr	r2, [pc, #308]	; (80028dc <HAL_HRTIM_Init+0x190>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d10b      	bne.n	80027c4 <HAL_HRTIM_Init+0x78>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 80027ac:	4b4c      	ldr	r3, [pc, #304]	; (80028e0 <HAL_HRTIM_Init+0x194>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	4a4b      	ldr	r2, [pc, #300]	; (80028e0 <HAL_HRTIM_Init+0x194>)
 80027b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80027b6:	6193      	str	r3, [r2, #24]
 80027b8:	4b49      	ldr	r3, [pc, #292]	; (80028e0 <HAL_HRTIM_Init+0x194>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80027d2:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	4313      	orrs	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027e8:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f7fe fa1f 	bl	8000c44 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d012      	beq.n	8002838 <HAL_HRTIM_Init+0xec>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002820:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	4313      	orrs	r3, r2
 800282e:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8002848:	2300      	movs	r3, #0
 800284a:	75fb      	strb	r3, [r7, #23]
 800284c:	e03e      	b.n	80028cc <HAL_HRTIM_Init+0x180>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 800284e:	7dfa      	ldrb	r2, [r7, #23]
 8002850:	6879      	ldr	r1, [r7, #4]
 8002852:	4613      	mov	r3, r2
 8002854:	00db      	lsls	r3, r3, #3
 8002856:	1a9b      	subs	r3, r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	440b      	add	r3, r1
 800285c:	3318      	adds	r3, #24
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8002862:	7dfa      	ldrb	r2, [r7, #23]
 8002864:	6879      	ldr	r1, [r7, #4]
 8002866:	4613      	mov	r3, r2
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	1a9b      	subs	r3, r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	440b      	add	r3, r1
 8002870:	331c      	adds	r3, #28
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8002876:	7dfa      	ldrb	r2, [r7, #23]
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	4613      	mov	r3, r2
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	1a9b      	subs	r3, r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	3320      	adds	r3, #32
 8002886:	2200      	movs	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800288a:	7dfa      	ldrb	r2, [r7, #23]
 800288c:	6879      	ldr	r1, [r7, #4]
 800288e:	4613      	mov	r3, r2
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	1a9b      	subs	r3, r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	440b      	add	r3, r1
 8002898:	3324      	adds	r3, #36	; 0x24
 800289a:	2200      	movs	r2, #0
 800289c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800289e:	7dfa      	ldrb	r2, [r7, #23]
 80028a0:	6879      	ldr	r1, [r7, #4]
 80028a2:	4613      	mov	r3, r2
 80028a4:	00db      	lsls	r3, r3, #3
 80028a6:	1a9b      	subs	r3, r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	440b      	add	r3, r1
 80028ac:	3328      	adds	r3, #40	; 0x28
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 80028b2:	7dfa      	ldrb	r2, [r7, #23]
 80028b4:	6879      	ldr	r1, [r7, #4]
 80028b6:	4613      	mov	r3, r2
 80028b8:	00db      	lsls	r3, r3, #3
 80028ba:	1a9b      	subs	r3, r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	440b      	add	r3, r1
 80028c0:	3330      	adds	r3, #48	; 0x30
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80028c6:	7dfb      	ldrb	r3, [r7, #23]
 80028c8:	3301      	adds	r3, #1
 80028ca:	75fb      	strb	r3, [r7, #23]
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 80028cc:	7dfb      	ldrb	r3, [r7, #23]
 80028ce:	2b05      	cmp	r3, #5
 80028d0:	d9bd      	bls.n	800284e <HAL_HRTIM_Init+0x102>
  }

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40017400 	.word	0x40017400
 80028e0:	40021000 	.word	0x40021000

080028e4 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d101      	bne.n	8002900 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 80028fc:	2302      	movs	r3, #2
 80028fe:	e015      	b.n	800292c <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2202      	movs	r2, #2
 8002904:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b05      	cmp	r3, #5
 800290c:	d104      	bne.n	8002918 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800290e:	6879      	ldr	r1, [r7, #4]
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f000 fbaa 	bl	800306a <HRTIM_MasterBase_Config>
 8002916:	e004      	b.n	8002922 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	68b9      	ldr	r1, [r7, #8]
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	f000 fbd3 	bl	80030c8 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d101      	bne.n	8002950 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 800294c:	2302      	movs	r3, #2
 800294e:	e05f      	b.n	8002a10 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_HRTIM_WaveformTimerConfig+0x2a>
 800295a:	2302      	movs	r3, #2
 800295c:	e058      	b.n	8002a10 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2202      	movs	r2, #2
 800296a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	2b05      	cmp	r3, #5
 8002972:	d104      	bne.n	800297e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 fbe6 	bl	8003148 <HRTIM_MasterWaveform_Config>
 800297c:	e004      	b.n	8002988 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	68b9      	ldr	r1, [r7, #8]
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f000 fc46 	bl	8003214 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6819      	ldr	r1, [r3, #0]
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	68ba      	ldr	r2, [r7, #8]
 8002990:	4613      	mov	r3, r2
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	1a9b      	subs	r3, r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	4403      	add	r3, r0
 800299a:	3320      	adds	r3, #32
 800299c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6859      	ldr	r1, [r3, #4]
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	4613      	mov	r3, r2
 80029a8:	00db      	lsls	r3, r3, #3
 80029aa:	1a9b      	subs	r3, r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4403      	add	r3, r0
 80029b0:	3324      	adds	r3, #36	; 0x24
 80029b2:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6899      	ldr	r1, [r3, #8]
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	4613      	mov	r3, r2
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	1a9b      	subs	r3, r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	4403      	add	r3, r0
 80029c6:	3328      	adds	r3, #40	; 0x28
 80029c8:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	68d9      	ldr	r1, [r3, #12]
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	4613      	mov	r3, r2
 80029d4:	00db      	lsls	r3, r3, #3
 80029d6:	1a9b      	subs	r3, r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	4403      	add	r3, r0
 80029dc:	332c      	adds	r3, #44	; 0x2c
 80029de:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6919      	ldr	r1, [r3, #16]
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	4613      	mov	r3, r2
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	1a9b      	subs	r3, r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4403      	add	r3, r0
 80029f2:	3330      	adds	r3, #48	; 0x30
 80029f4:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80029f6:	68b9      	ldr	r1, [r7, #8]
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f000 fe01 	bl	8003600 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
 8002a24:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d101      	bne.n	8002a36 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8002a32:	2302      	movs	r3, #2
 8002a34:	e157      	b.n	8002ce6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d101      	bne.n	8002a44 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8002a40:	2302      	movs	r3, #2
 8002a42:	e150      	b.n	8002ce6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	2b05      	cmp	r3, #5
 8002a58:	d140      	bne.n	8002adc <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	2b07      	cmp	r3, #7
 8002a60:	d82a      	bhi.n	8002ab8 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8002a62:	a201      	add	r2, pc, #4	; (adr r2, 8002a68 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8002a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a68:	08002a89 	.word	0x08002a89
 8002a6c:	08002a95 	.word	0x08002a95
 8002a70:	08002ab9 	.word	0x08002ab9
 8002a74:	08002aa1 	.word	0x08002aa1
 8002a78:	08002ab9 	.word	0x08002ab9
 8002a7c:	08002ab9 	.word	0x08002ab9
 8002a80:	08002ab9 	.word	0x08002ab9
 8002a84:	08002aad 	.word	0x08002aad
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	6812      	ldr	r2, [r2, #0]
 8002a90:	61da      	str	r2, [r3, #28]
        break;
 8002a92:	e01a      	b.n	8002aca <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	6812      	ldr	r2, [r2, #0]
 8002a9c:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 8002a9e:	e014      	b.n	8002aca <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	683a      	ldr	r2, [r7, #0]
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 8002aaa:	e00e      	b.n	8002aca <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	6812      	ldr	r2, [r2, #0]
 8002ab4:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 8002ab6:	e008      	b.n	8002aca <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2207      	movs	r2, #7
 8002abc:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

        break;
 8002ac8:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b07      	cmp	r3, #7
 8002ad4:	f040 80fe 	bne.w	8002cd4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e104      	b.n	8002ce6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	2b07      	cmp	r3, #7
 8002ae2:	f200 80e3 	bhi.w	8002cac <HAL_HRTIM_WaveformCompareConfig+0x294>
 8002ae6:	a201      	add	r2, pc, #4	; (adr r2, 8002aec <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8002ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aec:	08002b0d 	.word	0x08002b0d
 8002af0:	08002b21 	.word	0x08002b21
 8002af4:	08002cad 	.word	0x08002cad
 8002af8:	08002bdd 	.word	0x08002bdd
 8002afc:	08002cad 	.word	0x08002cad
 8002b00:	08002cad 	.word	0x08002cad
 8002b04:	08002cad 	.word	0x08002cad
 8002b08:	08002bf1 	.word	0x08002bf1
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6819      	ldr	r1, [r3, #0]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	01db      	lsls	r3, r3, #7
 8002b18:	440b      	add	r3, r1
 8002b1a:	339c      	adds	r3, #156	; 0x9c
 8002b1c:	601a      	str	r2, [r3, #0]
        break;
 8002b1e:	e0d1      	b.n	8002cc4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6819      	ldr	r1, [r3, #0]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	01db      	lsls	r3, r3, #7
 8002b2c:	440b      	add	r3, r1
 8002b2e:	33a4      	adds	r3, #164	; 0xa4
 8002b30:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d03f      	beq.n	8002bba <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	3301      	adds	r3, #1
 8002b42:	01db      	lsls	r3, r3, #7
 8002b44:	4413      	add	r3, r2
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	6811      	ldr	r1, [r2, #0]
 8002b4c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	3301      	adds	r3, #1
 8002b54:	01db      	lsls	r3, r3, #7
 8002b56:	440b      	add	r3, r1
 8002b58:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	3301      	adds	r3, #1
 8002b62:	01db      	lsls	r3, r3, #7
 8002b64:	4413      	add	r3, r2
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	68f9      	ldr	r1, [r7, #12]
 8002b6e:	6809      	ldr	r1, [r1, #0]
 8002b70:	431a      	orrs	r2, r3
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	3301      	adds	r3, #1
 8002b76:	01db      	lsls	r3, r3, #7
 8002b78:	440b      	add	r3, r1
 8002b7a:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b84:	d109      	bne.n	8002b9a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6819      	ldr	r1, [r3, #0]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	01db      	lsls	r3, r3, #7
 8002b92:	440b      	add	r3, r1
 8002b94:	339c      	adds	r3, #156	; 0x9c
 8002b96:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8002b98:	e091      	b.n	8002cbe <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002ba2:	f040 808c 	bne.w	8002cbe <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6819      	ldr	r1, [r3, #0]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	01db      	lsls	r3, r3, #7
 8002bb2:	440b      	add	r3, r1
 8002bb4:	33a8      	adds	r3, #168	; 0xa8
 8002bb6:	601a      	str	r2, [r3, #0]
         break;
 8002bb8:	e081      	b.n	8002cbe <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	01db      	lsls	r3, r3, #7
 8002bc4:	4413      	add	r3, r2
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	6811      	ldr	r1, [r2, #0]
 8002bcc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	01db      	lsls	r3, r3, #7
 8002bd6:	440b      	add	r3, r1
 8002bd8:	601a      	str	r2, [r3, #0]
         break;
 8002bda:	e070      	b.n	8002cbe <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6819      	ldr	r1, [r3, #0]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	01db      	lsls	r3, r3, #7
 8002be8:	440b      	add	r3, r1
 8002bea:	33a8      	adds	r3, #168	; 0xa8
 8002bec:	601a      	str	r2, [r3, #0]
        break;
 8002bee:	e069      	b.n	8002cc4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6819      	ldr	r1, [r3, #0]
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	01db      	lsls	r3, r3, #7
 8002bfc:	440b      	add	r3, r1
 8002bfe:	33ac      	adds	r3, #172	; 0xac
 8002c00:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d03f      	beq.n	8002c8a <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	3301      	adds	r3, #1
 8002c12:	01db      	lsls	r3, r3, #7
 8002c14:	4413      	add	r3, r2
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	6811      	ldr	r1, [r2, #0]
 8002c1c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	3301      	adds	r3, #1
 8002c24:	01db      	lsls	r3, r3, #7
 8002c26:	440b      	add	r3, r1
 8002c28:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	3301      	adds	r3, #1
 8002c32:	01db      	lsls	r3, r3, #7
 8002c34:	4413      	add	r3, r2
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	68f9      	ldr	r1, [r7, #12]
 8002c40:	6809      	ldr	r1, [r1, #0]
 8002c42:	431a      	orrs	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	3301      	adds	r3, #1
 8002c48:	01db      	lsls	r3, r3, #7
 8002c4a:	440b      	add	r3, r1
 8002c4c:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c56:	d109      	bne.n	8002c6c <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6819      	ldr	r1, [r3, #0]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	01db      	lsls	r3, r3, #7
 8002c64:	440b      	add	r3, r1
 8002c66:	339c      	adds	r3, #156	; 0x9c
 8002c68:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8002c6a:	e02a      	b.n	8002cc2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002c74:	d125      	bne.n	8002cc2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6819      	ldr	r1, [r3, #0]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	689a      	ldr	r2, [r3, #8]
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	01db      	lsls	r3, r3, #7
 8002c82:	440b      	add	r3, r1
 8002c84:	33a8      	adds	r3, #168	; 0xa8
 8002c86:	601a      	str	r2, [r3, #0]
         break;
 8002c88:	e01b      	b.n	8002cc2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	3301      	adds	r3, #1
 8002c92:	01db      	lsls	r3, r3, #7
 8002c94:	4413      	add	r3, r2
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	6811      	ldr	r1, [r2, #0]
 8002c9c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	01db      	lsls	r3, r3, #7
 8002ca6:	440b      	add	r3, r1
 8002ca8:	601a      	str	r2, [r3, #0]
         break;
 8002caa:	e00a      	b.n	8002cc2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2207      	movs	r2, #7
 8002cb0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 8002cbc:	e002      	b.n	8002cc4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8002cbe:	bf00      	nop
 8002cc0:	e000      	b.n	8002cc4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8002cc2:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b07      	cmp	r3, #7
 8002cce:	d101      	bne.n	8002cd4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e008      	b.n	8002ce6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop

08002cf4 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
 8002d00:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d101      	bne.n	8002d12 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e01d      	b.n	8002d4e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d101      	bne.n	8002d20 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e016      	b.n	8002d4e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	68b9      	ldr	r1, [r7, #8]
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 fbac 	bl	8003494 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_HRTIM_WaveformSetOutputLevel>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformSetOutputLevel(HRTIM_HandleTypeDef * hhrtim,
                                                   uint32_t TimerIdx,
                                                   uint32_t Output,
                                                   uint32_t OutputLevel)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b085      	sub	sp, #20
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	60f8      	str	r0, [r7, #12]
 8002d5e:	60b9      	str	r1, [r7, #8]
 8002d60:	607a      	str	r2, [r7, #4]
 8002d62:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMER_OUTPUT(TimerIdx, Output));
  assert_param(IS_HRTIM_OUTPUTLEVEL(OutputLevel));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d101      	bne.n	8002d74 <HAL_HRTIM_WaveformSetOutputLevel+0x1e>
  {
     return HAL_BUSY;
 8002d70:	2302      	movs	r3, #2
 8002d72:	e093      	b.n	8002e9c <HAL_HRTIM_WaveformSetOutputLevel+0x146>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_HRTIM_WaveformSetOutputLevel+0x2c>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e08c      	b.n	8002e9c <HAL_HRTIM_WaveformSetOutputLevel+0x146>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2202      	movs	r2, #2
 8002d8e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Force timer output level */
  switch (Output)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2b10      	cmp	r3, #16
 8002d96:	d01d      	beq.n	8002dd4 <HAL_HRTIM_WaveformSetOutputLevel+0x7e>
 8002d98:	2b10      	cmp	r3, #16
 8002d9a:	d80b      	bhi.n	8002db4 <HAL_HRTIM_WaveformSetOutputLevel+0x5e>
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d03e      	beq.n	8002e1e <HAL_HRTIM_WaveformSetOutputLevel+0xc8>
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d802      	bhi.n	8002daa <HAL_HRTIM_WaveformSetOutputLevel+0x54>
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d015      	beq.n	8002dd4 <HAL_HRTIM_WaveformSetOutputLevel+0x7e>
 8002da8:	e05e      	b.n	8002e68 <HAL_HRTIM_WaveformSetOutputLevel+0x112>
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	d012      	beq.n	8002dd4 <HAL_HRTIM_WaveformSetOutputLevel+0x7e>
 8002dae:	2b08      	cmp	r3, #8
 8002db0:	d035      	beq.n	8002e1e <HAL_HRTIM_WaveformSetOutputLevel+0xc8>
 8002db2:	e059      	b.n	8002e68 <HAL_HRTIM_WaveformSetOutputLevel+0x112>
 8002db4:	2b80      	cmp	r3, #128	; 0x80
 8002db6:	d032      	beq.n	8002e1e <HAL_HRTIM_WaveformSetOutputLevel+0xc8>
 8002db8:	2b80      	cmp	r3, #128	; 0x80
 8002dba:	d804      	bhi.n	8002dc6 <HAL_HRTIM_WaveformSetOutputLevel+0x70>
 8002dbc:	2b20      	cmp	r3, #32
 8002dbe:	d02e      	beq.n	8002e1e <HAL_HRTIM_WaveformSetOutputLevel+0xc8>
 8002dc0:	2b40      	cmp	r3, #64	; 0x40
 8002dc2:	d007      	beq.n	8002dd4 <HAL_HRTIM_WaveformSetOutputLevel+0x7e>
 8002dc4:	e050      	b.n	8002e68 <HAL_HRTIM_WaveformSetOutputLevel+0x112>
 8002dc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dca:	d003      	beq.n	8002dd4 <HAL_HRTIM_WaveformSetOutputLevel+0x7e>
 8002dcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dd0:	d025      	beq.n	8002e1e <HAL_HRTIM_WaveformSetOutputLevel+0xc8>
 8002dd2:	e049      	b.n	8002e68 <HAL_HRTIM_WaveformSetOutputLevel+0x112>
  case HRTIM_OUTPUT_TB1:
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      if (OutputLevel == HRTIM_OUTPUTLEVEL_ACTIVE)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d110      	bne.n	8002dfc <HAL_HRTIM_WaveformSetOutputLevel+0xa6>
      {
        /* Force output to its active state */
        SET_BIT(hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R,HRTIM_SET1R_SST);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	01db      	lsls	r3, r3, #7
 8002de2:	4413      	add	r3, r2
 8002de4:	33bc      	adds	r3, #188	; 0xbc
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	6811      	ldr	r1, [r2, #0]
 8002dec:	f043 0201 	orr.w	r2, r3, #1
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	01db      	lsls	r3, r3, #7
 8002df4:	440b      	add	r3, r1
 8002df6:	33bc      	adds	r3, #188	; 0xbc
 8002df8:	601a      	str	r2, [r3, #0]
      else
      {
        /* Force output to its inactive state */
        SET_BIT(hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R, HRTIM_RST1R_SRT);
      }
      break;
 8002dfa:	e03e      	b.n	8002e7a <HAL_HRTIM_WaveformSetOutputLevel+0x124>
        SET_BIT(hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R, HRTIM_RST1R_SRT);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	01db      	lsls	r3, r3, #7
 8002e04:	4413      	add	r3, r2
 8002e06:	33c0      	adds	r3, #192	; 0xc0
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	6811      	ldr	r1, [r2, #0]
 8002e0e:	f043 0201 	orr.w	r2, r3, #1
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	01db      	lsls	r3, r3, #7
 8002e16:	440b      	add	r3, r1
 8002e18:	33c0      	adds	r3, #192	; 0xc0
 8002e1a:	601a      	str	r2, [r3, #0]
      break;
 8002e1c:	e02d      	b.n	8002e7a <HAL_HRTIM_WaveformSetOutputLevel+0x124>
  case HRTIM_OUTPUT_TB2:
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      if (OutputLevel == HRTIM_OUTPUTLEVEL_ACTIVE)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d110      	bne.n	8002e46 <HAL_HRTIM_WaveformSetOutputLevel+0xf0>
      {
        /* Force output to its active state */
        SET_BIT(hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R, HRTIM_SET2R_SST);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	01db      	lsls	r3, r3, #7
 8002e2c:	4413      	add	r3, r2
 8002e2e:	33c4      	adds	r3, #196	; 0xc4
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68fa      	ldr	r2, [r7, #12]
 8002e34:	6811      	ldr	r1, [r2, #0]
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	01db      	lsls	r3, r3, #7
 8002e3e:	440b      	add	r3, r1
 8002e40:	33c4      	adds	r3, #196	; 0xc4
 8002e42:	601a      	str	r2, [r3, #0]
      else
      {
        /* Force output to its inactive state */
        SET_BIT(hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R, HRTIM_RST2R_SRT);
      }
      break;
 8002e44:	e019      	b.n	8002e7a <HAL_HRTIM_WaveformSetOutputLevel+0x124>
        SET_BIT(hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R, HRTIM_RST2R_SRT);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	01db      	lsls	r3, r3, #7
 8002e4e:	4413      	add	r3, r2
 8002e50:	33c8      	adds	r3, #200	; 0xc8
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	6811      	ldr	r1, [r2, #0]
 8002e58:	f043 0201 	orr.w	r2, r3, #1
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	01db      	lsls	r3, r3, #7
 8002e60:	440b      	add	r3, r1
 8002e62:	33c8      	adds	r3, #200	; 0xc8
 8002e64:	601a      	str	r2, [r3, #0]
      break;
 8002e66:	e008      	b.n	8002e7a <HAL_HRTIM_WaveformSetOutputLevel+0x124>
    }

  default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2207      	movs	r2, #7
 8002e6c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 8002e78:	bf00      	nop
    }
  }

  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b07      	cmp	r3, #7
 8002e84:	d101      	bne.n	8002e8a <HAL_HRTIM_WaveformSetOutputLevel+0x134>
  {
     return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e008      	b.n	8002e9c <HAL_HRTIM_WaveformSetOutputLevel+0x146>
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d101      	bne.n	8002ec0 <HAL_HRTIM_WaveformOutputStart+0x18>
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	e01a      	b.n	8002ef6 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f8d3 1394 	ldr.w	r1, [r3, #916]	; 0x394
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t OutputsToStop)
{
 8002f02:	b480      	push	{r7}
 8002f04:	b083      	sub	sp, #12
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
 8002f0a:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_HRTIM_WaveformOutputStop+0x18>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e01a      	b.n	8002f50 <HAL_HRTIM_WaveformOutputStop+0x4e>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2202      	movs	r2, #2
 8002f26:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f8d3 1398 	ldr.w	r1, [r3, #920]	; 0x398
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_HRTIM_WaveformCountStart+0x18>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e018      	b.n	8002fa6 <HAL_HRTIM_WaveformCountStart+0x4a>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6819      	ldr	r1, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr

08002fb2 <HAL_HRTIM_WaveformCountStop>:
  * @retval HAL status
  * @note The counter of a timer is stopped only if all timer outputs are disabled
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStop(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t Timers)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
 8002fba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d101      	bne.n	8002fca <HAL_HRTIM_WaveformCountStop+0x18>
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e019      	b.n	8002ffe <HAL_HRTIM_WaveformCountStop+0x4c>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Disable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR &= ~(Timers);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6819      	ldr	r1, [r3, #0]
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	43da      	mvns	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	400a      	ands	r2, r1
 8002fea:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr

0800300a <HAL_HRTIM_SoftwareReset>:
  * @note The 'software reset' bits in the HRTIM conrol register 2  are
  *       automatically reset by hardware
  */
HAL_StatusTypeDef HAL_HRTIM_SoftwareReset(HRTIM_HandleTypeDef * hhrtim,
                                          uint32_t Timers)
{
 800300a:	b480      	push	{r7}
 800300c:	b083      	sub	sp, #12
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
 8003012:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERRESET(Timers));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 800301a:	b2db      	uxtb	r3, r3
 800301c:	2b02      	cmp	r3, #2
 800301e:	d101      	bne.n	8003024 <HAL_HRTIM_SoftwareReset+0x1a>
  {
     return HAL_BUSY;
 8003020:	2302      	movs	r3, #2
 8003022:	e01c      	b.n	800305e <HAL_HRTIM_SoftwareReset+0x54>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800302a:	2b01      	cmp	r3, #1
 800302c:	d101      	bne.n	8003032 <HAL_HRTIM_SoftwareReset+0x28>
 800302e:	2302      	movs	r3, #2
 8003030:	e015      	b.n	800305e <HAL_HRTIM_SoftwareReset+0x54>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2202      	movs	r2, #2
 800303e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Force timer(s) registers reset */
  hhrtim->Instance->sCommonRegs.CR2 = Timers;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr

0800306a <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                     HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 800306a:	b480      	push	{r7}
 800306c:	b085      	sub	sp, #20
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
 8003072:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f023 0307 	bic.w	r3, r3, #7
 8003082:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	4313      	orrs	r3, r2
 800308c:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f023 0318 	bic.w	r3, r3, #24
 8003094:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	4313      	orrs	r3, r2
 800309e:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	6812      	ldr	r2, [r2, #0]
 80030b0:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	6852      	ldr	r2, [r2, #4]
 80030ba:	619a      	str	r2, [r3, #24]
}
 80030bc:	bf00      	nop
 80030be:	3714      	adds	r7, #20
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                         uint32_t TimerIdx ,
                                         HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b087      	sub	sp, #28
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	3301      	adds	r3, #1
 80030dc:	01db      	lsls	r3, r3, #7
 80030de:	4413      	add	r3, r2
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f023 0307 	bic.w	r3, r3, #7
 80030ea:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f023 0318 	bic.w	r3, r3, #24
 80030fc:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	4313      	orrs	r3, r2
 8003106:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	3301      	adds	r3, #1
 8003110:	01db      	lsls	r3, r3, #7
 8003112:	4413      	add	r3, r2
 8003114:	697a      	ldr	r2, [r7, #20]
 8003116:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6819      	ldr	r1, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	01db      	lsls	r3, r3, #7
 8003124:	440b      	add	r3, r1
 8003126:	3394      	adds	r3, #148	; 0x94
 8003128:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6819      	ldr	r1, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	01db      	lsls	r3, r3, #7
 8003136:	440b      	add	r3, r1
 8003138:	3398      	adds	r3, #152	; 0x98
 800313a:	601a      	str	r2, [r3, #0]
}
 800313c:	bf00      	nop
 800313e:	371c      	adds	r7, #28
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                         HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8003162:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f023 0320 	bic.w	r3, r3, #32
 800316a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	4313      	orrs	r3, r2
 8003174:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800317c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4313      	orrs	r3, r2
 8003186:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800318e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	4313      	orrs	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80031a0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload meachanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80031b2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80031c4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80031d8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031ea:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f0:	68ba      	ldr	r2, [r7, #8]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8003208:	bf00      	nop
 800320a:	3714      	adds	r7, #20
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8003214:	b480      	push	{r7}
 8003216:	b08b      	sub	sp, #44	; 0x2c
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	3301      	adds	r3, #1
 8003228:	01db      	lsls	r3, r3, #7
 800322a:	4413      	add	r3, r2
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	6811      	ldr	r1, [r2, #0]
 8003232:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	3301      	adds	r3, #1
 800323a:	01db      	lsls	r3, r3, #7
 800323c:	440b      	add	r3, r1
 800323e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	3301      	adds	r3, #1
 8003248:	01db      	lsls	r3, r3, #7
 800324a:	4413      	add	r3, r2
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	01db      	lsls	r3, r3, #7
 8003258:	4413      	add	r3, r2
 800325a:	33e8      	adds	r3, #232	; 0xe8
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	01db      	lsls	r3, r3, #7
 8003268:	4413      	add	r3, r2
 800326a:	33e4      	adds	r3, #228	; 0xe4
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8003278:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327c:	f023 0320 	bic.w	r3, r3, #32
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003288:	4313      	orrs	r3, r2
 800328a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003292:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800329a:	4313      	orrs	r3, r2
 800329c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 800329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032a4:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69db      	ldr	r3, [r3, #28]
 80032aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032ac:	4313      	orrs	r3, r2
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80032b6:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032be:	4313      	orrs	r3, r2
 80032c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload meachanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80032c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c4:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80032c8:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032d0:	4313      	orrs	r3, r2
 80032d2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 80032d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80032da:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032e2:	4313      	orrs	r3, r2
 80032e4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80032ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032f6:	d103      	bne.n	8003300 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 80032f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800330c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800330e:	4313      	orrs	r3, r2
 8003310:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8003312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003314:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003318:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800331e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003320:	4313      	orrs	r3, r2
 8003322:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8003324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003326:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 800332a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003330:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003332:	4313      	orrs	r3, r2
 8003334:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	f023 031f 	bic.w	r3, r3, #31
 800333c:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003342:	f003 031f 	and.w	r3, r3, #31
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4313      	orrs	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003352:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4313      	orrs	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003362:	2b00      	cmp	r3, #0
 8003364:	d108      	bne.n	8003378 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8003366:	6a3b      	ldr	r3, [r7, #32]
 8003368:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800336c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	6a3a      	ldr	r2, [r7, #32]
 8003374:	4313      	orrs	r3, r2
 8003376:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337c:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8003380:	d004      	beq.n	800338c <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003386:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 800338a:	d103      	bne.n	8003394 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003390:	2b40      	cmp	r3, #64	; 0x40
 8003392:	d108      	bne.n	80033a6 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 800339a:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a0:	6a3a      	ldr	r2, [r7, #32]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033aa:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	d843      	bhi.n	800343a <HRTIM_TimingUnitWaveform_Config+0x226>
 80033b2:	a201      	add	r2, pc, #4	; (adr r2, 80033b8 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 80033b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b8:	080033cd 	.word	0x080033cd
 80033bc:	080033e3 	.word	0x080033e3
 80033c0:	080033f9 	.word	0x080033f9
 80033c4:	0800340f 	.word	0x0800340f
 80033c8:	08003425 	.word	0x08003425
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80033d2:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	69fa      	ldr	r2, [r7, #28]
 80033dc:	4313      	orrs	r3, r2
 80033de:	61fb      	str	r3, [r7, #28]
      break;
 80033e0:	e02c      	b.n	800343c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033e8:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	69fa      	ldr	r2, [r7, #28]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61fb      	str	r3, [r7, #28]
      break;
 80033f6:	e021      	b.n	800343c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80033fe:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003404:	00db      	lsls	r3, r3, #3
 8003406:	69fa      	ldr	r2, [r7, #28]
 8003408:	4313      	orrs	r3, r2
 800340a:	61fb      	str	r3, [r7, #28]
      break;
 800340c:	e016      	b.n	800343c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003414:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	69fa      	ldr	r2, [r7, #28]
 800341e:	4313      	orrs	r3, r2
 8003420:	61fb      	str	r3, [r7, #28]
      break;
 8003422:	e00b      	b.n	800343c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800342a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003430:	015b      	lsls	r3, r3, #5
 8003432:	69fa      	ldr	r2, [r7, #28]
 8003434:	4313      	orrs	r3, r2
 8003436:	61fb      	str	r3, [r7, #28]
      break;
 8003438:	e000      	b.n	800343c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 800343a:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	3301      	adds	r3, #1
 8003444:	01db      	lsls	r3, r3, #7
 8003446:	4413      	add	r3, r2
 8003448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800344a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	01db      	lsls	r3, r3, #7
 8003454:	4413      	add	r3, r2
 8003456:	33e8      	adds	r3, #232	; 0xe8
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	01db      	lsls	r3, r3, #7
 8003464:	4413      	add	r3, r2
 8003466:	33e4      	adds	r3, #228	; 0xe4
 8003468:	6a3a      	ldr	r2, [r7, #32]
 800346a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	01db      	lsls	r3, r3, #7
 8003474:	4413      	add	r3, r2
 8003476:	33d4      	adds	r3, #212	; 0xd4
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	69fa      	ldr	r2, [r7, #28]
 8003482:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8003486:	bf00      	nop
 8003488:	372c      	adds	r7, #44	; 0x2c
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop

08003494 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	; 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	01db      	lsls	r3, r3, #7
 80034ae:	4413      	add	r3, r2
 80034b0:	33e4      	adds	r3, #228	; 0xe4
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	01db      	lsls	r3, r3, #7
 80034be:	4413      	add	r3, r2
 80034c0:	33b8      	adds	r3, #184	; 0xb8
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	617b      	str	r3, [r7, #20]

  switch (Output)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b10      	cmp	r3, #16
 80034ca:	d01d      	beq.n	8003508 <HRTIM_OutputConfig+0x74>
 80034cc:	2b10      	cmp	r3, #16
 80034ce:	d80b      	bhi.n	80034e8 <HRTIM_OutputConfig+0x54>
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d02c      	beq.n	800352e <HRTIM_OutputConfig+0x9a>
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d802      	bhi.n	80034de <HRTIM_OutputConfig+0x4a>
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d015      	beq.n	8003508 <HRTIM_OutputConfig+0x74>
      shift = 16U;
      break;
    }

  default:
    break;
 80034dc:	e03c      	b.n	8003558 <HRTIM_OutputConfig+0xc4>
  switch (Output)
 80034de:	2b04      	cmp	r3, #4
 80034e0:	d012      	beq.n	8003508 <HRTIM_OutputConfig+0x74>
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d023      	beq.n	800352e <HRTIM_OutputConfig+0x9a>
    break;
 80034e6:	e037      	b.n	8003558 <HRTIM_OutputConfig+0xc4>
  switch (Output)
 80034e8:	2b80      	cmp	r3, #128	; 0x80
 80034ea:	d020      	beq.n	800352e <HRTIM_OutputConfig+0x9a>
 80034ec:	2b80      	cmp	r3, #128	; 0x80
 80034ee:	d804      	bhi.n	80034fa <HRTIM_OutputConfig+0x66>
 80034f0:	2b20      	cmp	r3, #32
 80034f2:	d01c      	beq.n	800352e <HRTIM_OutputConfig+0x9a>
 80034f4:	2b40      	cmp	r3, #64	; 0x40
 80034f6:	d007      	beq.n	8003508 <HRTIM_OutputConfig+0x74>
    break;
 80034f8:	e02e      	b.n	8003558 <HRTIM_OutputConfig+0xc4>
  switch (Output)
 80034fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034fe:	d003      	beq.n	8003508 <HRTIM_OutputConfig+0x74>
 8003500:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003504:	d013      	beq.n	800352e <HRTIM_OutputConfig+0x9a>
    break;
 8003506:	e027      	b.n	8003558 <HRTIM_OutputConfig+0xc4>
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6819      	ldr	r1, [r3, #0]
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	01db      	lsls	r3, r3, #7
 8003514:	440b      	add	r3, r1
 8003516:	33bc      	adds	r3, #188	; 0xbc
 8003518:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6819      	ldr	r1, [r3, #0]
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	01db      	lsls	r3, r3, #7
 8003526:	440b      	add	r3, r1
 8003528:	33c0      	adds	r3, #192	; 0xc0
 800352a:	601a      	str	r2, [r3, #0]
      break;
 800352c:	e014      	b.n	8003558 <HRTIM_OutputConfig+0xc4>
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6819      	ldr	r1, [r3, #0]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	01db      	lsls	r3, r3, #7
 800353a:	440b      	add	r3, r1
 800353c:	33c4      	adds	r3, #196	; 0xc4
 800353e:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6819      	ldr	r1, [r3, #0]
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	01db      	lsls	r3, r3, #7
 800354c:	440b      	add	r3, r1
 800354e:	33c8      	adds	r3, #200	; 0xc8
 8003550:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8003552:	2310      	movs	r3, #16
 8003554:	61bb      	str	r3, [r7, #24]
      break;
 8003556:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8003558:	22fe      	movs	r2, #254	; 0xfe
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8003560:	43db      	mvns	r3, r3
 8003562:	69fa      	ldr	r2, [r7, #28]
 8003564:	4013      	ands	r3, r2
 8003566:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	69fa      	ldr	r2, [r7, #28]
 8003574:	4313      	orrs	r3, r2
 8003576:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	68da      	ldr	r2, [r3, #12]
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	69fa      	ldr	r2, [r7, #28]
 8003584:	4313      	orrs	r3, r2
 8003586:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	691a      	ldr	r2, [r3, #16]
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	69fa      	ldr	r2, [r7, #28]
 8003594:	4313      	orrs	r3, r2
 8003596:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	695a      	ldr	r2, [r3, #20]
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	69fa      	ldr	r2, [r7, #28]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	699a      	ldr	r2, [r3, #24]
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	69fa      	ldr	r2, [r7, #28]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d111      	bne.n	80035e4 <HRTIM_OutputConfig+0x150>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10c      	bne.n	80035e4 <HRTIM_OutputConfig+0x150>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d107      	bne.n	80035e4 <HRTIM_OutputConfig+0x150>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	69da      	ldr	r2, [r3, #28]
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	69fa      	ldr	r2, [r7, #28]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	01db      	lsls	r3, r3, #7
 80035ec:	4413      	add	r3, r2
 80035ee:	33e4      	adds	r3, #228	; 0xe4
 80035f0:	69fa      	ldr	r2, [r7, #28]
 80035f2:	601a      	str	r2, [r3, #0]
}
 80035f4:	bf00      	nop
 80035f6:	3724      	adds	r7, #36	; 0x24
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b05      	cmp	r3, #5
 800360e:	d851      	bhi.n	80036b4 <HRTIM_ForceRegistersUpdate+0xb4>
 8003610:	a201      	add	r2, pc, #4	; (adr r2, 8003618 <HRTIM_ForceRegistersUpdate+0x18>)
 8003612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003616:	bf00      	nop
 8003618:	08003647 	.word	0x08003647
 800361c:	0800365d 	.word	0x0800365d
 8003620:	08003673 	.word	0x08003673
 8003624:	08003689 	.word	0x08003689
 8003628:	0800369f 	.word	0x0800369f
 800362c:	08003631 	.word	0x08003631
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f042 0201 	orr.w	r2, r2, #1
 8003640:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8003644:	e037      	b.n	80036b6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0202 	orr.w	r2, r2, #2
 8003656:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800365a:	e02c      	b.n	80036b6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f042 0204 	orr.w	r2, r2, #4
 800366c:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8003670:	e021      	b.n	80036b6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f042 0208 	orr.w	r2, r2, #8
 8003682:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8003686:	e016      	b.n	80036b6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0210 	orr.w	r2, r2, #16
 8003698:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800369c:	e00b      	b.n	80036b6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0220 	orr.w	r2, r2, #32
 80036ae:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80036b2:	e000      	b.n	80036b6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 80036b4:	bf00      	nop
  }
}
 80036b6:	bf00      	nop
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop

080036c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	1d3b      	adds	r3, r7, #4
 80036ce:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036d0:	1d3b      	adds	r3, r7, #4
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d102      	bne.n	80036de <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	f000 bef4 	b.w	80044c6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036de:	1d3b      	adds	r3, r7, #4
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 816a 	beq.w	80039c2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80036ee:	4bb3      	ldr	r3, [pc, #716]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f003 030c 	and.w	r3, r3, #12
 80036f6:	2b04      	cmp	r3, #4
 80036f8:	d00c      	beq.n	8003714 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036fa:	4bb0      	ldr	r3, [pc, #704]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f003 030c 	and.w	r3, r3, #12
 8003702:	2b08      	cmp	r3, #8
 8003704:	d159      	bne.n	80037ba <HAL_RCC_OscConfig+0xf6>
 8003706:	4bad      	ldr	r3, [pc, #692]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800370e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003712:	d152      	bne.n	80037ba <HAL_RCC_OscConfig+0xf6>
 8003714:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003718:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003720:	fa93 f3a3 	rbit	r3, r3
 8003724:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003728:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800372c:	fab3 f383 	clz	r3, r3
 8003730:	b2db      	uxtb	r3, r3
 8003732:	095b      	lsrs	r3, r3, #5
 8003734:	b2db      	uxtb	r3, r3
 8003736:	f043 0301 	orr.w	r3, r3, #1
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b01      	cmp	r3, #1
 800373e:	d102      	bne.n	8003746 <HAL_RCC_OscConfig+0x82>
 8003740:	4b9e      	ldr	r3, [pc, #632]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	e015      	b.n	8003772 <HAL_RCC_OscConfig+0xae>
 8003746:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800374a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003752:	fa93 f3a3 	rbit	r3, r3
 8003756:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800375a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800375e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003762:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003766:	fa93 f3a3 	rbit	r3, r3
 800376a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800376e:	4b93      	ldr	r3, [pc, #588]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003776:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800377a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800377e:	fa92 f2a2 	rbit	r2, r2
 8003782:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003786:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800378a:	fab2 f282 	clz	r2, r2
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	f042 0220 	orr.w	r2, r2, #32
 8003794:	b2d2      	uxtb	r2, r2
 8003796:	f002 021f 	and.w	r2, r2, #31
 800379a:	2101      	movs	r1, #1
 800379c:	fa01 f202 	lsl.w	r2, r1, r2
 80037a0:	4013      	ands	r3, r2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f000 810c 	beq.w	80039c0 <HAL_RCC_OscConfig+0x2fc>
 80037a8:	1d3b      	adds	r3, r7, #4
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f040 8106 	bne.w	80039c0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	f000 be86 	b.w	80044c6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037ba:	1d3b      	adds	r3, r7, #4
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037c4:	d106      	bne.n	80037d4 <HAL_RCC_OscConfig+0x110>
 80037c6:	4b7d      	ldr	r3, [pc, #500]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a7c      	ldr	r2, [pc, #496]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80037cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037d0:	6013      	str	r3, [r2, #0]
 80037d2:	e030      	b.n	8003836 <HAL_RCC_OscConfig+0x172>
 80037d4:	1d3b      	adds	r3, r7, #4
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d10c      	bne.n	80037f8 <HAL_RCC_OscConfig+0x134>
 80037de:	4b77      	ldr	r3, [pc, #476]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a76      	ldr	r2, [pc, #472]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80037e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	4b74      	ldr	r3, [pc, #464]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a73      	ldr	r2, [pc, #460]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80037f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037f4:	6013      	str	r3, [r2, #0]
 80037f6:	e01e      	b.n	8003836 <HAL_RCC_OscConfig+0x172>
 80037f8:	1d3b      	adds	r3, r7, #4
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003802:	d10c      	bne.n	800381e <HAL_RCC_OscConfig+0x15a>
 8003804:	4b6d      	ldr	r3, [pc, #436]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a6c      	ldr	r2, [pc, #432]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 800380a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800380e:	6013      	str	r3, [r2, #0]
 8003810:	4b6a      	ldr	r3, [pc, #424]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a69      	ldr	r2, [pc, #420]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800381a:	6013      	str	r3, [r2, #0]
 800381c:	e00b      	b.n	8003836 <HAL_RCC_OscConfig+0x172>
 800381e:	4b67      	ldr	r3, [pc, #412]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a66      	ldr	r2, [pc, #408]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003824:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	4b64      	ldr	r3, [pc, #400]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a63      	ldr	r2, [pc, #396]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003830:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003834:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003836:	4b61      	ldr	r3, [pc, #388]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800383a:	f023 020f 	bic.w	r2, r3, #15
 800383e:	1d3b      	adds	r3, r7, #4
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	495d      	ldr	r1, [pc, #372]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003846:	4313      	orrs	r3, r2
 8003848:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800384a:	1d3b      	adds	r3, r7, #4
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d059      	beq.n	8003908 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003854:	f7fd fd86 	bl	8001364 <HAL_GetTick>
 8003858:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800385c:	e00a      	b.n	8003874 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800385e:	f7fd fd81 	bl	8001364 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b64      	cmp	r3, #100	; 0x64
 800386c:	d902      	bls.n	8003874 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	f000 be29 	b.w	80044c6 <HAL_RCC_OscConfig+0xe02>
 8003874:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003878:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003880:	fa93 f3a3 	rbit	r3, r3
 8003884:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003888:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388c:	fab3 f383 	clz	r3, r3
 8003890:	b2db      	uxtb	r3, r3
 8003892:	095b      	lsrs	r3, r3, #5
 8003894:	b2db      	uxtb	r3, r3
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	b2db      	uxtb	r3, r3
 800389c:	2b01      	cmp	r3, #1
 800389e:	d102      	bne.n	80038a6 <HAL_RCC_OscConfig+0x1e2>
 80038a0:	4b46      	ldr	r3, [pc, #280]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	e015      	b.n	80038d2 <HAL_RCC_OscConfig+0x20e>
 80038a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038aa:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ae:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80038b2:	fa93 f3a3 	rbit	r3, r3
 80038b6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80038ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038be:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80038c2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80038c6:	fa93 f3a3 	rbit	r3, r3
 80038ca:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80038ce:	4b3b      	ldr	r3, [pc, #236]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80038d6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80038da:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80038de:	fa92 f2a2 	rbit	r2, r2
 80038e2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80038e6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80038ea:	fab2 f282 	clz	r2, r2
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	f042 0220 	orr.w	r2, r2, #32
 80038f4:	b2d2      	uxtb	r2, r2
 80038f6:	f002 021f 	and.w	r2, r2, #31
 80038fa:	2101      	movs	r1, #1
 80038fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003900:	4013      	ands	r3, r2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0ab      	beq.n	800385e <HAL_RCC_OscConfig+0x19a>
 8003906:	e05c      	b.n	80039c2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003908:	f7fd fd2c 	bl	8001364 <HAL_GetTick>
 800390c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003910:	e00a      	b.n	8003928 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003912:	f7fd fd27 	bl	8001364 <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b64      	cmp	r3, #100	; 0x64
 8003920:	d902      	bls.n	8003928 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	f000 bdcf 	b.w	80044c6 <HAL_RCC_OscConfig+0xe02>
 8003928:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800392c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003930:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003934:	fa93 f3a3 	rbit	r3, r3
 8003938:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800393c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003940:	fab3 f383 	clz	r3, r3
 8003944:	b2db      	uxtb	r3, r3
 8003946:	095b      	lsrs	r3, r3, #5
 8003948:	b2db      	uxtb	r3, r3
 800394a:	f043 0301 	orr.w	r3, r3, #1
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b01      	cmp	r3, #1
 8003952:	d102      	bne.n	800395a <HAL_RCC_OscConfig+0x296>
 8003954:	4b19      	ldr	r3, [pc, #100]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	e015      	b.n	8003986 <HAL_RCC_OscConfig+0x2c2>
 800395a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800395e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003962:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003966:	fa93 f3a3 	rbit	r3, r3
 800396a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800396e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003972:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003976:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800397a:	fa93 f3a3 	rbit	r3, r3
 800397e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003982:	4b0e      	ldr	r3, [pc, #56]	; (80039bc <HAL_RCC_OscConfig+0x2f8>)
 8003984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003986:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800398a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800398e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003992:	fa92 f2a2 	rbit	r2, r2
 8003996:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800399a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800399e:	fab2 f282 	clz	r2, r2
 80039a2:	b2d2      	uxtb	r2, r2
 80039a4:	f042 0220 	orr.w	r2, r2, #32
 80039a8:	b2d2      	uxtb	r2, r2
 80039aa:	f002 021f 	and.w	r2, r2, #31
 80039ae:	2101      	movs	r1, #1
 80039b0:	fa01 f202 	lsl.w	r2, r1, r2
 80039b4:	4013      	ands	r3, r2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1ab      	bne.n	8003912 <HAL_RCC_OscConfig+0x24e>
 80039ba:	e002      	b.n	80039c2 <HAL_RCC_OscConfig+0x2fe>
 80039bc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039c2:	1d3b      	adds	r3, r7, #4
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f000 816f 	beq.w	8003cb0 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80039d2:	4bd0      	ldr	r3, [pc, #832]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f003 030c 	and.w	r3, r3, #12
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00b      	beq.n	80039f6 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80039de:	4bcd      	ldr	r3, [pc, #820]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 030c 	and.w	r3, r3, #12
 80039e6:	2b08      	cmp	r3, #8
 80039e8:	d16c      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x400>
 80039ea:	4bca      	ldr	r3, [pc, #808]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d166      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x400>
 80039f6:	2302      	movs	r3, #2
 80039f8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003a00:	fa93 f3a3 	rbit	r3, r3
 8003a04:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003a08:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a0c:	fab3 f383 	clz	r3, r3
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	095b      	lsrs	r3, r3, #5
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	f043 0301 	orr.w	r3, r3, #1
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d102      	bne.n	8003a26 <HAL_RCC_OscConfig+0x362>
 8003a20:	4bbc      	ldr	r3, [pc, #752]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	e013      	b.n	8003a4e <HAL_RCC_OscConfig+0x38a>
 8003a26:	2302      	movs	r3, #2
 8003a28:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003a30:	fa93 f3a3 	rbit	r3, r3
 8003a34:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003a38:	2302      	movs	r3, #2
 8003a3a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003a3e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003a42:	fa93 f3a3 	rbit	r3, r3
 8003a46:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003a4a:	4bb2      	ldr	r3, [pc, #712]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003a54:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003a58:	fa92 f2a2 	rbit	r2, r2
 8003a5c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003a60:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003a64:	fab2 f282 	clz	r2, r2
 8003a68:	b2d2      	uxtb	r2, r2
 8003a6a:	f042 0220 	orr.w	r2, r2, #32
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	f002 021f 	and.w	r2, r2, #31
 8003a74:	2101      	movs	r1, #1
 8003a76:	fa01 f202 	lsl.w	r2, r1, r2
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d007      	beq.n	8003a90 <HAL_RCC_OscConfig+0x3cc>
 8003a80:	1d3b      	adds	r3, r7, #4
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d002      	beq.n	8003a90 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	f000 bd1b 	b.w	80044c6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a90:	4ba0      	ldr	r3, [pc, #640]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a98:	1d3b      	adds	r3, r7, #4
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	21f8      	movs	r1, #248	; 0xf8
 8003aa0:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa4:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003aa8:	fa91 f1a1 	rbit	r1, r1
 8003aac:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003ab0:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003ab4:	fab1 f181 	clz	r1, r1
 8003ab8:	b2c9      	uxtb	r1, r1
 8003aba:	408b      	lsls	r3, r1
 8003abc:	4995      	ldr	r1, [pc, #596]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac2:	e0f5      	b.n	8003cb0 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ac4:	1d3b      	adds	r3, r7, #4
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 8085 	beq.w	8003bda <HAL_RCC_OscConfig+0x516>
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003ada:	fa93 f3a3 	rbit	r3, r3
 8003ade:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003ae2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ae6:	fab3 f383 	clz	r3, r3
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003af0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	461a      	mov	r2, r3
 8003af8:	2301      	movs	r3, #1
 8003afa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afc:	f7fd fc32 	bl	8001364 <HAL_GetTick>
 8003b00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b04:	e00a      	b.n	8003b1c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b06:	f7fd fc2d 	bl	8001364 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d902      	bls.n	8003b1c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	f000 bcd5 	b.w	80044c6 <HAL_RCC_OscConfig+0xe02>
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b22:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003b26:	fa93 f3a3 	rbit	r3, r3
 8003b2a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003b2e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b32:	fab3 f383 	clz	r3, r3
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	095b      	lsrs	r3, r3, #5
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	f043 0301 	orr.w	r3, r3, #1
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d102      	bne.n	8003b4c <HAL_RCC_OscConfig+0x488>
 8003b46:	4b73      	ldr	r3, [pc, #460]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	e013      	b.n	8003b74 <HAL_RCC_OscConfig+0x4b0>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b52:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003b5e:	2302      	movs	r3, #2
 8003b60:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003b64:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003b68:	fa93 f3a3 	rbit	r3, r3
 8003b6c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003b70:	4b68      	ldr	r3, [pc, #416]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b74:	2202      	movs	r2, #2
 8003b76:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003b7a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003b7e:	fa92 f2a2 	rbit	r2, r2
 8003b82:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003b86:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003b8a:	fab2 f282 	clz	r2, r2
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	f042 0220 	orr.w	r2, r2, #32
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	f002 021f 	and.w	r2, r2, #31
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d0af      	beq.n	8003b06 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba6:	4b5b      	ldr	r3, [pc, #364]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bae:	1d3b      	adds	r3, r7, #4
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	21f8      	movs	r1, #248	; 0xf8
 8003bb6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bba:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003bbe:	fa91 f1a1 	rbit	r1, r1
 8003bc2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003bc6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003bca:	fab1 f181 	clz	r1, r1
 8003bce:	b2c9      	uxtb	r1, r1
 8003bd0:	408b      	lsls	r3, r1
 8003bd2:	4950      	ldr	r1, [pc, #320]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	600b      	str	r3, [r1, #0]
 8003bd8:	e06a      	b.n	8003cb0 <HAL_RCC_OscConfig+0x5ec>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003be4:	fa93 f3a3 	rbit	r3, r3
 8003be8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003bec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bf0:	fab3 f383 	clz	r3, r3
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bfa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	461a      	mov	r2, r3
 8003c02:	2300      	movs	r3, #0
 8003c04:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c06:	f7fd fbad 	bl	8001364 <HAL_GetTick>
 8003c0a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c0e:	e00a      	b.n	8003c26 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c10:	f7fd fba8 	bl	8001364 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d902      	bls.n	8003c26 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	f000 bc50 	b.w	80044c6 <HAL_RCC_OscConfig+0xe02>
 8003c26:	2302      	movs	r3, #2
 8003c28:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003c30:	fa93 f3a3 	rbit	r3, r3
 8003c34:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003c38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c3c:	fab3 f383 	clz	r3, r3
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	095b      	lsrs	r3, r3, #5
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	f043 0301 	orr.w	r3, r3, #1
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d102      	bne.n	8003c56 <HAL_RCC_OscConfig+0x592>
 8003c50:	4b30      	ldr	r3, [pc, #192]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	e013      	b.n	8003c7e <HAL_RCC_OscConfig+0x5ba>
 8003c56:	2302      	movs	r3, #2
 8003c58:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003c60:	fa93 f3a3 	rbit	r3, r3
 8003c64:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003c68:	2302      	movs	r3, #2
 8003c6a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003c6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003c72:	fa93 f3a3 	rbit	r3, r3
 8003c76:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003c7a:	4b26      	ldr	r3, [pc, #152]	; (8003d14 <HAL_RCC_OscConfig+0x650>)
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	2202      	movs	r2, #2
 8003c80:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003c84:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003c88:	fa92 f2a2 	rbit	r2, r2
 8003c8c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003c90:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003c94:	fab2 f282 	clz	r2, r2
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	f042 0220 	orr.w	r2, r2, #32
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	f002 021f 	and.w	r2, r2, #31
 8003ca4:	2101      	movs	r1, #1
 8003ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8003caa:	4013      	ands	r3, r2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1af      	bne.n	8003c10 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cb0:	1d3b      	adds	r3, r7, #4
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 80da 	beq.w	8003e74 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cc0:	1d3b      	adds	r3, r7, #4
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d069      	beq.n	8003d9e <HAL_RCC_OscConfig+0x6da>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003cd4:	fa93 f3a3 	rbit	r3, r3
 8003cd8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003cdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ce0:	fab3 f383 	clz	r3, r3
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <HAL_RCC_OscConfig+0x654>)
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	461a      	mov	r2, r3
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf4:	f7fd fb36 	bl	8001364 <HAL_GetTick>
 8003cf8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cfc:	e00e      	b.n	8003d1c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cfe:	f7fd fb31 	bl	8001364 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d906      	bls.n	8003d1c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e3d9      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
 8003d12:	bf00      	nop
 8003d14:	40021000 	.word	0x40021000
 8003d18:	10908120 	.word	0x10908120
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d22:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003d26:	fa93 f3a3 	rbit	r3, r3
 8003d2a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003d2e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003d32:	2202      	movs	r2, #2
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	fa93 f2a3 	rbit	r2, r3
 8003d40:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003d44:	601a      	str	r2, [r3, #0]
 8003d46:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003d4a:	2202      	movs	r2, #2
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	fa93 f2a3 	rbit	r2, r3
 8003d58:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003d5c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d5e:	4ba5      	ldr	r3, [pc, #660]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003d60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d62:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003d66:	2102      	movs	r1, #2
 8003d68:	6019      	str	r1, [r3, #0]
 8003d6a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	fa93 f1a3 	rbit	r1, r3
 8003d74:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003d78:	6019      	str	r1, [r3, #0]
  return result;
 8003d7a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	fab3 f383 	clz	r3, r3
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	f003 031f 	and.w	r3, r3, #31
 8003d90:	2101      	movs	r1, #1
 8003d92:	fa01 f303 	lsl.w	r3, r1, r3
 8003d96:	4013      	ands	r3, r2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d0b0      	beq.n	8003cfe <HAL_RCC_OscConfig+0x63a>
 8003d9c:	e06a      	b.n	8003e74 <HAL_RCC_OscConfig+0x7b0>
 8003d9e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003da2:	2201      	movs	r2, #1
 8003da4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	fa93 f2a3 	rbit	r2, r3
 8003db0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003db4:	601a      	str	r2, [r3, #0]
  return result;
 8003db6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003dba:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dbc:	fab3 f383 	clz	r3, r3
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	4b8c      	ldr	r3, [pc, #560]	; (8003ff8 <HAL_RCC_OscConfig+0x934>)
 8003dc6:	4413      	add	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	461a      	mov	r2, r3
 8003dcc:	2300      	movs	r3, #0
 8003dce:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd0:	f7fd fac8 	bl	8001364 <HAL_GetTick>
 8003dd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd8:	e009      	b.n	8003dee <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dda:	f7fd fac3 	bl	8001364 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e36b      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
 8003dee:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003df2:	2202      	movs	r2, #2
 8003df4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	fa93 f2a3 	rbit	r2, r3
 8003e00:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	fa93 f2a3 	rbit	r2, r3
 8003e18:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003e22:	2202      	movs	r2, #2
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	fa93 f2a3 	rbit	r2, r3
 8003e30:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003e34:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e36:	4b6f      	ldr	r3, [pc, #444]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003e38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e3a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003e3e:	2102      	movs	r1, #2
 8003e40:	6019      	str	r1, [r3, #0]
 8003e42:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	fa93 f1a3 	rbit	r1, r3
 8003e4c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003e50:	6019      	str	r1, [r3, #0]
  return result;
 8003e52:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	fab3 f383 	clz	r3, r3
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	f003 031f 	and.w	r3, r3, #31
 8003e68:	2101      	movs	r1, #1
 8003e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6e:	4013      	ands	r3, r2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1b2      	bne.n	8003dda <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e74:	1d3b      	adds	r3, r7, #4
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0304 	and.w	r3, r3, #4
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f000 8158 	beq.w	8004134 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e84:	2300      	movs	r3, #0
 8003e86:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e8a:	4b5a      	ldr	r3, [pc, #360]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d112      	bne.n	8003ebc <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e96:	4b57      	ldr	r3, [pc, #348]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	4a56      	ldr	r2, [pc, #344]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003e9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ea0:	61d3      	str	r3, [r2, #28]
 8003ea2:	4b54      	ldr	r3, [pc, #336]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003eaa:	f107 0308 	add.w	r3, r7, #8
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	f107 0308 	add.w	r3, r7, #8
 8003eb4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ebc:	4b4f      	ldr	r3, [pc, #316]	; (8003ffc <HAL_RCC_OscConfig+0x938>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d11a      	bne.n	8003efe <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ec8:	4b4c      	ldr	r3, [pc, #304]	; (8003ffc <HAL_RCC_OscConfig+0x938>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a4b      	ldr	r2, [pc, #300]	; (8003ffc <HAL_RCC_OscConfig+0x938>)
 8003ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ed2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ed4:	f7fd fa46 	bl	8001364 <HAL_GetTick>
 8003ed8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003edc:	e009      	b.n	8003ef2 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ede:	f7fd fa41 	bl	8001364 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b64      	cmp	r3, #100	; 0x64
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e2e9      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef2:	4b42      	ldr	r3, [pc, #264]	; (8003ffc <HAL_RCC_OscConfig+0x938>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0ef      	beq.n	8003ede <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003efe:	1d3b      	adds	r3, r7, #4
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d106      	bne.n	8003f16 <HAL_RCC_OscConfig+0x852>
 8003f08:	4b3a      	ldr	r3, [pc, #232]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	4a39      	ldr	r2, [pc, #228]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f0e:	f043 0301 	orr.w	r3, r3, #1
 8003f12:	6213      	str	r3, [r2, #32]
 8003f14:	e02f      	b.n	8003f76 <HAL_RCC_OscConfig+0x8b2>
 8003f16:	1d3b      	adds	r3, r7, #4
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10c      	bne.n	8003f3a <HAL_RCC_OscConfig+0x876>
 8003f20:	4b34      	ldr	r3, [pc, #208]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	4a33      	ldr	r2, [pc, #204]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f26:	f023 0301 	bic.w	r3, r3, #1
 8003f2a:	6213      	str	r3, [r2, #32]
 8003f2c:	4b31      	ldr	r3, [pc, #196]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	4a30      	ldr	r2, [pc, #192]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f32:	f023 0304 	bic.w	r3, r3, #4
 8003f36:	6213      	str	r3, [r2, #32]
 8003f38:	e01d      	b.n	8003f76 <HAL_RCC_OscConfig+0x8b2>
 8003f3a:	1d3b      	adds	r3, r7, #4
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	2b05      	cmp	r3, #5
 8003f42:	d10c      	bne.n	8003f5e <HAL_RCC_OscConfig+0x89a>
 8003f44:	4b2b      	ldr	r3, [pc, #172]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	4a2a      	ldr	r2, [pc, #168]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f4a:	f043 0304 	orr.w	r3, r3, #4
 8003f4e:	6213      	str	r3, [r2, #32]
 8003f50:	4b28      	ldr	r3, [pc, #160]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f52:	6a1b      	ldr	r3, [r3, #32]
 8003f54:	4a27      	ldr	r2, [pc, #156]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f56:	f043 0301 	orr.w	r3, r3, #1
 8003f5a:	6213      	str	r3, [r2, #32]
 8003f5c:	e00b      	b.n	8003f76 <HAL_RCC_OscConfig+0x8b2>
 8003f5e:	4b25      	ldr	r3, [pc, #148]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	4a24      	ldr	r2, [pc, #144]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f64:	f023 0301 	bic.w	r3, r3, #1
 8003f68:	6213      	str	r3, [r2, #32]
 8003f6a:	4b22      	ldr	r3, [pc, #136]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	4a21      	ldr	r2, [pc, #132]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003f70:	f023 0304 	bic.w	r3, r3, #4
 8003f74:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f76:	1d3b      	adds	r3, r7, #4
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d06b      	beq.n	8004058 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f80:	f7fd f9f0 	bl	8001364 <HAL_GetTick>
 8003f84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f88:	e00b      	b.n	8003fa2 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f8a:	f7fd f9eb 	bl	8001364 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e291      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
 8003fa2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003faa:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	fa93 f2a3 	rbit	r2, r3
 8003fb4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	fa93 f2a3 	rbit	r2, r3
 8003fcc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003fd0:	601a      	str	r2, [r3, #0]
  return result;
 8003fd2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003fd6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fd8:	fab3 f383 	clz	r3, r3
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	f043 0302 	orr.w	r3, r3, #2
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d109      	bne.n	8004000 <HAL_RCC_OscConfig+0x93c>
 8003fec:	4b01      	ldr	r3, [pc, #4]	; (8003ff4 <HAL_RCC_OscConfig+0x930>)
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	e014      	b.n	800401c <HAL_RCC_OscConfig+0x958>
 8003ff2:	bf00      	nop
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	10908120 	.word	0x10908120
 8003ffc:	40007000 	.word	0x40007000
 8004000:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004004:	2202      	movs	r2, #2
 8004006:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004008:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	fa93 f2a3 	rbit	r2, r3
 8004012:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004016:	601a      	str	r2, [r3, #0]
 8004018:	4bbb      	ldr	r3, [pc, #748]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 800401a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004020:	2102      	movs	r1, #2
 8004022:	6011      	str	r1, [r2, #0]
 8004024:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004028:	6812      	ldr	r2, [r2, #0]
 800402a:	fa92 f1a2 	rbit	r1, r2
 800402e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004032:	6011      	str	r1, [r2, #0]
  return result;
 8004034:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004038:	6812      	ldr	r2, [r2, #0]
 800403a:	fab2 f282 	clz	r2, r2
 800403e:	b2d2      	uxtb	r2, r2
 8004040:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004044:	b2d2      	uxtb	r2, r2
 8004046:	f002 021f 	and.w	r2, r2, #31
 800404a:	2101      	movs	r1, #1
 800404c:	fa01 f202 	lsl.w	r2, r1, r2
 8004050:	4013      	ands	r3, r2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d099      	beq.n	8003f8a <HAL_RCC_OscConfig+0x8c6>
 8004056:	e063      	b.n	8004120 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004058:	f7fd f984 	bl	8001364 <HAL_GetTick>
 800405c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004060:	e00b      	b.n	800407a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004062:	f7fd f97f 	bl	8001364 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004072:	4293      	cmp	r3, r2
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e225      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
 800407a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800407e:	2202      	movs	r2, #2
 8004080:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004082:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	fa93 f2a3 	rbit	r2, r3
 800408c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004096:	2202      	movs	r2, #2
 8004098:	601a      	str	r2, [r3, #0]
 800409a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	fa93 f2a3 	rbit	r2, r3
 80040a4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80040a8:	601a      	str	r2, [r3, #0]
  return result;
 80040aa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80040ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b0:	fab3 f383 	clz	r3, r3
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	f043 0302 	orr.w	r3, r3, #2
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d102      	bne.n	80040ca <HAL_RCC_OscConfig+0xa06>
 80040c4:	4b90      	ldr	r3, [pc, #576]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	e00d      	b.n	80040e6 <HAL_RCC_OscConfig+0xa22>
 80040ca:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80040ce:	2202      	movs	r2, #2
 80040d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	fa93 f2a3 	rbit	r2, r3
 80040dc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	4b89      	ldr	r3, [pc, #548]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 80040e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80040ea:	2102      	movs	r1, #2
 80040ec:	6011      	str	r1, [r2, #0]
 80040ee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80040f2:	6812      	ldr	r2, [r2, #0]
 80040f4:	fa92 f1a2 	rbit	r1, r2
 80040f8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80040fc:	6011      	str	r1, [r2, #0]
  return result;
 80040fe:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004102:	6812      	ldr	r2, [r2, #0]
 8004104:	fab2 f282 	clz	r2, r2
 8004108:	b2d2      	uxtb	r2, r2
 800410a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	f002 021f 	and.w	r2, r2, #31
 8004114:	2101      	movs	r1, #1
 8004116:	fa01 f202 	lsl.w	r2, r1, r2
 800411a:	4013      	ands	r3, r2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1a0      	bne.n	8004062 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004120:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004124:	2b01      	cmp	r3, #1
 8004126:	d105      	bne.n	8004134 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004128:	4b77      	ldr	r3, [pc, #476]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 800412a:	69db      	ldr	r3, [r3, #28]
 800412c:	4a76      	ldr	r2, [pc, #472]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 800412e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004132:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004134:	1d3b      	adds	r3, r7, #4
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 81c2 	beq.w	80044c4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004140:	4b71      	ldr	r3, [pc, #452]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f003 030c 	and.w	r3, r3, #12
 8004148:	2b08      	cmp	r3, #8
 800414a:	f000 819c 	beq.w	8004486 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800414e:	1d3b      	adds	r3, r7, #4
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	2b02      	cmp	r3, #2
 8004156:	f040 8114 	bne.w	8004382 <HAL_RCC_OscConfig+0xcbe>
 800415a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800415e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004162:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004164:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	fa93 f2a3 	rbit	r2, r3
 800416e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004172:	601a      	str	r2, [r3, #0]
  return result;
 8004174:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004178:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800417a:	fab3 f383 	clz	r3, r3
 800417e:	b2db      	uxtb	r3, r3
 8004180:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004184:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	461a      	mov	r2, r3
 800418c:	2300      	movs	r3, #0
 800418e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004190:	f7fd f8e8 	bl	8001364 <HAL_GetTick>
 8004194:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004198:	e009      	b.n	80041ae <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800419a:	f7fd f8e3 	bl	8001364 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e18b      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
 80041ae:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80041b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	fa93 f2a3 	rbit	r2, r3
 80041c2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80041c6:	601a      	str	r2, [r3, #0]
  return result;
 80041c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80041cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041ce:	fab3 f383 	clz	r3, r3
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	095b      	lsrs	r3, r3, #5
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	f043 0301 	orr.w	r3, r3, #1
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d102      	bne.n	80041e8 <HAL_RCC_OscConfig+0xb24>
 80041e2:	4b49      	ldr	r3, [pc, #292]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	e01b      	b.n	8004220 <HAL_RCC_OscConfig+0xb5c>
 80041e8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80041ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	fa93 f2a3 	rbit	r2, r3
 80041fc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004206:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800420a:	601a      	str	r2, [r3, #0]
 800420c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	fa93 f2a3 	rbit	r2, r3
 8004216:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	4b3a      	ldr	r3, [pc, #232]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 800421e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004220:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004224:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004228:	6011      	str	r1, [r2, #0]
 800422a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800422e:	6812      	ldr	r2, [r2, #0]
 8004230:	fa92 f1a2 	rbit	r1, r2
 8004234:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004238:	6011      	str	r1, [r2, #0]
  return result;
 800423a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800423e:	6812      	ldr	r2, [r2, #0]
 8004240:	fab2 f282 	clz	r2, r2
 8004244:	b2d2      	uxtb	r2, r2
 8004246:	f042 0220 	orr.w	r2, r2, #32
 800424a:	b2d2      	uxtb	r2, r2
 800424c:	f002 021f 	and.w	r2, r2, #31
 8004250:	2101      	movs	r1, #1
 8004252:	fa01 f202 	lsl.w	r2, r1, r2
 8004256:	4013      	ands	r3, r2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d19e      	bne.n	800419a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800425c:	4b2a      	ldr	r3, [pc, #168]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004264:	1d3b      	adds	r3, r7, #4
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800426a:	1d3b      	adds	r3, r7, #4
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	430b      	orrs	r3, r1
 8004272:	4925      	ldr	r1, [pc, #148]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 8004274:	4313      	orrs	r3, r2
 8004276:	604b      	str	r3, [r1, #4]
 8004278:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800427c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004280:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004282:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	fa93 f2a3 	rbit	r2, r3
 800428c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004290:	601a      	str	r2, [r3, #0]
  return result;
 8004292:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004296:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004298:	fab3 f383 	clz	r3, r3
 800429c:	b2db      	uxtb	r3, r3
 800429e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80042a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	461a      	mov	r2, r3
 80042aa:	2301      	movs	r3, #1
 80042ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ae:	f7fd f859 	bl	8001364 <HAL_GetTick>
 80042b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042b6:	e009      	b.n	80042cc <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042b8:	f7fd f854 	bl	8001364 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e0fc      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
 80042cc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80042d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80042d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	fa93 f2a3 	rbit	r2, r3
 80042e0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80042e4:	601a      	str	r2, [r3, #0]
  return result;
 80042e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80042ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042ec:	fab3 f383 	clz	r3, r3
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	095b      	lsrs	r3, r3, #5
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	f043 0301 	orr.w	r3, r3, #1
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d105      	bne.n	800430c <HAL_RCC_OscConfig+0xc48>
 8004300:	4b01      	ldr	r3, [pc, #4]	; (8004308 <HAL_RCC_OscConfig+0xc44>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	e01e      	b.n	8004344 <HAL_RCC_OscConfig+0xc80>
 8004306:	bf00      	nop
 8004308:	40021000 	.word	0x40021000
 800430c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004310:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004314:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004316:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	fa93 f2a3 	rbit	r2, r3
 8004320:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004324:	601a      	str	r2, [r3, #0]
 8004326:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800432a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	fa93 f2a3 	rbit	r2, r3
 800433a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	4b63      	ldr	r3, [pc, #396]	; (80044d0 <HAL_RCC_OscConfig+0xe0c>)
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004348:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800434c:	6011      	str	r1, [r2, #0]
 800434e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004352:	6812      	ldr	r2, [r2, #0]
 8004354:	fa92 f1a2 	rbit	r1, r2
 8004358:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800435c:	6011      	str	r1, [r2, #0]
  return result;
 800435e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004362:	6812      	ldr	r2, [r2, #0]
 8004364:	fab2 f282 	clz	r2, r2
 8004368:	b2d2      	uxtb	r2, r2
 800436a:	f042 0220 	orr.w	r2, r2, #32
 800436e:	b2d2      	uxtb	r2, r2
 8004370:	f002 021f 	and.w	r2, r2, #31
 8004374:	2101      	movs	r1, #1
 8004376:	fa01 f202 	lsl.w	r2, r1, r2
 800437a:	4013      	ands	r3, r2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d09b      	beq.n	80042b8 <HAL_RCC_OscConfig+0xbf4>
 8004380:	e0a0      	b.n	80044c4 <HAL_RCC_OscConfig+0xe00>
 8004382:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004386:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800438a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	fa93 f2a3 	rbit	r2, r3
 8004396:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800439a:	601a      	str	r2, [r3, #0]
  return result;
 800439c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80043a0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043a2:	fab3 f383 	clz	r3, r3
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80043ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	461a      	mov	r2, r3
 80043b4:	2300      	movs	r3, #0
 80043b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b8:	f7fc ffd4 	bl	8001364 <HAL_GetTick>
 80043bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043c0:	e009      	b.n	80043d6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043c2:	f7fc ffcf 	bl	8001364 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e077      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
 80043d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80043da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80043de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	fa93 f2a3 	rbit	r2, r3
 80043ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043ee:	601a      	str	r2, [r3, #0]
  return result;
 80043f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043f6:	fab3 f383 	clz	r3, r3
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	095b      	lsrs	r3, r3, #5
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	f043 0301 	orr.w	r3, r3, #1
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b01      	cmp	r3, #1
 8004408:	d102      	bne.n	8004410 <HAL_RCC_OscConfig+0xd4c>
 800440a:	4b31      	ldr	r3, [pc, #196]	; (80044d0 <HAL_RCC_OscConfig+0xe0c>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	e01b      	b.n	8004448 <HAL_RCC_OscConfig+0xd84>
 8004410:	f107 0320 	add.w	r3, r7, #32
 8004414:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004418:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800441a:	f107 0320 	add.w	r3, r7, #32
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	fa93 f2a3 	rbit	r2, r3
 8004424:	f107 031c 	add.w	r3, r7, #28
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	f107 0318 	add.w	r3, r7, #24
 800442e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004432:	601a      	str	r2, [r3, #0]
 8004434:	f107 0318 	add.w	r3, r7, #24
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	fa93 f2a3 	rbit	r2, r3
 800443e:	f107 0314 	add.w	r3, r7, #20
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	4b22      	ldr	r3, [pc, #136]	; (80044d0 <HAL_RCC_OscConfig+0xe0c>)
 8004446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004448:	f107 0210 	add.w	r2, r7, #16
 800444c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004450:	6011      	str	r1, [r2, #0]
 8004452:	f107 0210 	add.w	r2, r7, #16
 8004456:	6812      	ldr	r2, [r2, #0]
 8004458:	fa92 f1a2 	rbit	r1, r2
 800445c:	f107 020c 	add.w	r2, r7, #12
 8004460:	6011      	str	r1, [r2, #0]
  return result;
 8004462:	f107 020c 	add.w	r2, r7, #12
 8004466:	6812      	ldr	r2, [r2, #0]
 8004468:	fab2 f282 	clz	r2, r2
 800446c:	b2d2      	uxtb	r2, r2
 800446e:	f042 0220 	orr.w	r2, r2, #32
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	f002 021f 	and.w	r2, r2, #31
 8004478:	2101      	movs	r1, #1
 800447a:	fa01 f202 	lsl.w	r2, r1, r2
 800447e:	4013      	ands	r3, r2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d19e      	bne.n	80043c2 <HAL_RCC_OscConfig+0xcfe>
 8004484:	e01e      	b.n	80044c4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004486:	1d3b      	adds	r3, r7, #4
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d101      	bne.n	8004494 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e018      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004494:	4b0e      	ldr	r3, [pc, #56]	; (80044d0 <HAL_RCC_OscConfig+0xe0c>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800449c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80044a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80044a4:	1d3b      	adds	r3, r7, #4
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d108      	bne.n	80044c0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80044ae:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80044b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80044b6:	1d3b      	adds	r3, r7, #4
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80044bc:	429a      	cmp	r2, r3
 80044be:	d001      	beq.n	80044c4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e000      	b.n	80044c6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	40021000 	.word	0x40021000

080044d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b09e      	sub	sp, #120	; 0x78
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80044de:	2300      	movs	r3, #0
 80044e0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d101      	bne.n	80044ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e162      	b.n	80047b2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044ec:	4b90      	ldr	r3, [pc, #576]	; (8004730 <HAL_RCC_ClockConfig+0x25c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	683a      	ldr	r2, [r7, #0]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d910      	bls.n	800451c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044fa:	4b8d      	ldr	r3, [pc, #564]	; (8004730 <HAL_RCC_ClockConfig+0x25c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f023 0207 	bic.w	r2, r3, #7
 8004502:	498b      	ldr	r1, [pc, #556]	; (8004730 <HAL_RCC_ClockConfig+0x25c>)
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	4313      	orrs	r3, r2
 8004508:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800450a:	4b89      	ldr	r3, [pc, #548]	; (8004730 <HAL_RCC_ClockConfig+0x25c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0307 	and.w	r3, r3, #7
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	429a      	cmp	r2, r3
 8004516:	d001      	beq.n	800451c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e14a      	b.n	80047b2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	2b00      	cmp	r3, #0
 8004526:	d008      	beq.n	800453a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004528:	4b82      	ldr	r3, [pc, #520]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	497f      	ldr	r1, [pc, #508]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 8004536:	4313      	orrs	r3, r2
 8004538:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 80dc 	beq.w	8004700 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d13c      	bne.n	80045ca <HAL_RCC_ClockConfig+0xf6>
 8004550:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004554:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004556:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004558:	fa93 f3a3 	rbit	r3, r3
 800455c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800455e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004560:	fab3 f383 	clz	r3, r3
 8004564:	b2db      	uxtb	r3, r3
 8004566:	095b      	lsrs	r3, r3, #5
 8004568:	b2db      	uxtb	r3, r3
 800456a:	f043 0301 	orr.w	r3, r3, #1
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b01      	cmp	r3, #1
 8004572:	d102      	bne.n	800457a <HAL_RCC_ClockConfig+0xa6>
 8004574:	4b6f      	ldr	r3, [pc, #444]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	e00f      	b.n	800459a <HAL_RCC_ClockConfig+0xc6>
 800457a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800457e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004580:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004582:	fa93 f3a3 	rbit	r3, r3
 8004586:	667b      	str	r3, [r7, #100]	; 0x64
 8004588:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800458c:	663b      	str	r3, [r7, #96]	; 0x60
 800458e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004590:	fa93 f3a3 	rbit	r3, r3
 8004594:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004596:	4b67      	ldr	r3, [pc, #412]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800459e:	65ba      	str	r2, [r7, #88]	; 0x58
 80045a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80045a2:	fa92 f2a2 	rbit	r2, r2
 80045a6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80045a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80045aa:	fab2 f282 	clz	r2, r2
 80045ae:	b2d2      	uxtb	r2, r2
 80045b0:	f042 0220 	orr.w	r2, r2, #32
 80045b4:	b2d2      	uxtb	r2, r2
 80045b6:	f002 021f 	and.w	r2, r2, #31
 80045ba:	2101      	movs	r1, #1
 80045bc:	fa01 f202 	lsl.w	r2, r1, r2
 80045c0:	4013      	ands	r3, r2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d17b      	bne.n	80046be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e0f3      	b.n	80047b2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d13c      	bne.n	800464c <HAL_RCC_ClockConfig+0x178>
 80045d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80045d6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045da:	fa93 f3a3 	rbit	r3, r3
 80045de:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80045e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045e2:	fab3 f383 	clz	r3, r3
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	095b      	lsrs	r3, r3, #5
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	f043 0301 	orr.w	r3, r3, #1
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d102      	bne.n	80045fc <HAL_RCC_ClockConfig+0x128>
 80045f6:	4b4f      	ldr	r3, [pc, #316]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	e00f      	b.n	800461c <HAL_RCC_ClockConfig+0x148>
 80045fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004600:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004602:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004604:	fa93 f3a3 	rbit	r3, r3
 8004608:	647b      	str	r3, [r7, #68]	; 0x44
 800460a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800460e:	643b      	str	r3, [r7, #64]	; 0x40
 8004610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004612:	fa93 f3a3 	rbit	r3, r3
 8004616:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004618:	4b46      	ldr	r3, [pc, #280]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 800461a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004620:	63ba      	str	r2, [r7, #56]	; 0x38
 8004622:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004624:	fa92 f2a2 	rbit	r2, r2
 8004628:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800462a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800462c:	fab2 f282 	clz	r2, r2
 8004630:	b2d2      	uxtb	r2, r2
 8004632:	f042 0220 	orr.w	r2, r2, #32
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	f002 021f 	and.w	r2, r2, #31
 800463c:	2101      	movs	r1, #1
 800463e:	fa01 f202 	lsl.w	r2, r1, r2
 8004642:	4013      	ands	r3, r2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d13a      	bne.n	80046be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e0b2      	b.n	80047b2 <HAL_RCC_ClockConfig+0x2de>
 800464c:	2302      	movs	r3, #2
 800464e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004652:	fa93 f3a3 	rbit	r3, r3
 8004656:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800465a:	fab3 f383 	clz	r3, r3
 800465e:	b2db      	uxtb	r3, r3
 8004660:	095b      	lsrs	r3, r3, #5
 8004662:	b2db      	uxtb	r3, r3
 8004664:	f043 0301 	orr.w	r3, r3, #1
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b01      	cmp	r3, #1
 800466c:	d102      	bne.n	8004674 <HAL_RCC_ClockConfig+0x1a0>
 800466e:	4b31      	ldr	r3, [pc, #196]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	e00d      	b.n	8004690 <HAL_RCC_ClockConfig+0x1bc>
 8004674:	2302      	movs	r3, #2
 8004676:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467a:	fa93 f3a3 	rbit	r3, r3
 800467e:	627b      	str	r3, [r7, #36]	; 0x24
 8004680:	2302      	movs	r3, #2
 8004682:	623b      	str	r3, [r7, #32]
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	fa93 f3a3 	rbit	r3, r3
 800468a:	61fb      	str	r3, [r7, #28]
 800468c:	4b29      	ldr	r3, [pc, #164]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 800468e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004690:	2202      	movs	r2, #2
 8004692:	61ba      	str	r2, [r7, #24]
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	fa92 f2a2 	rbit	r2, r2
 800469a:	617a      	str	r2, [r7, #20]
  return result;
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	fab2 f282 	clz	r2, r2
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	f042 0220 	orr.w	r2, r2, #32
 80046a8:	b2d2      	uxtb	r2, r2
 80046aa:	f002 021f 	and.w	r2, r2, #31
 80046ae:	2101      	movs	r1, #1
 80046b0:	fa01 f202 	lsl.w	r2, r1, r2
 80046b4:	4013      	ands	r3, r2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e079      	b.n	80047b2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046be:	4b1d      	ldr	r3, [pc, #116]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f023 0203 	bic.w	r2, r3, #3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	491a      	ldr	r1, [pc, #104]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046d0:	f7fc fe48 	bl	8001364 <HAL_GetTick>
 80046d4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046d6:	e00a      	b.n	80046ee <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046d8:	f7fc fe44 	bl	8001364 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e061      	b.n	80047b2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ee:	4b11      	ldr	r3, [pc, #68]	; (8004734 <HAL_RCC_ClockConfig+0x260>)
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	f003 020c 	and.w	r2, r3, #12
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d1eb      	bne.n	80046d8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004700:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <HAL_RCC_ClockConfig+0x25c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d214      	bcs.n	8004738 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470e:	4b08      	ldr	r3, [pc, #32]	; (8004730 <HAL_RCC_ClockConfig+0x25c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f023 0207 	bic.w	r2, r3, #7
 8004716:	4906      	ldr	r1, [pc, #24]	; (8004730 <HAL_RCC_ClockConfig+0x25c>)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	4313      	orrs	r3, r2
 800471c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800471e:	4b04      	ldr	r3, [pc, #16]	; (8004730 <HAL_RCC_ClockConfig+0x25c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d005      	beq.n	8004738 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e040      	b.n	80047b2 <HAL_RCC_ClockConfig+0x2de>
 8004730:	40022000 	.word	0x40022000
 8004734:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	2b00      	cmp	r3, #0
 8004742:	d008      	beq.n	8004756 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004744:	4b1d      	ldr	r3, [pc, #116]	; (80047bc <HAL_RCC_ClockConfig+0x2e8>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	491a      	ldr	r1, [pc, #104]	; (80047bc <HAL_RCC_ClockConfig+0x2e8>)
 8004752:	4313      	orrs	r3, r2
 8004754:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b00      	cmp	r3, #0
 8004760:	d009      	beq.n	8004776 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004762:	4b16      	ldr	r3, [pc, #88]	; (80047bc <HAL_RCC_ClockConfig+0x2e8>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	00db      	lsls	r3, r3, #3
 8004770:	4912      	ldr	r1, [pc, #72]	; (80047bc <HAL_RCC_ClockConfig+0x2e8>)
 8004772:	4313      	orrs	r3, r2
 8004774:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004776:	f000 f829 	bl	80047cc <HAL_RCC_GetSysClockFreq>
 800477a:	4601      	mov	r1, r0
 800477c:	4b0f      	ldr	r3, [pc, #60]	; (80047bc <HAL_RCC_ClockConfig+0x2e8>)
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004784:	22f0      	movs	r2, #240	; 0xf0
 8004786:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	fa92 f2a2 	rbit	r2, r2
 800478e:	60fa      	str	r2, [r7, #12]
  return result;
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	fab2 f282 	clz	r2, r2
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	40d3      	lsrs	r3, r2
 800479a:	4a09      	ldr	r2, [pc, #36]	; (80047c0 <HAL_RCC_ClockConfig+0x2ec>)
 800479c:	5cd3      	ldrb	r3, [r2, r3]
 800479e:	fa21 f303 	lsr.w	r3, r1, r3
 80047a2:	4a08      	ldr	r2, [pc, #32]	; (80047c4 <HAL_RCC_ClockConfig+0x2f0>)
 80047a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80047a6:	4b08      	ldr	r3, [pc, #32]	; (80047c8 <HAL_RCC_ClockConfig+0x2f4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fc fbea 	bl	8000f84 <HAL_InitTick>
  
  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3778      	adds	r7, #120	; 0x78
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	40021000 	.word	0x40021000
 80047c0:	08009f78 	.word	0x08009f78
 80047c4:	200000dc 	.word	0x200000dc
 80047c8:	200000e0 	.word	0x200000e0

080047cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b08b      	sub	sp, #44	; 0x2c
 80047d0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	61fb      	str	r3, [r7, #28]
 80047d6:	2300      	movs	r3, #0
 80047d8:	61bb      	str	r3, [r7, #24]
 80047da:	2300      	movs	r3, #0
 80047dc:	627b      	str	r3, [r7, #36]	; 0x24
 80047de:	2300      	movs	r3, #0
 80047e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80047e6:	4b29      	ldr	r3, [pc, #164]	; (800488c <HAL_RCC_GetSysClockFreq+0xc0>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d002      	beq.n	80047fc <HAL_RCC_GetSysClockFreq+0x30>
 80047f6:	2b08      	cmp	r3, #8
 80047f8:	d003      	beq.n	8004802 <HAL_RCC_GetSysClockFreq+0x36>
 80047fa:	e03c      	b.n	8004876 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80047fc:	4b24      	ldr	r3, [pc, #144]	; (8004890 <HAL_RCC_GetSysClockFreq+0xc4>)
 80047fe:	623b      	str	r3, [r7, #32]
      break;
 8004800:	e03c      	b.n	800487c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004808:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800480c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	fa92 f2a2 	rbit	r2, r2
 8004814:	607a      	str	r2, [r7, #4]
  return result;
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	fab2 f282 	clz	r2, r2
 800481c:	b2d2      	uxtb	r2, r2
 800481e:	40d3      	lsrs	r3, r2
 8004820:	4a1c      	ldr	r2, [pc, #112]	; (8004894 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004822:	5cd3      	ldrb	r3, [r2, r3]
 8004824:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004826:	4b19      	ldr	r3, [pc, #100]	; (800488c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482a:	f003 030f 	and.w	r3, r3, #15
 800482e:	220f      	movs	r2, #15
 8004830:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	fa92 f2a2 	rbit	r2, r2
 8004838:	60fa      	str	r2, [r7, #12]
  return result;
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	fab2 f282 	clz	r2, r2
 8004840:	b2d2      	uxtb	r2, r2
 8004842:	40d3      	lsrs	r3, r2
 8004844:	4a14      	ldr	r2, [pc, #80]	; (8004898 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004846:	5cd3      	ldrb	r3, [r2, r3]
 8004848:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d008      	beq.n	8004866 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004854:	4a0e      	ldr	r2, [pc, #56]	; (8004890 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	fbb2 f2f3 	udiv	r2, r2, r3
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	fb02 f303 	mul.w	r3, r2, r3
 8004862:	627b      	str	r3, [r7, #36]	; 0x24
 8004864:	e004      	b.n	8004870 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	4a0c      	ldr	r2, [pc, #48]	; (800489c <HAL_RCC_GetSysClockFreq+0xd0>)
 800486a:	fb02 f303 	mul.w	r3, r2, r3
 800486e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004872:	623b      	str	r3, [r7, #32]
      break;
 8004874:	e002      	b.n	800487c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004876:	4b06      	ldr	r3, [pc, #24]	; (8004890 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004878:	623b      	str	r3, [r7, #32]
      break;
 800487a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800487c:	6a3b      	ldr	r3, [r7, #32]
}
 800487e:	4618      	mov	r0, r3
 8004880:	372c      	adds	r7, #44	; 0x2c
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	40021000 	.word	0x40021000
 8004890:	007a1200 	.word	0x007a1200
 8004894:	08009f90 	.word	0x08009f90
 8004898:	08009fa0 	.word	0x08009fa0
 800489c:	003d0900 	.word	0x003d0900

080048a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048a4:	4b03      	ldr	r3, [pc, #12]	; (80048b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80048a6:	681b      	ldr	r3, [r3, #0]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	200000dc 	.word	0x200000dc

080048b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80048be:	f7ff ffef 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 80048c2:	4601      	mov	r1, r0
 80048c4:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80048cc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80048d0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	fa92 f2a2 	rbit	r2, r2
 80048d8:	603a      	str	r2, [r7, #0]
  return result;
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	fab2 f282 	clz	r2, r2
 80048e0:	b2d2      	uxtb	r2, r2
 80048e2:	40d3      	lsrs	r3, r2
 80048e4:	4a04      	ldr	r2, [pc, #16]	; (80048f8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80048e6:	5cd3      	ldrb	r3, [r2, r3]
 80048e8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80048ec:	4618      	mov	r0, r3
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40021000 	.word	0x40021000
 80048f8:	08009f88 	.word	0x08009f88

080048fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b082      	sub	sp, #8
 8004900:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004902:	f7ff ffcd 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 8004906:	4601      	mov	r1, r0
 8004908:	4b0b      	ldr	r3, [pc, #44]	; (8004938 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004910:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004914:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	fa92 f2a2 	rbit	r2, r2
 800491c:	603a      	str	r2, [r7, #0]
  return result;
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	fab2 f282 	clz	r2, r2
 8004924:	b2d2      	uxtb	r2, r2
 8004926:	40d3      	lsrs	r3, r2
 8004928:	4a04      	ldr	r2, [pc, #16]	; (800493c <HAL_RCC_GetPCLK2Freq+0x40>)
 800492a:	5cd3      	ldrb	r3, [r2, r3]
 800492c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004930:	4618      	mov	r0, r3
 8004932:	3708      	adds	r7, #8
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	40021000 	.word	0x40021000
 800493c:	08009f88 	.word	0x08009f88

08004940 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	220f      	movs	r2, #15
 800494e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004950:	4b12      	ldr	r3, [pc, #72]	; (800499c <HAL_RCC_GetClockConfig+0x5c>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f003 0203 	and.w	r2, r3, #3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800495c:	4b0f      	ldr	r3, [pc, #60]	; (800499c <HAL_RCC_GetClockConfig+0x5c>)
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004968:	4b0c      	ldr	r3, [pc, #48]	; (800499c <HAL_RCC_GetClockConfig+0x5c>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004974:	4b09      	ldr	r3, [pc, #36]	; (800499c <HAL_RCC_GetClockConfig+0x5c>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	08db      	lsrs	r3, r3, #3
 800497a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004982:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <HAL_RCC_GetClockConfig+0x60>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0207 	and.w	r2, r3, #7
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	601a      	str	r2, [r3, #0]
}
 800498e:	bf00      	nop
 8004990:	370c      	adds	r7, #12
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	40021000 	.word	0x40021000
 80049a0:	40022000 	.word	0x40022000

080049a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b092      	sub	sp, #72	; 0x48
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049ac:	2300      	movs	r3, #0
 80049ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80049b0:	2300      	movs	r3, #0
 80049b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 80d0 	beq.w	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80049c2:	2300      	movs	r3, #0
 80049c4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049c8:	4b8e      	ldr	r3, [pc, #568]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ca:	69db      	ldr	r3, [r3, #28]
 80049cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d10e      	bne.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049d4:	4b8b      	ldr	r3, [pc, #556]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049d6:	69db      	ldr	r3, [r3, #28]
 80049d8:	4a8a      	ldr	r2, [pc, #552]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049de:	61d3      	str	r3, [r2, #28]
 80049e0:	4b88      	ldr	r3, [pc, #544]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049e2:	69db      	ldr	r3, [r3, #28]
 80049e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049e8:	60bb      	str	r3, [r7, #8]
 80049ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ec:	2301      	movs	r3, #1
 80049ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f2:	4b85      	ldr	r3, [pc, #532]	; (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d118      	bne.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049fe:	4b82      	ldr	r3, [pc, #520]	; (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a81      	ldr	r2, [pc, #516]	; (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a08:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a0a:	f7fc fcab 	bl	8001364 <HAL_GetTick>
 8004a0e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a10:	e008      	b.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a12:	f7fc fca7 	bl	8001364 <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	2b64      	cmp	r3, #100	; 0x64
 8004a1e:	d901      	bls.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e0ea      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a24:	4b78      	ldr	r3, [pc, #480]	; (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0f0      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a30:	4b74      	ldr	r3, [pc, #464]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a38:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d07d      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a48:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d076      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a4e:	4b6d      	ldr	r3, [pc, #436]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a5c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a60:	fa93 f3a3 	rbit	r3, r3
 8004a64:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a68:	fab3 f383 	clz	r3, r3
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	461a      	mov	r2, r3
 8004a70:	4b66      	ldr	r3, [pc, #408]	; (8004c0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a72:	4413      	add	r3, r2
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	461a      	mov	r2, r3
 8004a78:	2301      	movs	r3, #1
 8004a7a:	6013      	str	r3, [r2, #0]
 8004a7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a84:	fa93 f3a3 	rbit	r3, r3
 8004a88:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a8c:	fab3 f383 	clz	r3, r3
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	461a      	mov	r2, r3
 8004a94:	4b5d      	ldr	r3, [pc, #372]	; (8004c0c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a96:	4413      	add	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004aa0:	4a58      	ldr	r2, [pc, #352]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aa4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d045      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab0:	f7fc fc58 	bl	8001364 <HAL_GetTick>
 8004ab4:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab6:	e00a      	b.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab8:	f7fc fc54 	bl	8001364 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d901      	bls.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e095      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x256>
 8004ace:	2302      	movs	r3, #2
 8004ad0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad4:	fa93 f3a3 	rbit	r3, r3
 8004ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8004ada:	2302      	movs	r3, #2
 8004adc:	623b      	str	r3, [r7, #32]
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	fa93 f3a3 	rbit	r3, r3
 8004ae4:	61fb      	str	r3, [r7, #28]
  return result;
 8004ae6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae8:	fab3 f383 	clz	r3, r3
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	095b      	lsrs	r3, r3, #5
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	f043 0302 	orr.w	r3, r3, #2
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d102      	bne.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004afc:	4b41      	ldr	r3, [pc, #260]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	e007      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004b02:	2302      	movs	r3, #2
 8004b04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	fa93 f3a3 	rbit	r3, r3
 8004b0c:	617b      	str	r3, [r7, #20]
 8004b0e:	4b3d      	ldr	r3, [pc, #244]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b12:	2202      	movs	r2, #2
 8004b14:	613a      	str	r2, [r7, #16]
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	fa92 f2a2 	rbit	r2, r2
 8004b1c:	60fa      	str	r2, [r7, #12]
  return result;
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	fab2 f282 	clz	r2, r2
 8004b24:	b2d2      	uxtb	r2, r2
 8004b26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	f002 021f 	and.w	r2, r2, #31
 8004b30:	2101      	movs	r1, #1
 8004b32:	fa01 f202 	lsl.w	r2, r1, r2
 8004b36:	4013      	ands	r3, r2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0bd      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004b3c:	4b31      	ldr	r3, [pc, #196]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	492e      	ldr	r1, [pc, #184]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004b4e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d105      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b56:	4b2b      	ldr	r3, [pc, #172]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b58:	69db      	ldr	r3, [r3, #28]
 8004b5a:	4a2a      	ldr	r2, [pc, #168]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b60:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0301 	and.w	r3, r3, #1
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d008      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b6e:	4b25      	ldr	r3, [pc, #148]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	f023 0203 	bic.w	r2, r3, #3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	4922      	ldr	r1, [pc, #136]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0320 	and.w	r3, r3, #32
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d008      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b8c:	4b1d      	ldr	r3, [pc, #116]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b90:	f023 0210 	bic.w	r2, r3, #16
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	491a      	ldr	r1, [pc, #104]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d008      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004baa:	4b16      	ldr	r3, [pc, #88]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bae:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	4913      	ldr	r1, [pc, #76]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d008      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004bc8:	4b0e      	ldr	r3, [pc, #56]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bcc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	490b      	ldr	r1, [pc, #44]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d008      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004be6:	4b07      	ldr	r3, [pc, #28]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	4904      	ldr	r1, [pc, #16]	; (8004c04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3748      	adds	r7, #72	; 0x48
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	40021000 	.word	0x40021000
 8004c08:	40007000 	.word	0x40007000
 8004c0c:	10908100 	.word	0x10908100

08004c10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e01d      	b.n	8004c5e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d106      	bne.n	8004c3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 f815 	bl	8004c66 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	3304      	adds	r3, #4
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4610      	mov	r0, r2
 8004c50:	f000 f986 	bl	8004f60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b083      	sub	sp, #12
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004c6e:	bf00      	nop
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
	...

08004c7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68da      	ldr	r2, [r3, #12]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f042 0201 	orr.w	r2, r2, #1
 8004c92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689a      	ldr	r2, [r3, #8]
 8004c9a:	4b0c      	ldr	r3, [pc, #48]	; (8004ccc <HAL_TIM_Base_Start_IT+0x50>)
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2b06      	cmp	r3, #6
 8004ca4:	d00b      	beq.n	8004cbe <HAL_TIM_Base_Start_IT+0x42>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cac:	d007      	beq.n	8004cbe <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f042 0201 	orr.w	r2, r2, #1
 8004cbc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3714      	adds	r7, #20
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	00010007 	.word	0x00010007

08004cd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d122      	bne.n	8004d2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d11b      	bne.n	8004d2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f06f 0202 	mvn.w	r2, #2
 8004cfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	f003 0303 	and.w	r3, r3, #3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d003      	beq.n	8004d1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f905 	bl	8004f22 <HAL_TIM_IC_CaptureCallback>
 8004d18:	e005      	b.n	8004d26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f8f7 	bl	8004f0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 f908 	bl	8004f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	2b04      	cmp	r3, #4
 8004d38:	d122      	bne.n	8004d80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b04      	cmp	r3, #4
 8004d46:	d11b      	bne.n	8004d80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f06f 0204 	mvn.w	r2, #4
 8004d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2202      	movs	r2, #2
 8004d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 f8db 	bl	8004f22 <HAL_TIM_IC_CaptureCallback>
 8004d6c:	e005      	b.n	8004d7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 f8cd 	bl	8004f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f8de 	bl	8004f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	f003 0308 	and.w	r3, r3, #8
 8004d8a:	2b08      	cmp	r3, #8
 8004d8c:	d122      	bne.n	8004dd4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	f003 0308 	and.w	r3, r3, #8
 8004d98:	2b08      	cmp	r3, #8
 8004d9a:	d11b      	bne.n	8004dd4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f06f 0208 	mvn.w	r2, #8
 8004da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2204      	movs	r2, #4
 8004daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	f003 0303 	and.w	r3, r3, #3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 f8b1 	bl	8004f22 <HAL_TIM_IC_CaptureCallback>
 8004dc0:	e005      	b.n	8004dce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 f8a3 	bl	8004f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 f8b4 	bl	8004f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	f003 0310 	and.w	r3, r3, #16
 8004dde:	2b10      	cmp	r3, #16
 8004de0:	d122      	bne.n	8004e28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	f003 0310 	and.w	r3, r3, #16
 8004dec:	2b10      	cmp	r3, #16
 8004dee:	d11b      	bne.n	8004e28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f06f 0210 	mvn.w	r2, #16
 8004df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2208      	movs	r2, #8
 8004dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f887 	bl	8004f22 <HAL_TIM_IC_CaptureCallback>
 8004e14:	e005      	b.n	8004e22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f879 	bl	8004f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 f88a 	bl	8004f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d10e      	bne.n	8004e54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d107      	bne.n	8004e54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f06f 0201 	mvn.w	r2, #1
 8004e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7fc f844 	bl	8000edc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e5e:	2b80      	cmp	r3, #128	; 0x80
 8004e60:	d10e      	bne.n	8004e80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6c:	2b80      	cmp	r3, #128	; 0x80
 8004e6e:	d107      	bne.n	8004e80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f8f2 	bl	8005064 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e8e:	d10e      	bne.n	8004eae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e9a:	2b80      	cmp	r3, #128	; 0x80
 8004e9c:	d107      	bne.n	8004eae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 f8e5 	bl	8005078 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb8:	2b40      	cmp	r3, #64	; 0x40
 8004eba:	d10e      	bne.n	8004eda <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ec6:	2b40      	cmp	r3, #64	; 0x40
 8004ec8:	d107      	bne.n	8004eda <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f000 f838 	bl	8004f4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	f003 0320 	and.w	r3, r3, #32
 8004ee4:	2b20      	cmp	r3, #32
 8004ee6:	d10e      	bne.n	8004f06 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	f003 0320 	and.w	r3, r3, #32
 8004ef2:	2b20      	cmp	r3, #32
 8004ef4:	d107      	bne.n	8004f06 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f06f 0220 	mvn.w	r2, #32
 8004efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 f8a5 	bl	8005050 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f06:	bf00      	nop
 8004f08:	3708      	adds	r7, #8
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f0e:	b480      	push	{r7}
 8004f10:	b083      	sub	sp, #12
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f16:	bf00      	nop
 8004f18:	370c      	adds	r7, #12
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr

08004f22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f22:	b480      	push	{r7}
 8004f24:	b083      	sub	sp, #12
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f2a:	bf00      	nop
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f3e:	bf00      	nop
 8004f40:	370c      	adds	r7, #12
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b083      	sub	sp, #12
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
	...

08004f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a32      	ldr	r2, [pc, #200]	; (800503c <TIM_Base_SetConfig+0xdc>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d007      	beq.n	8004f88 <TIM_Base_SetConfig+0x28>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f7e:	d003      	beq.n	8004f88 <TIM_Base_SetConfig+0x28>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a2f      	ldr	r2, [pc, #188]	; (8005040 <TIM_Base_SetConfig+0xe0>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d108      	bne.n	8004f9a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a27      	ldr	r2, [pc, #156]	; (800503c <TIM_Base_SetConfig+0xdc>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d013      	beq.n	8004fca <TIM_Base_SetConfig+0x6a>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa8:	d00f      	beq.n	8004fca <TIM_Base_SetConfig+0x6a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a24      	ldr	r2, [pc, #144]	; (8005040 <TIM_Base_SetConfig+0xe0>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d00b      	beq.n	8004fca <TIM_Base_SetConfig+0x6a>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a23      	ldr	r2, [pc, #140]	; (8005044 <TIM_Base_SetConfig+0xe4>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d007      	beq.n	8004fca <TIM_Base_SetConfig+0x6a>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a22      	ldr	r2, [pc, #136]	; (8005048 <TIM_Base_SetConfig+0xe8>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d003      	beq.n	8004fca <TIM_Base_SetConfig+0x6a>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a21      	ldr	r2, [pc, #132]	; (800504c <TIM_Base_SetConfig+0xec>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d108      	bne.n	8004fdc <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	689a      	ldr	r2, [r3, #8]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a0e      	ldr	r2, [pc, #56]	; (800503c <TIM_Base_SetConfig+0xdc>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d00b      	beq.n	8005020 <TIM_Base_SetConfig+0xc0>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a0e      	ldr	r2, [pc, #56]	; (8005044 <TIM_Base_SetConfig+0xe4>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d007      	beq.n	8005020 <TIM_Base_SetConfig+0xc0>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a0d      	ldr	r2, [pc, #52]	; (8005048 <TIM_Base_SetConfig+0xe8>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d003      	beq.n	8005020 <TIM_Base_SetConfig+0xc0>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a0c      	ldr	r2, [pc, #48]	; (800504c <TIM_Base_SetConfig+0xec>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d103      	bne.n	8005028 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	691a      	ldr	r2, [r3, #16]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	615a      	str	r2, [r3, #20]
}
 800502e:	bf00      	nop
 8005030:	3714      	adds	r7, #20
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	40012c00 	.word	0x40012c00
 8005040:	40000400 	.word	0x40000400
 8005044:	40014000 	.word	0x40014000
 8005048:	40014400 	.word	0x40014400
 800504c:	40014800 	.word	0x40014800

08005050 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800506c:	bf00      	nop
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005080:	bf00      	nop
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e040      	b.n	8005120 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d106      	bne.n	80050b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7fc f864 	bl	800117c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2224      	movs	r2, #36	; 0x24
 80050b8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f022 0201 	bic.w	r2, r2, #1
 80050c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fb96 	bl	80057fc <UART_SetConfig>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d101      	bne.n	80050da <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e022      	b.n	8005120 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d002      	beq.n	80050e8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 fd0c 	bl	8005b00 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689a      	ldr	r2, [r3, #8]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005106:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0201 	orr.w	r2, r2, #1
 8005116:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 fd93 	bl	8005c44 <UART_CheckIdleState>
 800511e:	4603      	mov	r3, r0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	4613      	mov	r3, r2
 8005134:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800513a:	2b20      	cmp	r3, #32
 800513c:	d164      	bne.n	8005208 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d002      	beq.n	800514a <HAL_UART_Transmit_DMA+0x22>
 8005144:	88fb      	ldrh	r3, [r7, #6]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d101      	bne.n	800514e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e05d      	b.n	800520a <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005154:	2b01      	cmp	r3, #1
 8005156:	d101      	bne.n	800515c <HAL_UART_Transmit_DMA+0x34>
 8005158:	2302      	movs	r3, #2
 800515a:	e056      	b.n	800520a <HAL_UART_Transmit_DMA+0xe2>
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	88fa      	ldrh	r2, [r7, #6]
 800516e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	88fa      	ldrh	r2, [r7, #6]
 8005176:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2221      	movs	r2, #33	; 0x21
 8005184:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800518a:	2b00      	cmp	r3, #0
 800518c:	d02a      	beq.n	80051e4 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005192:	4a20      	ldr	r2, [pc, #128]	; (8005214 <HAL_UART_Transmit_DMA+0xec>)
 8005194:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800519a:	4a1f      	ldr	r2, [pc, #124]	; (8005218 <HAL_UART_Transmit_DMA+0xf0>)
 800519c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051a2:	4a1e      	ldr	r2, [pc, #120]	; (800521c <HAL_UART_Transmit_DMA+0xf4>)
 80051a4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051aa:	2200      	movs	r2, #0
 80051ac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051b6:	4619      	mov	r1, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	3328      	adds	r3, #40	; 0x28
 80051be:	461a      	mov	r2, r3
 80051c0:	88fb      	ldrh	r3, [r7, #6]
 80051c2:	f7fc ff7e 	bl	80020c2 <HAL_DMA_Start_IT>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00b      	beq.n	80051e4 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2210      	movs	r2, #16
 80051d0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2220      	movs	r2, #32
 80051de:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e012      	b.n	800520a <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2240      	movs	r2, #64	; 0x40
 80051ea:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689a      	ldr	r2, [r3, #8]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005202:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8005204:	2300      	movs	r3, #0
 8005206:	e000      	b.n	800520a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005208:	2302      	movs	r3, #2
  }
}
 800520a:	4618      	mov	r0, r3
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	08005e2f 	.word	0x08005e2f
 8005218:	08005e7d 	.word	0x08005e7d
 800521c:	08005f17 	.word	0x08005f17

08005220 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	4613      	mov	r3, r2
 800522c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005232:	2b20      	cmp	r3, #32
 8005234:	d16c      	bne.n	8005310 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d002      	beq.n	8005242 <HAL_UART_Receive_DMA+0x22>
 800523c:	88fb      	ldrh	r3, [r7, #6]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e065      	b.n	8005312 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800524c:	2b01      	cmp	r3, #1
 800524e:	d101      	bne.n	8005254 <HAL_UART_Receive_DMA+0x34>
 8005250:	2302      	movs	r3, #2
 8005252:	e05e      	b.n	8005312 <HAL_UART_Receive_DMA+0xf2>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	88fa      	ldrh	r2, [r7, #6]
 8005266:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2222      	movs	r2, #34	; 0x22
 8005274:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800527a:	2b00      	cmp	r3, #0
 800527c:	d02a      	beq.n	80052d4 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005282:	4a26      	ldr	r2, [pc, #152]	; (800531c <HAL_UART_Receive_DMA+0xfc>)
 8005284:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800528a:	4a25      	ldr	r2, [pc, #148]	; (8005320 <HAL_UART_Receive_DMA+0x100>)
 800528c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005292:	4a24      	ldr	r2, [pc, #144]	; (8005324 <HAL_UART_Receive_DMA+0x104>)
 8005294:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800529a:	2200      	movs	r2, #0
 800529c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	3324      	adds	r3, #36	; 0x24
 80052a8:	4619      	mov	r1, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ae:	461a      	mov	r2, r3
 80052b0:	88fb      	ldrh	r3, [r7, #6]
 80052b2:	f7fc ff06 	bl	80020c2 <HAL_DMA_Start_IT>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00b      	beq.n	80052d4 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2210      	movs	r2, #16
 80052c0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2220      	movs	r2, #32
 80052ce:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e01e      	b.n	8005312 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052ea:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689a      	ldr	r2, [r3, #8]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f042 0201 	orr.w	r2, r2, #1
 80052fa:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689a      	ldr	r2, [r3, #8]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800530a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800530c:	2300      	movs	r3, #0
 800530e:	e000      	b.n	8005312 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8005310:	2302      	movs	r3, #2
  }
}
 8005312:	4618      	mov	r0, r3
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	08005e99 	.word	0x08005e99
 8005320:	08005efb 	.word	0x08005efb
 8005324:	08005f17 	.word	0x08005f17

08005328 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800533e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689a      	ldr	r2, [r3, #8]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0201 	bic.w	r2, r2, #1
 800534e:	609a      	str	r2, [r3, #8]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800535a:	2b80      	cmp	r3, #128	; 0x80
 800535c:	d124      	bne.n	80053a8 <HAL_UART_Abort+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689a      	ldr	r2, [r3, #8]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800536c:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005372:	2b00      	cmp	r3, #0
 8005374:	d018      	beq.n	80053a8 <HAL_UART_Abort+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800537a:	2200      	movs	r2, #0
 800537c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005382:	4618      	mov	r0, r3
 8005384:	f7fc fefc 	bl	8002180 <HAL_DMA_Abort>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00c      	beq.n	80053a8 <HAL_UART_Abort+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005392:	4618      	mov	r0, r3
 8005394:	f7fd f80e 	bl	80023b4 <HAL_DMA_GetError>
 8005398:	4603      	mov	r3, r0
 800539a:	2b20      	cmp	r3, #32
 800539c:	d104      	bne.n	80053a8 <HAL_UART_Abort+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2210      	movs	r2, #16
 80053a2:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e049      	b.n	800543c <HAL_UART_Abort+0x114>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b2:	2b40      	cmp	r3, #64	; 0x40
 80053b4:	d124      	bne.n	8005400 <HAL_UART_Abort+0xd8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	689a      	ldr	r2, [r3, #8]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053c4:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d018      	beq.n	8005400 <HAL_UART_Abort+0xd8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053d2:	2200      	movs	r2, #0
 80053d4:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053da:	4618      	mov	r0, r3
 80053dc:	f7fc fed0 	bl	8002180 <HAL_DMA_Abort>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00c      	beq.n	8005400 <HAL_UART_Abort+0xd8>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fc ffe2 	bl	80023b4 <HAL_DMA_GetError>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b20      	cmp	r3, #32
 80053f4:	d104      	bne.n	8005400 <HAL_UART_Abort+0xd8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2210      	movs	r2, #16
 80053fa:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e01d      	b.n	800543c <HAL_UART_Abort+0x114>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  huart->RxXferCount = 0U;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	220f      	movs	r2, #15
 8005416:	621a      	str	r2, [r3, #32]


  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	699a      	ldr	r2, [r3, #24]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f042 0208 	orr.w	r2, r2, #8
 8005426:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2220      	movs	r2, #32
 800542c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2220      	movs	r2, #32
 8005432:	679a      	str	r2, [r3, #120]	; 0x78

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	67da      	str	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3708      	adds	r7, #8
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800545a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689a      	ldr	r2, [r3, #8]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 0201 	bic.w	r2, r2, #1
 800546a:	609a      	str	r2, [r3, #8]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005476:	2b40      	cmp	r3, #64	; 0x40
 8005478:	d139      	bne.n	80054ee <HAL_UART_AbortReceive_IT+0xaa>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689a      	ldr	r2, [r3, #8]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005488:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800548e:	2b00      	cmp	r3, #0
 8005490:	d013      	beq.n	80054ba <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005496:	4a21      	ldr	r2, [pc, #132]	; (800551c <HAL_UART_AbortReceive_IT+0xd8>)
 8005498:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800549e:	4618      	mov	r0, r3
 80054a0:	f7fc fea7 	bl	80021f2 <HAL_DMA_Abort_IT>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d032      	beq.n	8005510 <HAL_UART_AbortReceive_IT+0xcc>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80054b4:	4610      	mov	r0, r2
 80054b6:	4798      	blx	r3
 80054b8:	e02a      	b.n	8005510 <HAL_UART_AbortReceive_IT+0xcc>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	220f      	movs	r2, #15
 80054ce:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	699a      	ldr	r2, [r3, #24]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f042 0208 	orr.w	r2, r2, #8
 80054de:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2220      	movs	r2, #32
 80054e4:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f97e 	bl	80057e8 <HAL_UART_AbortReceiveCpltCallback>
 80054ec:	e010      	b.n	8005510 <HAL_UART_AbortReceive_IT+0xcc>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	220f      	movs	r2, #15
 8005502:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2220      	movs	r2, #32
 8005508:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f96c 	bl	80057e8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3708      	adds	r7, #8
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	08005fbb 	.word	0x08005fbb

08005520 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b088      	sub	sp, #32
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	69db      	ldr	r3, [r3, #28]
 800552e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005540:	69fa      	ldr	r2, [r7, #28]
 8005542:	f640 030f 	movw	r3, #2063	; 0x80f
 8005546:	4013      	ands	r3, r2
 8005548:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d113      	bne.n	8005578 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	f003 0320 	and.w	r3, r3, #32
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00e      	beq.n	8005578 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	f003 0320 	and.w	r3, r3, #32
 8005560:	2b00      	cmp	r3, #0
 8005562:	d009      	beq.n	8005578 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 8114 	beq.w	8005796 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	4798      	blx	r3
      }
      return;
 8005576:	e10e      	b.n	8005796 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 80d6 	beq.w	800572c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d105      	bne.n	8005596 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 80cb 	beq.w	800572c <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	f003 0301 	and.w	r3, r3, #1
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00e      	beq.n	80055be <HAL_UART_IRQHandler+0x9e>
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d009      	beq.n	80055be <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2201      	movs	r2, #1
 80055b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055b6:	f043 0201 	orr.w	r2, r3, #1
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00e      	beq.n	80055e6 <HAL_UART_IRQHandler+0xc6>
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d009      	beq.n	80055e6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2202      	movs	r2, #2
 80055d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055de:	f043 0204 	orr.w	r2, r3, #4
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	f003 0304 	and.w	r3, r3, #4
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00e      	beq.n	800560e <HAL_UART_IRQHandler+0xee>
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d009      	beq.n	800560e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2204      	movs	r2, #4
 8005600:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005606:	f043 0202 	orr.w	r2, r3, #2
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	f003 0308 	and.w	r3, r3, #8
 8005614:	2b00      	cmp	r3, #0
 8005616:	d013      	beq.n	8005640 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	f003 0320 	and.w	r3, r3, #32
 800561e:	2b00      	cmp	r3, #0
 8005620:	d104      	bne.n	800562c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005628:	2b00      	cmp	r3, #0
 800562a:	d009      	beq.n	8005640 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2208      	movs	r2, #8
 8005632:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005638:	f043 0208 	orr.w	r2, r3, #8
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00f      	beq.n	800566a <HAL_UART_IRQHandler+0x14a>
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00a      	beq.n	800566a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800565c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005662:	f043 0220 	orr.w	r2, r3, #32
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800566e:	2b00      	cmp	r3, #0
 8005670:	f000 8093 	beq.w	800579a <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	f003 0320 	and.w	r3, r3, #32
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00c      	beq.n	8005698 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	f003 0320 	and.w	r3, r3, #32
 8005684:	2b00      	cmp	r3, #0
 8005686:	d007      	beq.n	8005698 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800568c:	2b00      	cmp	r3, #0
 800568e:	d003      	beq.n	8005698 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800569c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a8:	2b40      	cmp	r3, #64	; 0x40
 80056aa:	d004      	beq.n	80056b6 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d031      	beq.n	800571a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 fb99 	bl	8005dee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c6:	2b40      	cmp	r3, #64	; 0x40
 80056c8:	d123      	bne.n	8005712 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689a      	ldr	r2, [r3, #8]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056d8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d013      	beq.n	800570a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056e6:	4a30      	ldr	r2, [pc, #192]	; (80057a8 <HAL_UART_IRQHandler+0x288>)
 80056e8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7fc fd7f 	bl	80021f2 <HAL_DMA_Abort_IT>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d016      	beq.n	8005728 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005704:	4610      	mov	r0, r2
 8005706:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005708:	e00e      	b.n	8005728 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f862 	bl	80057d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005710:	e00a      	b.n	8005728 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 f85e 	bl	80057d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005718:	e006      	b.n	8005728 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f85a 	bl	80057d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8005726:	e038      	b.n	800579a <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005728:	bf00      	nop
    return;
 800572a:	e036      	b.n	800579a <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00d      	beq.n	8005752 <HAL_UART_IRQHandler+0x232>
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d008      	beq.n	8005752 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005748:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 fc6f 	bl	800602e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005750:	e026      	b.n	80057a0 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00d      	beq.n	8005778 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005762:	2b00      	cmp	r3, #0
 8005764:	d008      	beq.n	8005778 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800576a:	2b00      	cmp	r3, #0
 800576c:	d017      	beq.n	800579e <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	4798      	blx	r3
    }
    return;
 8005776:	e012      	b.n	800579e <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00e      	beq.n	80057a0 <HAL_UART_IRQHandler+0x280>
 8005782:	69bb      	ldr	r3, [r7, #24]
 8005784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005788:	2b00      	cmp	r3, #0
 800578a:	d009      	beq.n	80057a0 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 fc35 	bl	8005ffc <UART_EndTransmit_IT>
    return;
 8005792:	bf00      	nop
 8005794:	e004      	b.n	80057a0 <HAL_UART_IRQHandler+0x280>
      return;
 8005796:	bf00      	nop
 8005798:	e002      	b.n	80057a0 <HAL_UART_IRQHandler+0x280>
    return;
 800579a:	bf00      	nop
 800579c:	e000      	b.n	80057a0 <HAL_UART_IRQHandler+0x280>
    return;
 800579e:	bf00      	nop
  }

}
 80057a0:	3720      	adds	r7, #32
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	08005f8f 	.word	0x08005f8f

080057ac <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80057dc:	bf00      	nop
 80057de:	370c      	adds	r7, #12
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b088      	sub	sp, #32
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005804:	2300      	movs	r3, #0
 8005806:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005808:	2300      	movs	r3, #0
 800580a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689a      	ldr	r2, [r3, #8]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	431a      	orrs	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	69db      	ldr	r3, [r3, #28]
 8005820:	4313      	orrs	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	4ba2      	ldr	r3, [pc, #648]	; (8005ab4 <UART_SetConfig+0x2b8>)
 800582c:	4013      	ands	r3, r2
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	6812      	ldr	r2, [r2, #0]
 8005832:	6939      	ldr	r1, [r7, #16]
 8005834:	430b      	orrs	r3, r1
 8005836:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68da      	ldr	r2, [r3, #12]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	4313      	orrs	r3, r2
 800585c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	430a      	orrs	r2, r1
 8005870:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a90      	ldr	r2, [pc, #576]	; (8005ab8 <UART_SetConfig+0x2bc>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d121      	bne.n	80058c0 <UART_SetConfig+0xc4>
 800587c:	4b8f      	ldr	r3, [pc, #572]	; (8005abc <UART_SetConfig+0x2c0>)
 800587e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005880:	f003 0303 	and.w	r3, r3, #3
 8005884:	2b03      	cmp	r3, #3
 8005886:	d817      	bhi.n	80058b8 <UART_SetConfig+0xbc>
 8005888:	a201      	add	r2, pc, #4	; (adr r2, 8005890 <UART_SetConfig+0x94>)
 800588a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800588e:	bf00      	nop
 8005890:	080058a1 	.word	0x080058a1
 8005894:	080058ad 	.word	0x080058ad
 8005898:	080058b3 	.word	0x080058b3
 800589c:	080058a7 	.word	0x080058a7
 80058a0:	2300      	movs	r3, #0
 80058a2:	77fb      	strb	r3, [r7, #31]
 80058a4:	e01e      	b.n	80058e4 <UART_SetConfig+0xe8>
 80058a6:	2302      	movs	r3, #2
 80058a8:	77fb      	strb	r3, [r7, #31]
 80058aa:	e01b      	b.n	80058e4 <UART_SetConfig+0xe8>
 80058ac:	2304      	movs	r3, #4
 80058ae:	77fb      	strb	r3, [r7, #31]
 80058b0:	e018      	b.n	80058e4 <UART_SetConfig+0xe8>
 80058b2:	2308      	movs	r3, #8
 80058b4:	77fb      	strb	r3, [r7, #31]
 80058b6:	e015      	b.n	80058e4 <UART_SetConfig+0xe8>
 80058b8:	2310      	movs	r3, #16
 80058ba:	77fb      	strb	r3, [r7, #31]
 80058bc:	bf00      	nop
 80058be:	e011      	b.n	80058e4 <UART_SetConfig+0xe8>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a7e      	ldr	r2, [pc, #504]	; (8005ac0 <UART_SetConfig+0x2c4>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d102      	bne.n	80058d0 <UART_SetConfig+0xd4>
 80058ca:	2300      	movs	r3, #0
 80058cc:	77fb      	strb	r3, [r7, #31]
 80058ce:	e009      	b.n	80058e4 <UART_SetConfig+0xe8>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a7b      	ldr	r2, [pc, #492]	; (8005ac4 <UART_SetConfig+0x2c8>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d102      	bne.n	80058e0 <UART_SetConfig+0xe4>
 80058da:	2300      	movs	r3, #0
 80058dc:	77fb      	strb	r3, [r7, #31]
 80058de:	e001      	b.n	80058e4 <UART_SetConfig+0xe8>
 80058e0:	2310      	movs	r3, #16
 80058e2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058ec:	f040 8082 	bne.w	80059f4 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 80058f0:	7ffb      	ldrb	r3, [r7, #31]
 80058f2:	2b08      	cmp	r3, #8
 80058f4:	d85e      	bhi.n	80059b4 <UART_SetConfig+0x1b8>
 80058f6:	a201      	add	r2, pc, #4	; (adr r2, 80058fc <UART_SetConfig+0x100>)
 80058f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058fc:	08005921 	.word	0x08005921
 8005900:	08005941 	.word	0x08005941
 8005904:	08005961 	.word	0x08005961
 8005908:	080059b5 	.word	0x080059b5
 800590c:	0800597d 	.word	0x0800597d
 8005910:	080059b5 	.word	0x080059b5
 8005914:	080059b5 	.word	0x080059b5
 8005918:	080059b5 	.word	0x080059b5
 800591c:	0800599d 	.word	0x0800599d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005920:	f7fe ffca 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005924:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	005a      	lsls	r2, r3, #1
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	085b      	lsrs	r3, r3, #1
 8005930:	441a      	add	r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	fbb2 f3f3 	udiv	r3, r2, r3
 800593a:	b29b      	uxth	r3, r3
 800593c:	61bb      	str	r3, [r7, #24]
        break;
 800593e:	e03c      	b.n	80059ba <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005940:	f7fe ffdc 	bl	80048fc <HAL_RCC_GetPCLK2Freq>
 8005944:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	005a      	lsls	r2, r3, #1
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	085b      	lsrs	r3, r3, #1
 8005950:	441a      	add	r2, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	fbb2 f3f3 	udiv	r3, r2, r3
 800595a:	b29b      	uxth	r3, r3
 800595c:	61bb      	str	r3, [r7, #24]
        break;
 800595e:	e02c      	b.n	80059ba <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	085b      	lsrs	r3, r3, #1
 8005966:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800596a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	6852      	ldr	r2, [r2, #4]
 8005972:	fbb3 f3f2 	udiv	r3, r3, r2
 8005976:	b29b      	uxth	r3, r3
 8005978:	61bb      	str	r3, [r7, #24]
        break;
 800597a:	e01e      	b.n	80059ba <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800597c:	f7fe ff26 	bl	80047cc <HAL_RCC_GetSysClockFreq>
 8005980:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	005a      	lsls	r2, r3, #1
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	085b      	lsrs	r3, r3, #1
 800598c:	441a      	add	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	fbb2 f3f3 	udiv	r3, r2, r3
 8005996:	b29b      	uxth	r3, r3
 8005998:	61bb      	str	r3, [r7, #24]
        break;
 800599a:	e00e      	b.n	80059ba <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	085b      	lsrs	r3, r3, #1
 80059a2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	61bb      	str	r3, [r7, #24]
        break;
 80059b2:	e002      	b.n	80059ba <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	75fb      	strb	r3, [r7, #23]
        break;
 80059b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	2b0f      	cmp	r3, #15
 80059be:	d916      	bls.n	80059ee <UART_SetConfig+0x1f2>
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059c6:	d212      	bcs.n	80059ee <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	f023 030f 	bic.w	r3, r3, #15
 80059d0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	085b      	lsrs	r3, r3, #1
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	f003 0307 	and.w	r3, r3, #7
 80059dc:	b29a      	uxth	r2, r3
 80059de:	897b      	ldrh	r3, [r7, #10]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	897a      	ldrh	r2, [r7, #10]
 80059ea:	60da      	str	r2, [r3, #12]
 80059ec:	e07d      	b.n	8005aea <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	75fb      	strb	r3, [r7, #23]
 80059f2:	e07a      	b.n	8005aea <UART_SetConfig+0x2ee>
    }
  }
  else
  {
    switch (clocksource)
 80059f4:	7ffb      	ldrb	r3, [r7, #31]
 80059f6:	2b08      	cmp	r3, #8
 80059f8:	d866      	bhi.n	8005ac8 <UART_SetConfig+0x2cc>
 80059fa:	a201      	add	r2, pc, #4	; (adr r2, 8005a00 <UART_SetConfig+0x204>)
 80059fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a00:	08005a25 	.word	0x08005a25
 8005a04:	08005a43 	.word	0x08005a43
 8005a08:	08005a61 	.word	0x08005a61
 8005a0c:	08005ac9 	.word	0x08005ac9
 8005a10:	08005a7d 	.word	0x08005a7d
 8005a14:	08005ac9 	.word	0x08005ac9
 8005a18:	08005ac9 	.word	0x08005ac9
 8005a1c:	08005ac9 	.word	0x08005ac9
 8005a20:	08005a9b 	.word	0x08005a9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a24:	f7fe ff48 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005a28:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	085a      	lsrs	r2, r3, #1
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	441a      	add	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	61bb      	str	r3, [r7, #24]
        break;
 8005a40:	e045      	b.n	8005ace <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a42:	f7fe ff5b 	bl	80048fc <HAL_RCC_GetPCLK2Freq>
 8005a46:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	085a      	lsrs	r2, r3, #1
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	441a      	add	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	61bb      	str	r3, [r7, #24]
        break;
 8005a5e:	e036      	b.n	8005ace <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	085b      	lsrs	r3, r3, #1
 8005a66:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8005a6a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	6852      	ldr	r2, [r2, #4]
 8005a72:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	61bb      	str	r3, [r7, #24]
        break;
 8005a7a:	e028      	b.n	8005ace <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a7c:	f7fe fea6 	bl	80047cc <HAL_RCC_GetSysClockFreq>
 8005a80:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	085a      	lsrs	r2, r3, #1
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	441a      	add	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	61bb      	str	r3, [r7, #24]
        break;
 8005a98:	e019      	b.n	8005ace <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	085b      	lsrs	r3, r3, #1
 8005aa0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	61bb      	str	r3, [r7, #24]
        break;
 8005ab0:	e00d      	b.n	8005ace <UART_SetConfig+0x2d2>
 8005ab2:	bf00      	nop
 8005ab4:	efff69f3 	.word	0xefff69f3
 8005ab8:	40013800 	.word	0x40013800
 8005abc:	40021000 	.word	0x40021000
 8005ac0:	40004400 	.word	0x40004400
 8005ac4:	40004800 	.word	0x40004800
      default:
        ret = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	75fb      	strb	r3, [r7, #23]
        break;
 8005acc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	2b0f      	cmp	r3, #15
 8005ad2:	d908      	bls.n	8005ae6 <UART_SetConfig+0x2ea>
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ada:	d204      	bcs.n	8005ae6 <UART_SetConfig+0x2ea>
    {
      huart->Instance->BRR = usartdiv;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	69ba      	ldr	r2, [r7, #24]
 8005ae2:	60da      	str	r2, [r3, #12]
 8005ae4:	e001      	b.n	8005aea <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3720      	adds	r7, #32
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0c:	f003 0301 	and.w	r3, r3, #1
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00a      	beq.n	8005b2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	430a      	orrs	r2, r1
 8005b28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2e:	f003 0302 	and.w	r3, r3, #2
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00a      	beq.n	8005b4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b50:	f003 0304 	and.w	r3, r3, #4
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b72:	f003 0308 	and.w	r3, r3, #8
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00a      	beq.n	8005bb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb6:	f003 0320 	and.w	r3, r3, #32
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00a      	beq.n	8005bd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d01a      	beq.n	8005c16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bfe:	d10a      	bne.n	8005c16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	430a      	orrs	r2, r1
 8005c14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00a      	beq.n	8005c38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	430a      	orrs	r2, r1
 8005c36:	605a      	str	r2, [r3, #4]
  }
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b086      	sub	sp, #24
 8005c48:	af02      	add	r7, sp, #8
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005c52:	f7fb fb87 	bl	8001364 <HAL_GetTick>
 8005c56:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 0308 	and.w	r3, r3, #8
 8005c62:	2b08      	cmp	r3, #8
 8005c64:	d10e      	bne.n	8005c84 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c66:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c6a:	9300      	str	r3, [sp, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f82a 	bl	8005cce <UART_WaitOnFlagUntilTimeout>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d001      	beq.n	8005c84 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e020      	b.n	8005cc6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0304 	and.w	r3, r3, #4
 8005c8e:	2b04      	cmp	r3, #4
 8005c90:	d10e      	bne.n	8005cb0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c92:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 f814 	bl	8005cce <UART_WaitOnFlagUntilTimeout>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d001      	beq.n	8005cb0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e00a      	b.n	8005cc6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2220      	movs	r2, #32
 8005cba:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b084      	sub	sp, #16
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	60f8      	str	r0, [r7, #12]
 8005cd6:	60b9      	str	r1, [r7, #8]
 8005cd8:	603b      	str	r3, [r7, #0]
 8005cda:	4613      	mov	r3, r2
 8005cdc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cde:	e05d      	b.n	8005d9c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce6:	d059      	beq.n	8005d9c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ce8:	f7fb fb3c 	bl	8001364 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	69ba      	ldr	r2, [r7, #24]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d302      	bcc.n	8005cfe <UART_WaitOnFlagUntilTimeout+0x30>
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d11b      	bne.n	8005d36 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005d0c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	689a      	ldr	r2, [r3, #8]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 0201 	bic.w	r2, r2, #1
 8005d1c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2220      	movs	r2, #32
 8005d22:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2220      	movs	r2, #32
 8005d28:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e042      	b.n	8005dbc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0304 	and.w	r3, r3, #4
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d02b      	beq.n	8005d9c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	69db      	ldr	r3, [r3, #28]
 8005d4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d52:	d123      	bne.n	8005d9c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d5c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005d6c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0201 	bic.w	r2, r2, #1
 8005d7c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2220      	movs	r2, #32
 8005d82:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2220      	movs	r2, #32
 8005d88:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e00f      	b.n	8005dbc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	69da      	ldr	r2, [r3, #28]
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	4013      	ands	r3, r2
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	bf0c      	ite	eq
 8005dac:	2301      	moveq	r3, #1
 8005dae:	2300      	movne	r3, #0
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	461a      	mov	r2, r3
 8005db4:	79fb      	ldrb	r3, [r7, #7]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d092      	beq.n	8005ce0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3710      	adds	r7, #16
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005dda:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2220      	movs	r2, #32
 8005de0:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005de2:	bf00      	nop
 8005de4:	370c      	adds	r7, #12
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr

08005dee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b083      	sub	sp, #12
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005e04:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0201 	bic.w	r2, r2, #1
 8005e14:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	661a      	str	r2, [r3, #96]	; 0x60
}
 8005e22:	bf00      	nop
 8005e24:	370c      	adds	r7, #12
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr

08005e2e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b084      	sub	sp, #16
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	699b      	ldr	r3, [r3, #24]
 8005e40:	2b20      	cmp	r3, #32
 8005e42:	d014      	beq.n	8005e6e <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	689a      	ldr	r2, [r3, #8]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e5a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e6a:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e6c:	e002      	b.n	8005e74 <UART_DMATransmitCplt+0x46>
    HAL_UART_TxCpltCallback(huart);
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f003 fdcc 	bl	8009a0c <HAL_UART_TxCpltCallback>
}
 8005e74:	bf00      	nop
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e88:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005e8a:	68f8      	ldr	r0, [r7, #12]
 8005e8c:	f7ff fc8e 	bl	80057ac <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e90:	bf00      	nop
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	2b20      	cmp	r3, #32
 8005eac:	d01e      	beq.n	8005eec <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ec4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	689a      	ldr	r2, [r3, #8]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 0201 	bic.w	r2, r2, #1
 8005ed4:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689a      	ldr	r2, [r3, #8]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ee4:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2220      	movs	r2, #32
 8005eea:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f003 fd71 	bl	80099d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ef2:	bf00      	nop
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f06:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005f08:	68f8      	ldr	r0, [r7, #12]
 8005f0a:	f7ff fc59 	bl	80057c0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f0e:	bf00      	nop
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}

08005f16 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f16:	b580      	push	{r7, lr}
 8005f18:	b086      	sub	sp, #24
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f22:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f28:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f3a:	2b80      	cmp	r3, #128	; 0x80
 8005f3c:	d109      	bne.n	8005f52 <UART_DMAError+0x3c>
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	2b21      	cmp	r3, #33	; 0x21
 8005f42:	d106      	bne.n	8005f52 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8005f4c:	6978      	ldr	r0, [r7, #20]
 8005f4e:	f7ff ff39 	bl	8005dc4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5c:	2b40      	cmp	r3, #64	; 0x40
 8005f5e:	d109      	bne.n	8005f74 <UART_DMAError+0x5e>
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2b22      	cmp	r3, #34	; 0x22
 8005f64:	d106      	bne.n	8005f74 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8005f6e:	6978      	ldr	r0, [r7, #20]
 8005f70:	f7ff ff3d 	bl	8005dee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f78:	f043 0210 	orr.w	r2, r3, #16
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f80:	6978      	ldr	r0, [r7, #20]
 8005f82:	f7ff fc27 	bl	80057d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f86:	bf00      	nop
 8005f88:	3718      	adds	r7, #24
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b084      	sub	sp, #16
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f7ff fc11 	bl	80057d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fb2:	bf00      	nop
 8005fb4:	3710      	adds	r7, #16
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b084      	sub	sp, #16
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc6:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	220f      	movs	r2, #15
 8005fd6:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	699a      	ldr	r2, [r3, #24]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0208 	orr.w	r2, r2, #8
 8005fe6:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2220      	movs	r2, #32
 8005fec:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f7ff fbfa 	bl	80057e8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ff4:	bf00      	nop
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006012:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2220      	movs	r2, #32
 8006018:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f003 fcf3 	bl	8009a0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006026:	bf00      	nop
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}

0800602e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800602e:	b480      	push	{r7}
 8006030:	b083      	sub	sp, #12
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006036:	bf00      	nop
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr

08006042 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006042:	b480      	push	{r7}
 8006044:	b085      	sub	sp, #20
 8006046:	af00      	add	r7, sp, #0
 8006048:	4603      	mov	r3, r0
 800604a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800604c:	2300      	movs	r3, #0
 800604e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006050:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006054:	2b84      	cmp	r3, #132	; 0x84
 8006056:	d005      	beq.n	8006064 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006058:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	4413      	add	r3, r2
 8006060:	3303      	adds	r3, #3
 8006062:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006064:	68fb      	ldr	r3, [r7, #12]
}
 8006066:	4618      	mov	r0, r3
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006078:	f3ef 8305 	mrs	r3, IPSR
 800607c:	607b      	str	r3, [r7, #4]
  return(result);
 800607e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006080:	2b00      	cmp	r3, #0
 8006082:	bf14      	ite	ne
 8006084:	2301      	movne	r3, #1
 8006086:	2300      	moveq	r3, #0
 8006088:	b2db      	uxtb	r3, r3
}
 800608a:	4618      	mov	r0, r3
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr

08006096 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800609a:	f001 fa95 	bl	80075c8 <vTaskStartScheduler>
  
  return osOK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80060a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060a6:	b089      	sub	sp, #36	; 0x24
 80060a8:	af04      	add	r7, sp, #16
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d020      	beq.n	80060f8 <osThreadCreate+0x54>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d01c      	beq.n	80060f8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	685c      	ldr	r4, [r3, #4]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681d      	ldr	r5, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	691e      	ldr	r6, [r3, #16]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80060d0:	4618      	mov	r0, r3
 80060d2:	f7ff ffb6 	bl	8006042 <makeFreeRtosPriority>
 80060d6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	695b      	ldr	r3, [r3, #20]
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060e0:	9202      	str	r2, [sp, #8]
 80060e2:	9301      	str	r3, [sp, #4]
 80060e4:	9100      	str	r1, [sp, #0]
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	4632      	mov	r2, r6
 80060ea:	4629      	mov	r1, r5
 80060ec:	4620      	mov	r0, r4
 80060ee:	f001 f8b1 	bl	8007254 <xTaskCreateStatic>
 80060f2:	4603      	mov	r3, r0
 80060f4:	60fb      	str	r3, [r7, #12]
 80060f6:	e01c      	b.n	8006132 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685c      	ldr	r4, [r3, #4]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006104:	b29e      	uxth	r6, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800610c:	4618      	mov	r0, r3
 800610e:	f7ff ff98 	bl	8006042 <makeFreeRtosPriority>
 8006112:	4602      	mov	r2, r0
 8006114:	f107 030c 	add.w	r3, r7, #12
 8006118:	9301      	str	r3, [sp, #4]
 800611a:	9200      	str	r2, [sp, #0]
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	4632      	mov	r2, r6
 8006120:	4629      	mov	r1, r5
 8006122:	4620      	mov	r0, r4
 8006124:	f001 f8ef 	bl	8007306 <xTaskCreate>
 8006128:	4603      	mov	r3, r0
 800612a:	2b01      	cmp	r3, #1
 800612c:	d001      	beq.n	8006132 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800612e:	2300      	movs	r3, #0
 8006130:	e000      	b.n	8006134 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006132:	68fb      	ldr	r3, [r7, #12]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3714      	adds	r7, #20
 8006138:	46bd      	mov	sp, r7
 800613a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800613c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d001      	beq.n	8006152 <osDelay+0x16>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	e000      	b.n	8006154 <osDelay+0x18>
 8006152:	2301      	movs	r3, #1
 8006154:	4618      	mov	r0, r3
 8006156:	f001 fa03 	bl	8007560 <vTaskDelay>
  
  return osOK;
 800615a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800615c:	4618      	mov	r0, r3
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006164:	b590      	push	{r4, r7, lr}
 8006166:	b085      	sub	sp, #20
 8006168:	af02      	add	r7, sp, #8
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d012      	beq.n	800619c <osMessageCreate+0x38>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00e      	beq.n	800619c <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6818      	ldr	r0, [r3, #0]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6859      	ldr	r1, [r3, #4]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	689a      	ldr	r2, [r3, #8]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68dc      	ldr	r4, [r3, #12]
 800618e:	2300      	movs	r3, #0
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	4623      	mov	r3, r4
 8006194:	f000 fb3c 	bl	8006810 <xQueueGenericCreateStatic>
 8006198:	4603      	mov	r3, r0
 800619a:	e008      	b.n	80061ae <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6818      	ldr	r0, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	4619      	mov	r1, r3
 80061a8:	f000 fba4 	bl	80068f4 <xQueueGenericCreate>
 80061ac:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	370c      	adds	r7, #12
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd90      	pop	{r4, r7, pc}
	...

080061b8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80061b8:	b590      	push	{r4, r7, lr}
 80061ba:	b08b      	sub	sp, #44	; 0x2c
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80061c8:	2300      	movs	r3, #0
 80061ca:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d10a      	bne.n	80061e8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80061d2:	2380      	movs	r3, #128	; 0x80
 80061d4:	617b      	str	r3, [r7, #20]
    return event;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	461c      	mov	r4, r3
 80061da:	f107 0314 	add.w	r3, r7, #20
 80061de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80061e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80061e6:	e054      	b.n	8006292 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80061e8:	2300      	movs	r3, #0
 80061ea:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80061ec:	2300      	movs	r3, #0
 80061ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061f6:	d103      	bne.n	8006200 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80061f8:	f04f 33ff 	mov.w	r3, #4294967295
 80061fc:	627b      	str	r3, [r7, #36]	; 0x24
 80061fe:	e009      	b.n	8006214 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d006      	beq.n	8006214 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620c:	2b00      	cmp	r3, #0
 800620e:	d101      	bne.n	8006214 <osMessageGet+0x5c>
      ticks = 1;
 8006210:	2301      	movs	r3, #1
 8006212:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006214:	f7ff ff2d 	bl	8006072 <inHandlerMode>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d01c      	beq.n	8006258 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800621e:	f107 0220 	add.w	r2, r7, #32
 8006222:	f107 0314 	add.w	r3, r7, #20
 8006226:	3304      	adds	r3, #4
 8006228:	4619      	mov	r1, r3
 800622a:	68b8      	ldr	r0, [r7, #8]
 800622c:	f000 fe28 	bl	8006e80 <xQueueReceiveFromISR>
 8006230:	4603      	mov	r3, r0
 8006232:	2b01      	cmp	r3, #1
 8006234:	d102      	bne.n	800623c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8006236:	2310      	movs	r3, #16
 8006238:	617b      	str	r3, [r7, #20]
 800623a:	e001      	b.n	8006240 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800623c:	2300      	movs	r3, #0
 800623e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006240:	6a3b      	ldr	r3, [r7, #32]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d01d      	beq.n	8006282 <osMessageGet+0xca>
 8006246:	4b15      	ldr	r3, [pc, #84]	; (800629c <osMessageGet+0xe4>)
 8006248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800624c:	601a      	str	r2, [r3, #0]
 800624e:	f3bf 8f4f 	dsb	sy
 8006252:	f3bf 8f6f 	isb	sy
 8006256:	e014      	b.n	8006282 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8006258:	f107 0314 	add.w	r3, r7, #20
 800625c:	3304      	adds	r3, #4
 800625e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006260:	4619      	mov	r1, r3
 8006262:	68b8      	ldr	r0, [r7, #8]
 8006264:	f000 fd30 	bl	8006cc8 <xQueueReceive>
 8006268:	4603      	mov	r3, r0
 800626a:	2b01      	cmp	r3, #1
 800626c:	d102      	bne.n	8006274 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800626e:	2310      	movs	r3, #16
 8006270:	617b      	str	r3, [r7, #20]
 8006272:	e006      	b.n	8006282 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <osMessageGet+0xc6>
 800627a:	2300      	movs	r3, #0
 800627c:	e000      	b.n	8006280 <osMessageGet+0xc8>
 800627e:	2340      	movs	r3, #64	; 0x40
 8006280:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	461c      	mov	r4, r3
 8006286:	f107 0314 	add.w	r3, r7, #20
 800628a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800628e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8006292:	68f8      	ldr	r0, [r7, #12]
 8006294:	372c      	adds	r7, #44	; 0x2c
 8006296:	46bd      	mov	sp, r7
 8006298:	bd90      	pop	{r4, r7, pc}
 800629a:	bf00      	nop
 800629c:	e000ed04 	.word	0xe000ed04

080062a0 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b082      	sub	sp, #8
 80062a4:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 80062a6:	201c      	movs	r0, #28
 80062a8:	f002 fcf2 	bl	8008c90 <pvPortMalloc>
 80062ac:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00a      	beq.n	80062ca <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	3304      	adds	r3, #4
 80062be:	4618      	mov	r0, r3
 80062c0:	f000 f98a 	bl	80065d8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	761a      	strb	r2, [r3, #24]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 80062ca:	687b      	ldr	r3, [r7, #4]
	}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3708      	adds	r7, #8
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b090      	sub	sp, #64	; 0x40
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	607a      	str	r2, [r7, #4]
 80062e0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80062e6:	2300      	movs	r3, #0
 80062e8:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80062ea:	2300      	movs	r3, #0
 80062ec:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d109      	bne.n	8006308 <xEventGroupWaitBits+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80062f4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	623b      	str	r3, [r7, #32]
 8006306:	e7fe      	b.n	8006306 <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d009      	beq.n	8006326 <xEventGroupWaitBits+0x52>
 8006312:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	61fb      	str	r3, [r7, #28]
 8006324:	e7fe      	b.n	8006324 <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d109      	bne.n	8006340 <xEventGroupWaitBits+0x6c>
 800632c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	61bb      	str	r3, [r7, #24]
 800633e:	e7fe      	b.n	800633e <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006340:	f001 fe1a 	bl	8007f78 <xTaskGetSchedulerState>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d102      	bne.n	8006350 <xEventGroupWaitBits+0x7c>
 800634a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800634c:	2b00      	cmp	r3, #0
 800634e:	d101      	bne.n	8006354 <xEventGroupWaitBits+0x80>
 8006350:	2301      	movs	r3, #1
 8006352:	e000      	b.n	8006356 <xEventGroupWaitBits+0x82>
 8006354:	2300      	movs	r3, #0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d109      	bne.n	800636e <xEventGroupWaitBits+0x9a>
 800635a:	f04f 0330 	mov.w	r3, #48	; 0x30
 800635e:	f383 8811 	msr	BASEPRI, r3
 8006362:	f3bf 8f6f 	isb	sy
 8006366:	f3bf 8f4f 	dsb	sy
 800636a:	617b      	str	r3, [r7, #20]
 800636c:	e7fe      	b.n	800636c <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 800636e:	f001 f98f 	bl	8007690 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8006372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	68b9      	ldr	r1, [r7, #8]
 800637c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800637e:	f000 f909 	bl	8006594 <prvTestWaitCondition>
 8006382:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8006384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00e      	beq.n	80063a8 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800638a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800638c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800638e:	2300      	movs	r3, #0
 8006390:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d028      	beq.n	80063ea <xEventGroupWaitBits+0x116>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	43db      	mvns	r3, r3
 80063a0:	401a      	ands	r2, r3
 80063a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063a4:	601a      	str	r2, [r3, #0]
 80063a6:	e020      	b.n	80063ea <xEventGroupWaitBits+0x116>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80063a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d104      	bne.n	80063b8 <xEventGroupWaitBits+0xe4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80063ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80063b2:	2301      	movs	r3, #1
 80063b4:	633b      	str	r3, [r7, #48]	; 0x30
 80063b6:	e018      	b.n	80063ea <xEventGroupWaitBits+0x116>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d003      	beq.n	80063c6 <xEventGroupWaitBits+0xf2>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80063be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063c4:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d003      	beq.n	80063d4 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80063cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80063d2:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80063d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063d6:	1d18      	adds	r0, r3, #4
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063dc:	4313      	orrs	r3, r2
 80063de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80063e0:	4619      	mov	r1, r3
 80063e2:	f001 fb49 	bl	8007a78 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80063e6:	2300      	movs	r3, #0
 80063e8:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80063ea:	f001 f95f 	bl	80076ac <xTaskResumeAll>
 80063ee:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80063f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d031      	beq.n	800645a <xEventGroupWaitBits+0x186>
	{
		if( xAlreadyYielded == pdFALSE )
 80063f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d107      	bne.n	800640c <xEventGroupWaitBits+0x138>
		{
			portYIELD_WITHIN_API();
 80063fc:	4b19      	ldr	r3, [pc, #100]	; (8006464 <xEventGroupWaitBits+0x190>)
 80063fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006402:	601a      	str	r2, [r3, #0]
 8006404:	f3bf 8f4f 	dsb	sy
 8006408:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800640c:	f001 fe56 	bl	80080bc <uxTaskResetEventItemValue>
 8006410:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8006412:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006418:	2b00      	cmp	r3, #0
 800641a:	d11a      	bne.n	8006452 <xEventGroupWaitBits+0x17e>
		{
			taskENTER_CRITICAL();
 800641c:	f002 fb1e 	bl	8008a5c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8006420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8006426:	683a      	ldr	r2, [r7, #0]
 8006428:	68b9      	ldr	r1, [r7, #8]
 800642a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800642c:	f000 f8b2 	bl	8006594 <prvTestWaitCondition>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d009      	beq.n	800644a <xEventGroupWaitBits+0x176>
				{
					if( xClearOnExit != pdFALSE )
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d006      	beq.n	800644a <xEventGroupWaitBits+0x176>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800643c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	43db      	mvns	r3, r3
 8006444:	401a      	ands	r2, r3
 8006446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006448:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800644a:	2301      	movs	r3, #1
 800644c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800644e:	f002 fb33 	bl	8008ab8 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006454:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006458:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800645a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800645c:	4618      	mov	r0, r3
 800645e:	3740      	adds	r7, #64	; 0x40
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	e000ed04 	.word	0xe000ed04

08006468 <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b08e      	sub	sp, #56	; 0x38
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006472:	2300      	movs	r3, #0
 8006474:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800647a:	2300      	movs	r3, #0
 800647c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d109      	bne.n	8006498 <xEventGroupSetBits+0x30>
 8006484:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006488:	f383 8811 	msr	BASEPRI, r3
 800648c:	f3bf 8f6f 	isb	sy
 8006490:	f3bf 8f4f 	dsb	sy
 8006494:	613b      	str	r3, [r7, #16]
 8006496:	e7fe      	b.n	8006496 <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d009      	beq.n	80064b6 <xEventGroupSetBits+0x4e>
 80064a2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80064a6:	f383 8811 	msr	BASEPRI, r3
 80064aa:	f3bf 8f6f 	isb	sy
 80064ae:	f3bf 8f4f 	dsb	sy
 80064b2:	60fb      	str	r3, [r7, #12]
 80064b4:	e7fe      	b.n	80064b4 <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80064b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b8:	3304      	adds	r3, #4
 80064ba:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064be:	3308      	adds	r3, #8
 80064c0:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80064c2:	f001 f8e5 	bl	8007690 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80064cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	431a      	orrs	r2, r3
 80064d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d6:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80064d8:	e03c      	b.n	8006554 <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 80064da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80064e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80064e6:	2300      	movs	r3, #0
 80064e8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80064f0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80064f8:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d108      	bne.n	8006516 <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	4013      	ands	r3, r2
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00b      	beq.n	8006528 <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 8006510:	2301      	movs	r3, #1
 8006512:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006514:	e008      	b.n	8006528 <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	4013      	ands	r3, r2
 800651e:	69ba      	ldr	r2, [r7, #24]
 8006520:	429a      	cmp	r2, r3
 8006522:	d101      	bne.n	8006528 <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006524:	2301      	movs	r3, #1
 8006526:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d010      	beq.n	8006550 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006534:	2b00      	cmp	r3, #0
 8006536:	d003      	beq.n	8006540 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	4313      	orrs	r3, r2
 800653e:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006548:	4619      	mov	r1, r3
 800654a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800654c:	f001 fb5a 	bl	8007c04 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8006554:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	429a      	cmp	r2, r3
 800655a:	d1be      	bne.n	80064da <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800655c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006562:	43db      	mvns	r3, r3
 8006564:	401a      	ands	r2, r3
 8006566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006568:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800656a:	f001 f89f 	bl	80076ac <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800656e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006570:	681b      	ldr	r3, [r3, #0]
}
 8006572:	4618      	mov	r0, r3
 8006574:	3738      	adds	r7, #56	; 0x38
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}

0800657a <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800657a:	b580      	push	{r7, lr}
 800657c:	b082      	sub	sp, #8
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
 8006582:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 8006584:	6839      	ldr	r1, [r7, #0]
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7ff ff6e 	bl	8006468 <xEventGroupSetBits>
}
 800658c:	bf00      	nop
 800658e:	3708      	adds	r7, #8
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006594:	b480      	push	{r7}
 8006596:	b087      	sub	sp, #28
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80065a0:	2300      	movs	r3, #0
 80065a2:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d107      	bne.n	80065ba <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	4013      	ands	r3, r2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00a      	beq.n	80065ca <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80065b4:	2301      	movs	r3, #1
 80065b6:	617b      	str	r3, [r7, #20]
 80065b8:	e007      	b.n	80065ca <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	4013      	ands	r3, r2
 80065c0:	68ba      	ldr	r2, [r7, #8]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d101      	bne.n	80065ca <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80065c6:	2301      	movs	r3, #1
 80065c8:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80065ca:	697b      	ldr	r3, [r7, #20]
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	371c      	adds	r7, #28
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f103 0208 	add.w	r2, r3, #8
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f04f 32ff 	mov.w	r2, #4294967295
 80065f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f103 0208 	add.w	r2, r3, #8
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f103 0208 	add.w	r2, r3, #8
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006632:	b480      	push	{r7}
 8006634:	b085      	sub	sp, #20
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
 800663a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	683a      	ldr	r2, [r7, #0]
 800665c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	601a      	str	r2, [r3, #0]
}
 800666e:	bf00      	nop
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800667a:	b480      	push	{r7}
 800667c:	b085      	sub	sp, #20
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
 8006682:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006690:	d103      	bne.n	800669a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	60fb      	str	r3, [r7, #12]
 8006698:	e00c      	b.n	80066b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	3308      	adds	r3, #8
 800669e:	60fb      	str	r3, [r7, #12]
 80066a0:	e002      	b.n	80066a8 <vListInsert+0x2e>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	60fb      	str	r3, [r7, #12]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d2f6      	bcs.n	80066a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	683a      	ldr	r2, [r7, #0]
 80066c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	601a      	str	r2, [r3, #0]
}
 80066e0:	bf00      	nop
 80066e2:	3714      	adds	r7, #20
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	6892      	ldr	r2, [r2, #8]
 8006702:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	6852      	ldr	r2, [r2, #4]
 800670c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	429a      	cmp	r2, r3
 8006716:	d103      	bne.n	8006720 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	1e5a      	subs	r2, r3, #1
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
}
 8006734:	4618      	mov	r0, r3
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d109      	bne.n	8006768 <xQueueGenericReset+0x28>
 8006754:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006758:	f383 8811 	msr	BASEPRI, r3
 800675c:	f3bf 8f6f 	isb	sy
 8006760:	f3bf 8f4f 	dsb	sy
 8006764:	60bb      	str	r3, [r7, #8]
 8006766:	e7fe      	b.n	8006766 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8006768:	f002 f978 	bl	8008a5c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006774:	68f9      	ldr	r1, [r7, #12]
 8006776:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006778:	fb01 f303 	mul.w	r3, r1, r3
 800677c:	441a      	add	r2, r3
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006798:	3b01      	subs	r3, #1
 800679a:	68f9      	ldr	r1, [r7, #12]
 800679c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800679e:	fb01 f303 	mul.w	r3, r1, r3
 80067a2:	441a      	add	r2, r3
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	22ff      	movs	r2, #255	; 0xff
 80067ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	22ff      	movs	r2, #255	; 0xff
 80067b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d114      	bne.n	80067e8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d01a      	beq.n	80067fc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	3310      	adds	r3, #16
 80067ca:	4618      	mov	r0, r3
 80067cc:	f001 f9b8 	bl	8007b40 <xTaskRemoveFromEventList>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d012      	beq.n	80067fc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80067d6:	4b0d      	ldr	r3, [pc, #52]	; (800680c <xQueueGenericReset+0xcc>)
 80067d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067dc:	601a      	str	r2, [r3, #0]
 80067de:	f3bf 8f4f 	dsb	sy
 80067e2:	f3bf 8f6f 	isb	sy
 80067e6:	e009      	b.n	80067fc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	3310      	adds	r3, #16
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7ff fef3 	bl	80065d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	3324      	adds	r3, #36	; 0x24
 80067f6:	4618      	mov	r0, r3
 80067f8:	f7ff feee 	bl	80065d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80067fc:	f002 f95c 	bl	8008ab8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006800:	2301      	movs	r3, #1
}
 8006802:	4618      	mov	r0, r3
 8006804:	3710      	adds	r7, #16
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop
 800680c:	e000ed04 	.word	0xe000ed04

08006810 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006810:	b580      	push	{r7, lr}
 8006812:	b08e      	sub	sp, #56	; 0x38
 8006814:	af02      	add	r7, sp, #8
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	607a      	str	r2, [r7, #4]
 800681c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d109      	bne.n	8006838 <xQueueGenericCreateStatic+0x28>
 8006824:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006828:	f383 8811 	msr	BASEPRI, r3
 800682c:	f3bf 8f6f 	isb	sy
 8006830:	f3bf 8f4f 	dsb	sy
 8006834:	62bb      	str	r3, [r7, #40]	; 0x28
 8006836:	e7fe      	b.n	8006836 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d109      	bne.n	8006852 <xQueueGenericCreateStatic+0x42>
 800683e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006842:	f383 8811 	msr	BASEPRI, r3
 8006846:	f3bf 8f6f 	isb	sy
 800684a:	f3bf 8f4f 	dsb	sy
 800684e:	627b      	str	r3, [r7, #36]	; 0x24
 8006850:	e7fe      	b.n	8006850 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <xQueueGenericCreateStatic+0x4e>
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <xQueueGenericCreateStatic+0x52>
 800685e:	2301      	movs	r3, #1
 8006860:	e000      	b.n	8006864 <xQueueGenericCreateStatic+0x54>
 8006862:	2300      	movs	r3, #0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d109      	bne.n	800687c <xQueueGenericCreateStatic+0x6c>
 8006868:	f04f 0330 	mov.w	r3, #48	; 0x30
 800686c:	f383 8811 	msr	BASEPRI, r3
 8006870:	f3bf 8f6f 	isb	sy
 8006874:	f3bf 8f4f 	dsb	sy
 8006878:	623b      	str	r3, [r7, #32]
 800687a:	e7fe      	b.n	800687a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d102      	bne.n	8006888 <xQueueGenericCreateStatic+0x78>
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d101      	bne.n	800688c <xQueueGenericCreateStatic+0x7c>
 8006888:	2301      	movs	r3, #1
 800688a:	e000      	b.n	800688e <xQueueGenericCreateStatic+0x7e>
 800688c:	2300      	movs	r3, #0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d109      	bne.n	80068a6 <xQueueGenericCreateStatic+0x96>
 8006892:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006896:	f383 8811 	msr	BASEPRI, r3
 800689a:	f3bf 8f6f 	isb	sy
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	61fb      	str	r3, [r7, #28]
 80068a4:	e7fe      	b.n	80068a4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068a6:	2348      	movs	r3, #72	; 0x48
 80068a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	2b48      	cmp	r3, #72	; 0x48
 80068ae:	d009      	beq.n	80068c4 <xQueueGenericCreateStatic+0xb4>
 80068b0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80068b4:	f383 8811 	msr	BASEPRI, r3
 80068b8:	f3bf 8f6f 	isb	sy
 80068bc:	f3bf 8f4f 	dsb	sy
 80068c0:	61bb      	str	r3, [r7, #24]
 80068c2:	e7fe      	b.n	80068c2 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80068c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00d      	beq.n	80068ea <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80068ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068d0:	2201      	movs	r2, #1
 80068d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068d6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80068da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	4613      	mov	r3, r2
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	68b9      	ldr	r1, [r7, #8]
 80068e4:	68f8      	ldr	r0, [r7, #12]
 80068e6:	f000 f842 	bl	800696e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80068ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3730      	adds	r7, #48	; 0x30
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b08a      	sub	sp, #40	; 0x28
 80068f8:	af02      	add	r7, sp, #8
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	60b9      	str	r1, [r7, #8]
 80068fe:	4613      	mov	r3, r2
 8006900:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d109      	bne.n	800691c <xQueueGenericCreate+0x28>
 8006908:	f04f 0330 	mov.w	r3, #48	; 0x30
 800690c:	f383 8811 	msr	BASEPRI, r3
 8006910:	f3bf 8f6f 	isb	sy
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	613b      	str	r3, [r7, #16]
 800691a:	e7fe      	b.n	800691a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d102      	bne.n	8006928 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006922:	2300      	movs	r3, #0
 8006924:	61fb      	str	r3, [r7, #28]
 8006926:	e004      	b.n	8006932 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	fb02 f303 	mul.w	r3, r2, r3
 8006930:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	3348      	adds	r3, #72	; 0x48
 8006936:	4618      	mov	r0, r3
 8006938:	f002 f9aa 	bl	8008c90 <pvPortMalloc>
 800693c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00f      	beq.n	8006964 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	3348      	adds	r3, #72	; 0x48
 8006948:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006952:	79fa      	ldrb	r2, [r7, #7]
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	4613      	mov	r3, r2
 800695a:	697a      	ldr	r2, [r7, #20]
 800695c:	68b9      	ldr	r1, [r7, #8]
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f000 f805 	bl	800696e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006964:	69bb      	ldr	r3, [r7, #24]
	}
 8006966:	4618      	mov	r0, r3
 8006968:	3720      	adds	r7, #32
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	60f8      	str	r0, [r7, #12]
 8006976:	60b9      	str	r1, [r7, #8]
 8006978:	607a      	str	r2, [r7, #4]
 800697a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d103      	bne.n	800698a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	69ba      	ldr	r2, [r7, #24]
 8006986:	601a      	str	r2, [r3, #0]
 8006988:	e002      	b.n	8006990 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800699c:	2101      	movs	r1, #1
 800699e:	69b8      	ldr	r0, [r7, #24]
 80069a0:	f7ff fece 	bl	8006740 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80069a4:	bf00      	nop
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b08e      	sub	sp, #56	; 0x38
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
 80069b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80069ba:	2300      	movs	r3, #0
 80069bc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80069c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d109      	bne.n	80069dc <xQueueGenericSend+0x30>
 80069c8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80069cc:	f383 8811 	msr	BASEPRI, r3
 80069d0:	f3bf 8f6f 	isb	sy
 80069d4:	f3bf 8f4f 	dsb	sy
 80069d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80069da:	e7fe      	b.n	80069da <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d103      	bne.n	80069ea <xQueueGenericSend+0x3e>
 80069e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <xQueueGenericSend+0x42>
 80069ea:	2301      	movs	r3, #1
 80069ec:	e000      	b.n	80069f0 <xQueueGenericSend+0x44>
 80069ee:	2300      	movs	r3, #0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d109      	bne.n	8006a08 <xQueueGenericSend+0x5c>
 80069f4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	627b      	str	r3, [r7, #36]	; 0x24
 8006a06:	e7fe      	b.n	8006a06 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d103      	bne.n	8006a16 <xQueueGenericSend+0x6a>
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d101      	bne.n	8006a1a <xQueueGenericSend+0x6e>
 8006a16:	2301      	movs	r3, #1
 8006a18:	e000      	b.n	8006a1c <xQueueGenericSend+0x70>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d109      	bne.n	8006a34 <xQueueGenericSend+0x88>
 8006a20:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006a24:	f383 8811 	msr	BASEPRI, r3
 8006a28:	f3bf 8f6f 	isb	sy
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	623b      	str	r3, [r7, #32]
 8006a32:	e7fe      	b.n	8006a32 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a34:	f001 faa0 	bl	8007f78 <xTaskGetSchedulerState>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d102      	bne.n	8006a44 <xQueueGenericSend+0x98>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d101      	bne.n	8006a48 <xQueueGenericSend+0x9c>
 8006a44:	2301      	movs	r3, #1
 8006a46:	e000      	b.n	8006a4a <xQueueGenericSend+0x9e>
 8006a48:	2300      	movs	r3, #0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d109      	bne.n	8006a62 <xQueueGenericSend+0xb6>
 8006a4e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	61fb      	str	r3, [r7, #28]
 8006a60:	e7fe      	b.n	8006a60 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a62:	f001 fffb 	bl	8008a5c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d302      	bcc.n	8006a78 <xQueueGenericSend+0xcc>
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d129      	bne.n	8006acc <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a78:	683a      	ldr	r2, [r7, #0]
 8006a7a:	68b9      	ldr	r1, [r7, #8]
 8006a7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a7e:	f000 fa7c 	bl	8006f7a <prvCopyDataToQueue>
 8006a82:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d010      	beq.n	8006aae <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a8e:	3324      	adds	r3, #36	; 0x24
 8006a90:	4618      	mov	r0, r3
 8006a92:	f001 f855 	bl	8007b40 <xTaskRemoveFromEventList>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d013      	beq.n	8006ac4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006a9c:	4b3f      	ldr	r3, [pc, #252]	; (8006b9c <xQueueGenericSend+0x1f0>)
 8006a9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aa2:	601a      	str	r2, [r3, #0]
 8006aa4:	f3bf 8f4f 	dsb	sy
 8006aa8:	f3bf 8f6f 	isb	sy
 8006aac:	e00a      	b.n	8006ac4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d007      	beq.n	8006ac4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006ab4:	4b39      	ldr	r3, [pc, #228]	; (8006b9c <xQueueGenericSend+0x1f0>)
 8006ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aba:	601a      	str	r2, [r3, #0]
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006ac4:	f001 fff8 	bl	8008ab8 <vPortExitCritical>
				return pdPASS;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e063      	b.n	8006b94 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d103      	bne.n	8006ada <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ad2:	f001 fff1 	bl	8008ab8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	e05c      	b.n	8006b94 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d106      	bne.n	8006aee <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ae0:	f107 0314 	add.w	r3, r7, #20
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f001 f8ed 	bl	8007cc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006aea:	2301      	movs	r3, #1
 8006aec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006aee:	f001 ffe3 	bl	8008ab8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006af2:	f000 fdcd 	bl	8007690 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006af6:	f001 ffb1 	bl	8008a5c <vPortEnterCritical>
 8006afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006afc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b00:	b25b      	sxtb	r3, r3
 8006b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b06:	d103      	bne.n	8006b10 <xQueueGenericSend+0x164>
 8006b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b16:	b25b      	sxtb	r3, r3
 8006b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b1c:	d103      	bne.n	8006b26 <xQueueGenericSend+0x17a>
 8006b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b26:	f001 ffc7 	bl	8008ab8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b2a:	1d3a      	adds	r2, r7, #4
 8006b2c:	f107 0314 	add.w	r3, r7, #20
 8006b30:	4611      	mov	r1, r2
 8006b32:	4618      	mov	r0, r3
 8006b34:	f001 f8dc 	bl	8007cf0 <xTaskCheckForTimeOut>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d124      	bne.n	8006b88 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006b3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b40:	f000 fb13 	bl	800716a <prvIsQueueFull>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d018      	beq.n	8006b7c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4c:	3310      	adds	r3, #16
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	4611      	mov	r1, r2
 8006b52:	4618      	mov	r0, r3
 8006b54:	f000 ff6c 	bl	8007a30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006b58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b5a:	f000 fa9e 	bl	800709a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006b5e:	f000 fda5 	bl	80076ac <xTaskResumeAll>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	f47f af7c 	bne.w	8006a62 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8006b6a:	4b0c      	ldr	r3, [pc, #48]	; (8006b9c <xQueueGenericSend+0x1f0>)
 8006b6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b70:	601a      	str	r2, [r3, #0]
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	f3bf 8f6f 	isb	sy
 8006b7a:	e772      	b.n	8006a62 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006b7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b7e:	f000 fa8c 	bl	800709a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b82:	f000 fd93 	bl	80076ac <xTaskResumeAll>
 8006b86:	e76c      	b.n	8006a62 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006b88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b8a:	f000 fa86 	bl	800709a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b8e:	f000 fd8d 	bl	80076ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006b92:	2300      	movs	r3, #0
		}
	}
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3738      	adds	r7, #56	; 0x38
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	e000ed04 	.word	0xe000ed04

08006ba0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b08e      	sub	sp, #56	; 0x38
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
 8006bac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d109      	bne.n	8006bcc <xQueueGenericSendFromISR+0x2c>
 8006bb8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006bbc:	f383 8811 	msr	BASEPRI, r3
 8006bc0:	f3bf 8f6f 	isb	sy
 8006bc4:	f3bf 8f4f 	dsb	sy
 8006bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8006bca:	e7fe      	b.n	8006bca <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d103      	bne.n	8006bda <xQueueGenericSendFromISR+0x3a>
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d101      	bne.n	8006bde <xQueueGenericSendFromISR+0x3e>
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e000      	b.n	8006be0 <xQueueGenericSendFromISR+0x40>
 8006bde:	2300      	movs	r3, #0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d109      	bne.n	8006bf8 <xQueueGenericSendFromISR+0x58>
 8006be4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	623b      	str	r3, [r7, #32]
 8006bf6:	e7fe      	b.n	8006bf6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d103      	bne.n	8006c06 <xQueueGenericSendFromISR+0x66>
 8006bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d101      	bne.n	8006c0a <xQueueGenericSendFromISR+0x6a>
 8006c06:	2301      	movs	r3, #1
 8006c08:	e000      	b.n	8006c0c <xQueueGenericSendFromISR+0x6c>
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d109      	bne.n	8006c24 <xQueueGenericSendFromISR+0x84>
 8006c10:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	61fb      	str	r3, [r7, #28]
 8006c22:	e7fe      	b.n	8006c22 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c24:	f001 fff6 	bl	8008c14 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006c28:	f3ef 8211 	mrs	r2, BASEPRI
 8006c2c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006c30:	f383 8811 	msr	BASEPRI, r3
 8006c34:	f3bf 8f6f 	isb	sy
 8006c38:	f3bf 8f4f 	dsb	sy
 8006c3c:	61ba      	str	r2, [r7, #24]
 8006c3e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006c40:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c42:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d302      	bcc.n	8006c56 <xQueueGenericSendFromISR+0xb6>
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	2b02      	cmp	r3, #2
 8006c54:	d12c      	bne.n	8006cb0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	68b9      	ldr	r1, [r7, #8]
 8006c64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c66:	f000 f988 	bl	8006f7a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006c6a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c72:	d112      	bne.n	8006c9a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d016      	beq.n	8006caa <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7e:	3324      	adds	r3, #36	; 0x24
 8006c80:	4618      	mov	r0, r3
 8006c82:	f000 ff5d 	bl	8007b40 <xTaskRemoveFromEventList>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00e      	beq.n	8006caa <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00b      	beq.n	8006caa <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	601a      	str	r2, [r3, #0]
 8006c98:	e007      	b.n	8006caa <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006c9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	b25a      	sxtb	r2, r3
 8006ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006caa:	2301      	movs	r3, #1
 8006cac:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006cae:	e001      	b.n	8006cb4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	637b      	str	r3, [r7, #52]	; 0x34
 8006cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cb6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3738      	adds	r7, #56	; 0x38
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b08c      	sub	sp, #48	; 0x30
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	60f8      	str	r0, [r7, #12]
 8006cd0:	60b9      	str	r1, [r7, #8]
 8006cd2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d109      	bne.n	8006cf6 <xQueueReceive+0x2e>
	__asm volatile
 8006ce2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006ce6:	f383 8811 	msr	BASEPRI, r3
 8006cea:	f3bf 8f6f 	isb	sy
 8006cee:	f3bf 8f4f 	dsb	sy
 8006cf2:	623b      	str	r3, [r7, #32]
 8006cf4:	e7fe      	b.n	8006cf4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d103      	bne.n	8006d04 <xQueueReceive+0x3c>
 8006cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d101      	bne.n	8006d08 <xQueueReceive+0x40>
 8006d04:	2301      	movs	r3, #1
 8006d06:	e000      	b.n	8006d0a <xQueueReceive+0x42>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d109      	bne.n	8006d22 <xQueueReceive+0x5a>
 8006d0e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	61fb      	str	r3, [r7, #28]
 8006d20:	e7fe      	b.n	8006d20 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d22:	f001 f929 	bl	8007f78 <xTaskGetSchedulerState>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d102      	bne.n	8006d32 <xQueueReceive+0x6a>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <xQueueReceive+0x6e>
 8006d32:	2301      	movs	r3, #1
 8006d34:	e000      	b.n	8006d38 <xQueueReceive+0x70>
 8006d36:	2300      	movs	r3, #0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d109      	bne.n	8006d50 <xQueueReceive+0x88>
 8006d3c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006d40:	f383 8811 	msr	BASEPRI, r3
 8006d44:	f3bf 8f6f 	isb	sy
 8006d48:	f3bf 8f4f 	dsb	sy
 8006d4c:	61bb      	str	r3, [r7, #24]
 8006d4e:	e7fe      	b.n	8006d4e <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d50:	f001 fe84 	bl	8008a5c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d58:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d01f      	beq.n	8006da0 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006d60:	68b9      	ldr	r1, [r7, #8]
 8006d62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d64:	f000 f973 	bl	800704e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6a:	1e5a      	subs	r2, r3, #1
 8006d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00f      	beq.n	8006d98 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7a:	3310      	adds	r3, #16
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f000 fedf 	bl	8007b40 <xTaskRemoveFromEventList>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d007      	beq.n	8006d98 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006d88:	4b3c      	ldr	r3, [pc, #240]	; (8006e7c <xQueueReceive+0x1b4>)
 8006d8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	f3bf 8f4f 	dsb	sy
 8006d94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006d98:	f001 fe8e 	bl	8008ab8 <vPortExitCritical>
				return pdPASS;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e069      	b.n	8006e74 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d103      	bne.n	8006dae <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006da6:	f001 fe87 	bl	8008ab8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006daa:	2300      	movs	r3, #0
 8006dac:	e062      	b.n	8006e74 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d106      	bne.n	8006dc2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006db4:	f107 0310 	add.w	r3, r7, #16
 8006db8:	4618      	mov	r0, r3
 8006dba:	f000 ff83 	bl	8007cc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006dc2:	f001 fe79 	bl	8008ab8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006dc6:	f000 fc63 	bl	8007690 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006dca:	f001 fe47 	bl	8008a5c <vPortEnterCritical>
 8006dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006dd4:	b25b      	sxtb	r3, r3
 8006dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dda:	d103      	bne.n	8006de4 <xQueueReceive+0x11c>
 8006ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dea:	b25b      	sxtb	r3, r3
 8006dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df0:	d103      	bne.n	8006dfa <xQueueReceive+0x132>
 8006df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dfa:	f001 fe5d 	bl	8008ab8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006dfe:	1d3a      	adds	r2, r7, #4
 8006e00:	f107 0310 	add.w	r3, r7, #16
 8006e04:	4611      	mov	r1, r2
 8006e06:	4618      	mov	r0, r3
 8006e08:	f000 ff72 	bl	8007cf0 <xTaskCheckForTimeOut>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d123      	bne.n	8006e5a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e14:	f000 f993 	bl	800713e <prvIsQueueEmpty>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d017      	beq.n	8006e4e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e20:	3324      	adds	r3, #36	; 0x24
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	4611      	mov	r1, r2
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 fe02 	bl	8007a30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006e2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e2e:	f000 f934 	bl	800709a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006e32:	f000 fc3b 	bl	80076ac <xTaskResumeAll>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d189      	bne.n	8006d50 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8006e3c:	4b0f      	ldr	r3, [pc, #60]	; (8006e7c <xQueueReceive+0x1b4>)
 8006e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e42:	601a      	str	r2, [r3, #0]
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	f3bf 8f6f 	isb	sy
 8006e4c:	e780      	b.n	8006d50 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006e4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e50:	f000 f923 	bl	800709a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e54:	f000 fc2a 	bl	80076ac <xTaskResumeAll>
 8006e58:	e77a      	b.n	8006d50 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006e5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e5c:	f000 f91d 	bl	800709a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e60:	f000 fc24 	bl	80076ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e66:	f000 f96a 	bl	800713e <prvIsQueueEmpty>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	f43f af6f 	beq.w	8006d50 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006e72:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3730      	adds	r7, #48	; 0x30
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	e000ed04 	.word	0xe000ed04

08006e80 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b08e      	sub	sp, #56	; 0x38
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d109      	bne.n	8006eaa <xQueueReceiveFromISR+0x2a>
 8006e96:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006e9a:	f383 8811 	msr	BASEPRI, r3
 8006e9e:	f3bf 8f6f 	isb	sy
 8006ea2:	f3bf 8f4f 	dsb	sy
 8006ea6:	623b      	str	r3, [r7, #32]
 8006ea8:	e7fe      	b.n	8006ea8 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d103      	bne.n	8006eb8 <xQueueReceiveFromISR+0x38>
 8006eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d101      	bne.n	8006ebc <xQueueReceiveFromISR+0x3c>
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e000      	b.n	8006ebe <xQueueReceiveFromISR+0x3e>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d109      	bne.n	8006ed6 <xQueueReceiveFromISR+0x56>
 8006ec2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006ec6:	f383 8811 	msr	BASEPRI, r3
 8006eca:	f3bf 8f6f 	isb	sy
 8006ece:	f3bf 8f4f 	dsb	sy
 8006ed2:	61fb      	str	r3, [r7, #28]
 8006ed4:	e7fe      	b.n	8006ed4 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006ed6:	f001 fe9d 	bl	8008c14 <vPortValidateInterruptPriority>
	__asm volatile
 8006eda:	f3ef 8211 	mrs	r2, BASEPRI
 8006ede:	f04f 0330 	mov.w	r3, #48	; 0x30
 8006ee2:	f383 8811 	msr	BASEPRI, r3
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	61ba      	str	r2, [r7, #24]
 8006ef0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006ef2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d02f      	beq.n	8006f62 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006f0c:	68b9      	ldr	r1, [r7, #8]
 8006f0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006f10:	f000 f89d 	bl	800704e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f16:	1e5a      	subs	r2, r3, #1
 8006f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f1a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006f1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f24:	d112      	bne.n	8006f4c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d016      	beq.n	8006f5c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f30:	3310      	adds	r3, #16
 8006f32:	4618      	mov	r0, r3
 8006f34:	f000 fe04 	bl	8007b40 <xTaskRemoveFromEventList>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00e      	beq.n	8006f5c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00b      	beq.n	8006f5c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	601a      	str	r2, [r3, #0]
 8006f4a:	e007      	b.n	8006f5c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f50:	3301      	adds	r3, #1
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	b25a      	sxtb	r2, r3
 8006f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	637b      	str	r3, [r7, #52]	; 0x34
 8006f60:	e001      	b.n	8006f66 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8006f62:	2300      	movs	r3, #0
 8006f64:	637b      	str	r3, [r7, #52]	; 0x34
 8006f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f68:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3738      	adds	r7, #56	; 0x38
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b086      	sub	sp, #24
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	60f8      	str	r0, [r7, #12]
 8006f82:	60b9      	str	r1, [r7, #8]
 8006f84:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006f86:	2300      	movs	r3, #0
 8006f88:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f8e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10d      	bne.n	8006fb4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d14d      	bne.n	800703c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f001 f805 	bl	8007fb4 <xTaskPriorityDisinherit>
 8006faa:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	605a      	str	r2, [r3, #4]
 8006fb2:	e043      	b.n	800703c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d119      	bne.n	8006fee <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6898      	ldr	r0, [r3, #8]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	68b9      	ldr	r1, [r7, #8]
 8006fc6:	f002 fdf4 	bl	8009bb2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	689a      	ldr	r2, [r3, #8]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd2:	441a      	add	r2, r3
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	689a      	ldr	r2, [r3, #8]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d32b      	bcc.n	800703c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	609a      	str	r2, [r3, #8]
 8006fec:	e026      	b.n	800703c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	68d8      	ldr	r0, [r3, #12]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	68b9      	ldr	r1, [r7, #8]
 8006ffa:	f002 fdda 	bl	8009bb2 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	68da      	ldr	r2, [r3, #12]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007006:	425b      	negs	r3, r3
 8007008:	441a      	add	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	68da      	ldr	r2, [r3, #12]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	429a      	cmp	r2, r3
 8007018:	d207      	bcs.n	800702a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	685a      	ldr	r2, [r3, #4]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007022:	425b      	negs	r3, r3
 8007024:	441a      	add	r2, r3
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2b02      	cmp	r3, #2
 800702e:	d105      	bne.n	800703c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d002      	beq.n	800703c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	3b01      	subs	r3, #1
 800703a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	1c5a      	adds	r2, r3, #1
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007044:	697b      	ldr	r3, [r7, #20]
}
 8007046:	4618      	mov	r0, r3
 8007048:	3718      	adds	r7, #24
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b082      	sub	sp, #8
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
 8007056:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705c:	2b00      	cmp	r3, #0
 800705e:	d018      	beq.n	8007092 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68da      	ldr	r2, [r3, #12]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007068:	441a      	add	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	68da      	ldr	r2, [r3, #12]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	429a      	cmp	r2, r3
 8007078:	d303      	bcc.n	8007082 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	68d9      	ldr	r1, [r3, #12]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708a:	461a      	mov	r2, r3
 800708c:	6838      	ldr	r0, [r7, #0]
 800708e:	f002 fd90 	bl	8009bb2 <memcpy>
	}
}
 8007092:	bf00      	nop
 8007094:	3708      	adds	r7, #8
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}

0800709a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800709a:	b580      	push	{r7, lr}
 800709c:	b084      	sub	sp, #16
 800709e:	af00      	add	r7, sp, #0
 80070a0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80070a2:	f001 fcdb 	bl	8008a5c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070ac:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070ae:	e011      	b.n	80070d4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d012      	beq.n	80070de <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	3324      	adds	r3, #36	; 0x24
 80070bc:	4618      	mov	r0, r3
 80070be:	f000 fd3f 	bl	8007b40 <xTaskRemoveFromEventList>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80070c8:	f000 fe72 	bl	8007db0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	dce9      	bgt.n	80070b0 <prvUnlockQueue+0x16>
 80070dc:	e000      	b.n	80070e0 <prvUnlockQueue+0x46>
					break;
 80070de:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	22ff      	movs	r2, #255	; 0xff
 80070e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80070e8:	f001 fce6 	bl	8008ab8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80070ec:	f001 fcb6 	bl	8008a5c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070f6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80070f8:	e011      	b.n	800711e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	691b      	ldr	r3, [r3, #16]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d012      	beq.n	8007128 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	3310      	adds	r3, #16
 8007106:	4618      	mov	r0, r3
 8007108:	f000 fd1a 	bl	8007b40 <xTaskRemoveFromEventList>
 800710c:	4603      	mov	r3, r0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d001      	beq.n	8007116 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007112:	f000 fe4d 	bl	8007db0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007116:	7bbb      	ldrb	r3, [r7, #14]
 8007118:	3b01      	subs	r3, #1
 800711a:	b2db      	uxtb	r3, r3
 800711c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800711e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007122:	2b00      	cmp	r3, #0
 8007124:	dce9      	bgt.n	80070fa <prvUnlockQueue+0x60>
 8007126:	e000      	b.n	800712a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007128:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	22ff      	movs	r2, #255	; 0xff
 800712e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007132:	f001 fcc1 	bl	8008ab8 <vPortExitCritical>
}
 8007136:	bf00      	nop
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b084      	sub	sp, #16
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007146:	f001 fc89 	bl	8008a5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800714e:	2b00      	cmp	r3, #0
 8007150:	d102      	bne.n	8007158 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007152:	2301      	movs	r3, #1
 8007154:	60fb      	str	r3, [r7, #12]
 8007156:	e001      	b.n	800715c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007158:	2300      	movs	r3, #0
 800715a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800715c:	f001 fcac 	bl	8008ab8 <vPortExitCritical>

	return xReturn;
 8007160:	68fb      	ldr	r3, [r7, #12]
}
 8007162:	4618      	mov	r0, r3
 8007164:	3710      	adds	r7, #16
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b084      	sub	sp, #16
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007172:	f001 fc73 	bl	8008a5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800717e:	429a      	cmp	r2, r3
 8007180:	d102      	bne.n	8007188 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007182:	2301      	movs	r3, #1
 8007184:	60fb      	str	r3, [r7, #12]
 8007186:	e001      	b.n	800718c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007188:	2300      	movs	r3, #0
 800718a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800718c:	f001 fc94 	bl	8008ab8 <vPortExitCritical>

	return xReturn;
 8007190:	68fb      	ldr	r3, [r7, #12]
}
 8007192:	4618      	mov	r0, r3
 8007194:	3710      	adds	r7, #16
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
	...

0800719c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80071a6:	2300      	movs	r3, #0
 80071a8:	60fb      	str	r3, [r7, #12]
 80071aa:	e014      	b.n	80071d6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80071ac:	4a0e      	ldr	r2, [pc, #56]	; (80071e8 <vQueueAddToRegistry+0x4c>)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d10b      	bne.n	80071d0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80071b8:	490b      	ldr	r1, [pc, #44]	; (80071e8 <vQueueAddToRegistry+0x4c>)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	683a      	ldr	r2, [r7, #0]
 80071be:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80071c2:	4a09      	ldr	r2, [pc, #36]	; (80071e8 <vQueueAddToRegistry+0x4c>)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	00db      	lsls	r3, r3, #3
 80071c8:	4413      	add	r3, r2
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80071ce:	e005      	b.n	80071dc <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	3301      	adds	r3, #1
 80071d4:	60fb      	str	r3, [r7, #12]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2b07      	cmp	r3, #7
 80071da:	d9e7      	bls.n	80071ac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80071dc:	bf00      	nop
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	20001d3c 	.word	0x20001d3c

080071ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80071fc:	f001 fc2e 	bl	8008a5c <vPortEnterCritical>
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007206:	b25b      	sxtb	r3, r3
 8007208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800720c:	d103      	bne.n	8007216 <vQueueWaitForMessageRestricted+0x2a>
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	2200      	movs	r2, #0
 8007212:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800721c:	b25b      	sxtb	r3, r3
 800721e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007222:	d103      	bne.n	800722c <vQueueWaitForMessageRestricted+0x40>
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	2200      	movs	r2, #0
 8007228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800722c:	f001 fc44 	bl	8008ab8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007234:	2b00      	cmp	r3, #0
 8007236:	d106      	bne.n	8007246 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	3324      	adds	r3, #36	; 0x24
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	68b9      	ldr	r1, [r7, #8]
 8007240:	4618      	mov	r0, r3
 8007242:	f000 fc53 	bl	8007aec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007246:	6978      	ldr	r0, [r7, #20]
 8007248:	f7ff ff27 	bl	800709a <prvUnlockQueue>
	}
 800724c:	bf00      	nop
 800724e:	3718      	adds	r7, #24
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007254:	b580      	push	{r7, lr}
 8007256:	b08e      	sub	sp, #56	; 0x38
 8007258:	af04      	add	r7, sp, #16
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	607a      	str	r2, [r7, #4]
 8007260:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007264:	2b00      	cmp	r3, #0
 8007266:	d109      	bne.n	800727c <xTaskCreateStatic+0x28>
	__asm volatile
 8007268:	f04f 0330 	mov.w	r3, #48	; 0x30
 800726c:	f383 8811 	msr	BASEPRI, r3
 8007270:	f3bf 8f6f 	isb	sy
 8007274:	f3bf 8f4f 	dsb	sy
 8007278:	623b      	str	r3, [r7, #32]
 800727a:	e7fe      	b.n	800727a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800727c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800727e:	2b00      	cmp	r3, #0
 8007280:	d109      	bne.n	8007296 <xTaskCreateStatic+0x42>
 8007282:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007286:	f383 8811 	msr	BASEPRI, r3
 800728a:	f3bf 8f6f 	isb	sy
 800728e:	f3bf 8f4f 	dsb	sy
 8007292:	61fb      	str	r3, [r7, #28]
 8007294:	e7fe      	b.n	8007294 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007296:	2354      	movs	r3, #84	; 0x54
 8007298:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	2b54      	cmp	r3, #84	; 0x54
 800729e:	d009      	beq.n	80072b4 <xTaskCreateStatic+0x60>
 80072a0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80072a4:	f383 8811 	msr	BASEPRI, r3
 80072a8:	f3bf 8f6f 	isb	sy
 80072ac:	f3bf 8f4f 	dsb	sy
 80072b0:	61bb      	str	r3, [r7, #24]
 80072b2:	e7fe      	b.n	80072b2 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80072b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d01e      	beq.n	80072f8 <xTaskCreateStatic+0xa4>
 80072ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d01b      	beq.n	80072f8 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80072c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80072c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80072c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80072ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072cc:	2202      	movs	r2, #2
 80072ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80072d2:	2300      	movs	r3, #0
 80072d4:	9303      	str	r3, [sp, #12]
 80072d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d8:	9302      	str	r3, [sp, #8]
 80072da:	f107 0314 	add.w	r3, r7, #20
 80072de:	9301      	str	r3, [sp, #4]
 80072e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e2:	9300      	str	r3, [sp, #0]
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	68b9      	ldr	r1, [r7, #8]
 80072ea:	68f8      	ldr	r0, [r7, #12]
 80072ec:	f000 f850 	bl	8007390 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80072f2:	f000 f8cb 	bl	800748c <prvAddNewTaskToReadyList>
 80072f6:	e001      	b.n	80072fc <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80072f8:	2300      	movs	r3, #0
 80072fa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80072fc:	697b      	ldr	r3, [r7, #20]
	}
 80072fe:	4618      	mov	r0, r3
 8007300:	3728      	adds	r7, #40	; 0x28
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007306:	b580      	push	{r7, lr}
 8007308:	b08c      	sub	sp, #48	; 0x30
 800730a:	af04      	add	r7, sp, #16
 800730c:	60f8      	str	r0, [r7, #12]
 800730e:	60b9      	str	r1, [r7, #8]
 8007310:	603b      	str	r3, [r7, #0]
 8007312:	4613      	mov	r3, r2
 8007314:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007316:	88fb      	ldrh	r3, [r7, #6]
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	4618      	mov	r0, r3
 800731c:	f001 fcb8 	bl	8008c90 <pvPortMalloc>
 8007320:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00e      	beq.n	8007346 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007328:	2054      	movs	r0, #84	; 0x54
 800732a:	f001 fcb1 	bl	8008c90 <pvPortMalloc>
 800732e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	697a      	ldr	r2, [r7, #20]
 800733a:	631a      	str	r2, [r3, #48]	; 0x30
 800733c:	e005      	b.n	800734a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800733e:	6978      	ldr	r0, [r7, #20]
 8007340:	f001 fd68 	bl	8008e14 <vPortFree>
 8007344:	e001      	b.n	800734a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007346:	2300      	movs	r3, #0
 8007348:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d017      	beq.n	8007380 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007358:	88fa      	ldrh	r2, [r7, #6]
 800735a:	2300      	movs	r3, #0
 800735c:	9303      	str	r3, [sp, #12]
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	9302      	str	r3, [sp, #8]
 8007362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007364:	9301      	str	r3, [sp, #4]
 8007366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007368:	9300      	str	r3, [sp, #0]
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	68b9      	ldr	r1, [r7, #8]
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f000 f80e 	bl	8007390 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007374:	69f8      	ldr	r0, [r7, #28]
 8007376:	f000 f889 	bl	800748c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800737a:	2301      	movs	r3, #1
 800737c:	61bb      	str	r3, [r7, #24]
 800737e:	e002      	b.n	8007386 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007380:	f04f 33ff 	mov.w	r3, #4294967295
 8007384:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007386:	69bb      	ldr	r3, [r7, #24]
	}
 8007388:	4618      	mov	r0, r3
 800738a:	3720      	adds	r7, #32
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b088      	sub	sp, #32
 8007394:	af00      	add	r7, sp, #0
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	607a      	str	r2, [r7, #4]
 800739c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800739e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80073a8:	3b01      	subs	r3, #1
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	4413      	add	r3, r2
 80073ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	f023 0307 	bic.w	r3, r3, #7
 80073b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	f003 0307 	and.w	r3, r3, #7
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d009      	beq.n	80073d6 <prvInitialiseNewTask+0x46>
 80073c2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80073c6:	f383 8811 	msr	BASEPRI, r3
 80073ca:	f3bf 8f6f 	isb	sy
 80073ce:	f3bf 8f4f 	dsb	sy
 80073d2:	617b      	str	r3, [r7, #20]
 80073d4:	e7fe      	b.n	80073d4 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073d6:	2300      	movs	r3, #0
 80073d8:	61fb      	str	r3, [r7, #28]
 80073da:	e012      	b.n	8007402 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80073dc:	68ba      	ldr	r2, [r7, #8]
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	4413      	add	r3, r2
 80073e2:	7819      	ldrb	r1, [r3, #0]
 80073e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	4413      	add	r3, r2
 80073ea:	3334      	adds	r3, #52	; 0x34
 80073ec:	460a      	mov	r2, r1
 80073ee:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80073f0:	68ba      	ldr	r2, [r7, #8]
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	4413      	add	r3, r2
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d006      	beq.n	800740a <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	3301      	adds	r3, #1
 8007400:	61fb      	str	r3, [r7, #28]
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	2b0f      	cmp	r3, #15
 8007406:	d9e9      	bls.n	80073dc <prvInitialiseNewTask+0x4c>
 8007408:	e000      	b.n	800740c <prvInitialiseNewTask+0x7c>
		{
			break;
 800740a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800740c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740e:	2200      	movs	r2, #0
 8007410:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007416:	2b06      	cmp	r3, #6
 8007418:	d901      	bls.n	800741e <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800741a:	2306      	movs	r3, #6
 800741c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800741e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007420:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007422:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007426:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007428:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800742a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742c:	2200      	movs	r2, #0
 800742e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007432:	3304      	adds	r3, #4
 8007434:	4618      	mov	r0, r3
 8007436:	f7ff f8ef 	bl	8006618 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800743a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743c:	3318      	adds	r3, #24
 800743e:	4618      	mov	r0, r3
 8007440:	f7ff f8ea 	bl	8006618 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007446:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007448:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800744a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800744c:	f1c3 0207 	rsb	r2, r3, #7
 8007450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007452:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007456:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007458:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800745a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800745c:	2200      	movs	r2, #0
 800745e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007462:	2200      	movs	r2, #0
 8007464:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007468:	683a      	ldr	r2, [r7, #0]
 800746a:	68f9      	ldr	r1, [r7, #12]
 800746c:	69b8      	ldr	r0, [r7, #24]
 800746e:	f001 f9cd 	bl	800880c <pxPortInitialiseStack>
 8007472:	4602      	mov	r2, r0
 8007474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007476:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800747e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007482:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007484:	bf00      	nop
 8007486:	3720      	adds	r7, #32
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007494:	f001 fae2 	bl	8008a5c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007498:	4b2a      	ldr	r3, [pc, #168]	; (8007544 <prvAddNewTaskToReadyList+0xb8>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3301      	adds	r3, #1
 800749e:	4a29      	ldr	r2, [pc, #164]	; (8007544 <prvAddNewTaskToReadyList+0xb8>)
 80074a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80074a2:	4b29      	ldr	r3, [pc, #164]	; (8007548 <prvAddNewTaskToReadyList+0xbc>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d109      	bne.n	80074be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80074aa:	4a27      	ldr	r2, [pc, #156]	; (8007548 <prvAddNewTaskToReadyList+0xbc>)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80074b0:	4b24      	ldr	r3, [pc, #144]	; (8007544 <prvAddNewTaskToReadyList+0xb8>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d110      	bne.n	80074da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80074b8:	f000 fc9e 	bl	8007df8 <prvInitialiseTaskLists>
 80074bc:	e00d      	b.n	80074da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80074be:	4b23      	ldr	r3, [pc, #140]	; (800754c <prvAddNewTaskToReadyList+0xc0>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d109      	bne.n	80074da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80074c6:	4b20      	ldr	r3, [pc, #128]	; (8007548 <prvAddNewTaskToReadyList+0xbc>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d802      	bhi.n	80074da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074d4:	4a1c      	ldr	r2, [pc, #112]	; (8007548 <prvAddNewTaskToReadyList+0xbc>)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074da:	4b1d      	ldr	r3, [pc, #116]	; (8007550 <prvAddNewTaskToReadyList+0xc4>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	3301      	adds	r3, #1
 80074e0:	4a1b      	ldr	r2, [pc, #108]	; (8007550 <prvAddNewTaskToReadyList+0xc4>)
 80074e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074e8:	2201      	movs	r2, #1
 80074ea:	409a      	lsls	r2, r3
 80074ec:	4b19      	ldr	r3, [pc, #100]	; (8007554 <prvAddNewTaskToReadyList+0xc8>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	4a18      	ldr	r2, [pc, #96]	; (8007554 <prvAddNewTaskToReadyList+0xc8>)
 80074f4:	6013      	str	r3, [r2, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074fa:	4613      	mov	r3, r2
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	4413      	add	r3, r2
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	4a15      	ldr	r2, [pc, #84]	; (8007558 <prvAddNewTaskToReadyList+0xcc>)
 8007504:	441a      	add	r2, r3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	3304      	adds	r3, #4
 800750a:	4619      	mov	r1, r3
 800750c:	4610      	mov	r0, r2
 800750e:	f7ff f890 	bl	8006632 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007512:	f001 fad1 	bl	8008ab8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007516:	4b0d      	ldr	r3, [pc, #52]	; (800754c <prvAddNewTaskToReadyList+0xc0>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00e      	beq.n	800753c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800751e:	4b0a      	ldr	r3, [pc, #40]	; (8007548 <prvAddNewTaskToReadyList+0xbc>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007528:	429a      	cmp	r2, r3
 800752a:	d207      	bcs.n	800753c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800752c:	4b0b      	ldr	r3, [pc, #44]	; (800755c <prvAddNewTaskToReadyList+0xd0>)
 800752e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	f3bf 8f4f 	dsb	sy
 8007538:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800753c:	bf00      	nop
 800753e:	3708      	adds	r7, #8
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	20000b10 	.word	0x20000b10
 8007548:	20000a10 	.word	0x20000a10
 800754c:	20000b1c 	.word	0x20000b1c
 8007550:	20000b2c 	.word	0x20000b2c
 8007554:	20000b18 	.word	0x20000b18
 8007558:	20000a14 	.word	0x20000a14
 800755c:	e000ed04 	.word	0xe000ed04

08007560 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007568:	2300      	movs	r3, #0
 800756a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d016      	beq.n	80075a0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007572:	4b13      	ldr	r3, [pc, #76]	; (80075c0 <vTaskDelay+0x60>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d009      	beq.n	800758e <vTaskDelay+0x2e>
 800757a:	f04f 0330 	mov.w	r3, #48	; 0x30
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	60bb      	str	r3, [r7, #8]
 800758c:	e7fe      	b.n	800758c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800758e:	f000 f87f 	bl	8007690 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007592:	2100      	movs	r1, #0
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 fda9 	bl	80080ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800759a:	f000 f887 	bl	80076ac <xTaskResumeAll>
 800759e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d107      	bne.n	80075b6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80075a6:	4b07      	ldr	r3, [pc, #28]	; (80075c4 <vTaskDelay+0x64>)
 80075a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075ac:	601a      	str	r2, [r3, #0]
 80075ae:	f3bf 8f4f 	dsb	sy
 80075b2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80075b6:	bf00      	nop
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	20000b38 	.word	0x20000b38
 80075c4:	e000ed04 	.word	0xe000ed04

080075c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b08a      	sub	sp, #40	; 0x28
 80075cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075ce:	2300      	movs	r3, #0
 80075d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075d2:	2300      	movs	r3, #0
 80075d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80075d6:	463a      	mov	r2, r7
 80075d8:	1d39      	adds	r1, r7, #4
 80075da:	f107 0308 	add.w	r3, r7, #8
 80075de:	4618      	mov	r0, r3
 80075e0:	f7f9 f814 	bl	800060c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80075e4:	6839      	ldr	r1, [r7, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	68ba      	ldr	r2, [r7, #8]
 80075ea:	9202      	str	r2, [sp, #8]
 80075ec:	9301      	str	r3, [sp, #4]
 80075ee:	2300      	movs	r3, #0
 80075f0:	9300      	str	r3, [sp, #0]
 80075f2:	2300      	movs	r3, #0
 80075f4:	460a      	mov	r2, r1
 80075f6:	4920      	ldr	r1, [pc, #128]	; (8007678 <vTaskStartScheduler+0xb0>)
 80075f8:	4820      	ldr	r0, [pc, #128]	; (800767c <vTaskStartScheduler+0xb4>)
 80075fa:	f7ff fe2b 	bl	8007254 <xTaskCreateStatic>
 80075fe:	4602      	mov	r2, r0
 8007600:	4b1f      	ldr	r3, [pc, #124]	; (8007680 <vTaskStartScheduler+0xb8>)
 8007602:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007604:	4b1e      	ldr	r3, [pc, #120]	; (8007680 <vTaskStartScheduler+0xb8>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d002      	beq.n	8007612 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800760c:	2301      	movs	r3, #1
 800760e:	617b      	str	r3, [r7, #20]
 8007610:	e001      	b.n	8007616 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007612:	2300      	movs	r3, #0
 8007614:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	2b01      	cmp	r3, #1
 800761a:	d102      	bne.n	8007622 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800761c:	f000 fdcc 	bl	80081b8 <xTimerCreateTimerTask>
 8007620:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	2b01      	cmp	r3, #1
 8007626:	d115      	bne.n	8007654 <vTaskStartScheduler+0x8c>
 8007628:	f04f 0330 	mov.w	r3, #48	; 0x30
 800762c:	f383 8811 	msr	BASEPRI, r3
 8007630:	f3bf 8f6f 	isb	sy
 8007634:	f3bf 8f4f 	dsb	sy
 8007638:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800763a:	4b12      	ldr	r3, [pc, #72]	; (8007684 <vTaskStartScheduler+0xbc>)
 800763c:	f04f 32ff 	mov.w	r2, #4294967295
 8007640:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007642:	4b11      	ldr	r3, [pc, #68]	; (8007688 <vTaskStartScheduler+0xc0>)
 8007644:	2201      	movs	r2, #1
 8007646:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007648:	4b10      	ldr	r3, [pc, #64]	; (800768c <vTaskStartScheduler+0xc4>)
 800764a:	2200      	movs	r2, #0
 800764c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800764e:	f001 f967 	bl	8008920 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007652:	e00d      	b.n	8007670 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800765a:	d109      	bne.n	8007670 <vTaskStartScheduler+0xa8>
 800765c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007660:	f383 8811 	msr	BASEPRI, r3
 8007664:	f3bf 8f6f 	isb	sy
 8007668:	f3bf 8f4f 	dsb	sy
 800766c:	60fb      	str	r3, [r7, #12]
 800766e:	e7fe      	b.n	800766e <vTaskStartScheduler+0xa6>
}
 8007670:	bf00      	nop
 8007672:	3718      	adds	r7, #24
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	08009ef0 	.word	0x08009ef0
 800767c:	08007dc9 	.word	0x08007dc9
 8007680:	20000b34 	.word	0x20000b34
 8007684:	20000b30 	.word	0x20000b30
 8007688:	20000b1c 	.word	0x20000b1c
 800768c:	20000b14 	.word	0x20000b14

08007690 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007690:	b480      	push	{r7}
 8007692:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007694:	4b04      	ldr	r3, [pc, #16]	; (80076a8 <vTaskSuspendAll+0x18>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	3301      	adds	r3, #1
 800769a:	4a03      	ldr	r2, [pc, #12]	; (80076a8 <vTaskSuspendAll+0x18>)
 800769c:	6013      	str	r3, [r2, #0]
}
 800769e:	bf00      	nop
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr
 80076a8:	20000b38 	.word	0x20000b38

080076ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80076b2:	2300      	movs	r3, #0
 80076b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80076b6:	2300      	movs	r3, #0
 80076b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80076ba:	4b41      	ldr	r3, [pc, #260]	; (80077c0 <xTaskResumeAll+0x114>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d109      	bne.n	80076d6 <xTaskResumeAll+0x2a>
 80076c2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80076c6:	f383 8811 	msr	BASEPRI, r3
 80076ca:	f3bf 8f6f 	isb	sy
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	603b      	str	r3, [r7, #0]
 80076d4:	e7fe      	b.n	80076d4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80076d6:	f001 f9c1 	bl	8008a5c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80076da:	4b39      	ldr	r3, [pc, #228]	; (80077c0 <xTaskResumeAll+0x114>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	3b01      	subs	r3, #1
 80076e0:	4a37      	ldr	r2, [pc, #220]	; (80077c0 <xTaskResumeAll+0x114>)
 80076e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076e4:	4b36      	ldr	r3, [pc, #216]	; (80077c0 <xTaskResumeAll+0x114>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d161      	bne.n	80077b0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80076ec:	4b35      	ldr	r3, [pc, #212]	; (80077c4 <xTaskResumeAll+0x118>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d05d      	beq.n	80077b0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076f4:	e02e      	b.n	8007754 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80076f6:	4b34      	ldr	r3, [pc, #208]	; (80077c8 <xTaskResumeAll+0x11c>)
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	3318      	adds	r3, #24
 8007702:	4618      	mov	r0, r3
 8007704:	f7fe fff2 	bl	80066ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	3304      	adds	r3, #4
 800770c:	4618      	mov	r0, r3
 800770e:	f7fe ffed 	bl	80066ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007716:	2201      	movs	r2, #1
 8007718:	409a      	lsls	r2, r3
 800771a:	4b2c      	ldr	r3, [pc, #176]	; (80077cc <xTaskResumeAll+0x120>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4313      	orrs	r3, r2
 8007720:	4a2a      	ldr	r2, [pc, #168]	; (80077cc <xTaskResumeAll+0x120>)
 8007722:	6013      	str	r3, [r2, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007728:	4613      	mov	r3, r2
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	4413      	add	r3, r2
 800772e:	009b      	lsls	r3, r3, #2
 8007730:	4a27      	ldr	r2, [pc, #156]	; (80077d0 <xTaskResumeAll+0x124>)
 8007732:	441a      	add	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	3304      	adds	r3, #4
 8007738:	4619      	mov	r1, r3
 800773a:	4610      	mov	r0, r2
 800773c:	f7fe ff79 	bl	8006632 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007744:	4b23      	ldr	r3, [pc, #140]	; (80077d4 <xTaskResumeAll+0x128>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774a:	429a      	cmp	r2, r3
 800774c:	d302      	bcc.n	8007754 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800774e:	4b22      	ldr	r3, [pc, #136]	; (80077d8 <xTaskResumeAll+0x12c>)
 8007750:	2201      	movs	r2, #1
 8007752:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007754:	4b1c      	ldr	r3, [pc, #112]	; (80077c8 <xTaskResumeAll+0x11c>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1cc      	bne.n	80076f6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d001      	beq.n	8007766 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007762:	f000 fbe3 	bl	8007f2c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007766:	4b1d      	ldr	r3, [pc, #116]	; (80077dc <xTaskResumeAll+0x130>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d010      	beq.n	8007794 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007772:	f000 f847 	bl	8007804 <xTaskIncrementTick>
 8007776:	4603      	mov	r3, r0
 8007778:	2b00      	cmp	r3, #0
 800777a:	d002      	beq.n	8007782 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800777c:	4b16      	ldr	r3, [pc, #88]	; (80077d8 <xTaskResumeAll+0x12c>)
 800777e:	2201      	movs	r2, #1
 8007780:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	3b01      	subs	r3, #1
 8007786:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d1f1      	bne.n	8007772 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800778e:	4b13      	ldr	r3, [pc, #76]	; (80077dc <xTaskResumeAll+0x130>)
 8007790:	2200      	movs	r2, #0
 8007792:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007794:	4b10      	ldr	r3, [pc, #64]	; (80077d8 <xTaskResumeAll+0x12c>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d009      	beq.n	80077b0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800779c:	2301      	movs	r3, #1
 800779e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80077a0:	4b0f      	ldr	r3, [pc, #60]	; (80077e0 <xTaskResumeAll+0x134>)
 80077a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077a6:	601a      	str	r2, [r3, #0]
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077b0:	f001 f982 	bl	8008ab8 <vPortExitCritical>

	return xAlreadyYielded;
 80077b4:	68bb      	ldr	r3, [r7, #8]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	20000b38 	.word	0x20000b38
 80077c4:	20000b10 	.word	0x20000b10
 80077c8:	20000ad0 	.word	0x20000ad0
 80077cc:	20000b18 	.word	0x20000b18
 80077d0:	20000a14 	.word	0x20000a14
 80077d4:	20000a10 	.word	0x20000a10
 80077d8:	20000b24 	.word	0x20000b24
 80077dc:	20000b20 	.word	0x20000b20
 80077e0:	e000ed04 	.word	0xe000ed04

080077e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80077ea:	4b05      	ldr	r3, [pc, #20]	; (8007800 <xTaskGetTickCount+0x1c>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80077f0:	687b      	ldr	r3, [r7, #4]
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
 80077fe:	bf00      	nop
 8007800:	20000b14 	.word	0x20000b14

08007804 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800780a:	2300      	movs	r3, #0
 800780c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800780e:	4b50      	ldr	r3, [pc, #320]	; (8007950 <xTaskIncrementTick+0x14c>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	2b00      	cmp	r3, #0
 8007814:	f040 808c 	bne.w	8007930 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007818:	4b4e      	ldr	r3, [pc, #312]	; (8007954 <xTaskIncrementTick+0x150>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	3301      	adds	r3, #1
 800781e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007820:	4a4c      	ldr	r2, [pc, #304]	; (8007954 <xTaskIncrementTick+0x150>)
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d11f      	bne.n	800786c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800782c:	4b4a      	ldr	r3, [pc, #296]	; (8007958 <xTaskIncrementTick+0x154>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d009      	beq.n	800784a <xTaskIncrementTick+0x46>
 8007836:	f04f 0330 	mov.w	r3, #48	; 0x30
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	603b      	str	r3, [r7, #0]
 8007848:	e7fe      	b.n	8007848 <xTaskIncrementTick+0x44>
 800784a:	4b43      	ldr	r3, [pc, #268]	; (8007958 <xTaskIncrementTick+0x154>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	60fb      	str	r3, [r7, #12]
 8007850:	4b42      	ldr	r3, [pc, #264]	; (800795c <xTaskIncrementTick+0x158>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a40      	ldr	r2, [pc, #256]	; (8007958 <xTaskIncrementTick+0x154>)
 8007856:	6013      	str	r3, [r2, #0]
 8007858:	4a40      	ldr	r2, [pc, #256]	; (800795c <xTaskIncrementTick+0x158>)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6013      	str	r3, [r2, #0]
 800785e:	4b40      	ldr	r3, [pc, #256]	; (8007960 <xTaskIncrementTick+0x15c>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3301      	adds	r3, #1
 8007864:	4a3e      	ldr	r2, [pc, #248]	; (8007960 <xTaskIncrementTick+0x15c>)
 8007866:	6013      	str	r3, [r2, #0]
 8007868:	f000 fb60 	bl	8007f2c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800786c:	4b3d      	ldr	r3, [pc, #244]	; (8007964 <xTaskIncrementTick+0x160>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	429a      	cmp	r2, r3
 8007874:	d34d      	bcc.n	8007912 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007876:	4b38      	ldr	r3, [pc, #224]	; (8007958 <xTaskIncrementTick+0x154>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d101      	bne.n	8007884 <xTaskIncrementTick+0x80>
 8007880:	2301      	movs	r3, #1
 8007882:	e000      	b.n	8007886 <xTaskIncrementTick+0x82>
 8007884:	2300      	movs	r3, #0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d004      	beq.n	8007894 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800788a:	4b36      	ldr	r3, [pc, #216]	; (8007964 <xTaskIncrementTick+0x160>)
 800788c:	f04f 32ff 	mov.w	r2, #4294967295
 8007890:	601a      	str	r2, [r3, #0]
					break;
 8007892:	e03e      	b.n	8007912 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007894:	4b30      	ldr	r3, [pc, #192]	; (8007958 <xTaskIncrementTick+0x154>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d203      	bcs.n	80078b4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80078ac:	4a2d      	ldr	r2, [pc, #180]	; (8007964 <xTaskIncrementTick+0x160>)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6013      	str	r3, [r2, #0]
						break;
 80078b2:	e02e      	b.n	8007912 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	3304      	adds	r3, #4
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7fe ff17 	bl	80066ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d004      	beq.n	80078d0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	3318      	adds	r3, #24
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7fe ff0e 	bl	80066ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d4:	2201      	movs	r2, #1
 80078d6:	409a      	lsls	r2, r3
 80078d8:	4b23      	ldr	r3, [pc, #140]	; (8007968 <xTaskIncrementTick+0x164>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4313      	orrs	r3, r2
 80078de:	4a22      	ldr	r2, [pc, #136]	; (8007968 <xTaskIncrementTick+0x164>)
 80078e0:	6013      	str	r3, [r2, #0]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e6:	4613      	mov	r3, r2
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	4413      	add	r3, r2
 80078ec:	009b      	lsls	r3, r3, #2
 80078ee:	4a1f      	ldr	r2, [pc, #124]	; (800796c <xTaskIncrementTick+0x168>)
 80078f0:	441a      	add	r2, r3
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	3304      	adds	r3, #4
 80078f6:	4619      	mov	r1, r3
 80078f8:	4610      	mov	r0, r2
 80078fa:	f7fe fe9a 	bl	8006632 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007902:	4b1b      	ldr	r3, [pc, #108]	; (8007970 <xTaskIncrementTick+0x16c>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007908:	429a      	cmp	r2, r3
 800790a:	d3b4      	bcc.n	8007876 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800790c:	2301      	movs	r3, #1
 800790e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007910:	e7b1      	b.n	8007876 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007912:	4b17      	ldr	r3, [pc, #92]	; (8007970 <xTaskIncrementTick+0x16c>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007918:	4914      	ldr	r1, [pc, #80]	; (800796c <xTaskIncrementTick+0x168>)
 800791a:	4613      	mov	r3, r2
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	4413      	add	r3, r2
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	440b      	add	r3, r1
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2b01      	cmp	r3, #1
 8007928:	d907      	bls.n	800793a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800792a:	2301      	movs	r3, #1
 800792c:	617b      	str	r3, [r7, #20]
 800792e:	e004      	b.n	800793a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007930:	4b10      	ldr	r3, [pc, #64]	; (8007974 <xTaskIncrementTick+0x170>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	3301      	adds	r3, #1
 8007936:	4a0f      	ldr	r2, [pc, #60]	; (8007974 <xTaskIncrementTick+0x170>)
 8007938:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800793a:	4b0f      	ldr	r3, [pc, #60]	; (8007978 <xTaskIncrementTick+0x174>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d001      	beq.n	8007946 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8007942:	2301      	movs	r3, #1
 8007944:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007946:	697b      	ldr	r3, [r7, #20]
}
 8007948:	4618      	mov	r0, r3
 800794a:	3718      	adds	r7, #24
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}
 8007950:	20000b38 	.word	0x20000b38
 8007954:	20000b14 	.word	0x20000b14
 8007958:	20000ac8 	.word	0x20000ac8
 800795c:	20000acc 	.word	0x20000acc
 8007960:	20000b28 	.word	0x20000b28
 8007964:	20000b30 	.word	0x20000b30
 8007968:	20000b18 	.word	0x20000b18
 800796c:	20000a14 	.word	0x20000a14
 8007970:	20000a10 	.word	0x20000a10
 8007974:	20000b20 	.word	0x20000b20
 8007978:	20000b24 	.word	0x20000b24

0800797c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800797c:	b480      	push	{r7}
 800797e:	b087      	sub	sp, #28
 8007980:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007982:	4b26      	ldr	r3, [pc, #152]	; (8007a1c <vTaskSwitchContext+0xa0>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d003      	beq.n	8007992 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800798a:	4b25      	ldr	r3, [pc, #148]	; (8007a20 <vTaskSwitchContext+0xa4>)
 800798c:	2201      	movs	r2, #1
 800798e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007990:	e03e      	b.n	8007a10 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8007992:	4b23      	ldr	r3, [pc, #140]	; (8007a20 <vTaskSwitchContext+0xa4>)
 8007994:	2200      	movs	r2, #0
 8007996:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007998:	4b22      	ldr	r3, [pc, #136]	; (8007a24 <vTaskSwitchContext+0xa8>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	fab3 f383 	clz	r3, r3
 80079a4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80079a6:	7afb      	ldrb	r3, [r7, #11]
 80079a8:	f1c3 031f 	rsb	r3, r3, #31
 80079ac:	617b      	str	r3, [r7, #20]
 80079ae:	491e      	ldr	r1, [pc, #120]	; (8007a28 <vTaskSwitchContext+0xac>)
 80079b0:	697a      	ldr	r2, [r7, #20]
 80079b2:	4613      	mov	r3, r2
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	4413      	add	r3, r2
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	440b      	add	r3, r1
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d109      	bne.n	80079d6 <vTaskSwitchContext+0x5a>
	__asm volatile
 80079c2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80079c6:	f383 8811 	msr	BASEPRI, r3
 80079ca:	f3bf 8f6f 	isb	sy
 80079ce:	f3bf 8f4f 	dsb	sy
 80079d2:	607b      	str	r3, [r7, #4]
 80079d4:	e7fe      	b.n	80079d4 <vTaskSwitchContext+0x58>
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	4613      	mov	r3, r2
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	4413      	add	r3, r2
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	4a11      	ldr	r2, [pc, #68]	; (8007a28 <vTaskSwitchContext+0xac>)
 80079e2:	4413      	add	r3, r2
 80079e4:	613b      	str	r3, [r7, #16]
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	685a      	ldr	r2, [r3, #4]
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	605a      	str	r2, [r3, #4]
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	685a      	ldr	r2, [r3, #4]
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	3308      	adds	r3, #8
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d104      	bne.n	8007a06 <vTaskSwitchContext+0x8a>
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	685a      	ldr	r2, [r3, #4]
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	605a      	str	r2, [r3, #4]
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	4a07      	ldr	r2, [pc, #28]	; (8007a2c <vTaskSwitchContext+0xb0>)
 8007a0e:	6013      	str	r3, [r2, #0]
}
 8007a10:	bf00      	nop
 8007a12:	371c      	adds	r7, #28
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	20000b38 	.word	0x20000b38
 8007a20:	20000b24 	.word	0x20000b24
 8007a24:	20000b18 	.word	0x20000b18
 8007a28:	20000a14 	.word	0x20000a14
 8007a2c:	20000a10 	.word	0x20000a10

08007a30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d109      	bne.n	8007a54 <vTaskPlaceOnEventList+0x24>
 8007a40:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007a44:	f383 8811 	msr	BASEPRI, r3
 8007a48:	f3bf 8f6f 	isb	sy
 8007a4c:	f3bf 8f4f 	dsb	sy
 8007a50:	60fb      	str	r3, [r7, #12]
 8007a52:	e7fe      	b.n	8007a52 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a54:	4b07      	ldr	r3, [pc, #28]	; (8007a74 <vTaskPlaceOnEventList+0x44>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	3318      	adds	r3, #24
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f7fe fe0c 	bl	800667a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007a62:	2101      	movs	r1, #1
 8007a64:	6838      	ldr	r0, [r7, #0]
 8007a66:	f000 fb41 	bl	80080ec <prvAddCurrentTaskToDelayedList>
}
 8007a6a:	bf00      	nop
 8007a6c:	3710      	adds	r7, #16
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}
 8007a72:	bf00      	nop
 8007a74:	20000a10 	.word	0x20000a10

08007a78 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b086      	sub	sp, #24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d109      	bne.n	8007a9e <vTaskPlaceOnUnorderedEventList+0x26>
 8007a8a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007a8e:	f383 8811 	msr	BASEPRI, r3
 8007a92:	f3bf 8f6f 	isb	sy
 8007a96:	f3bf 8f4f 	dsb	sy
 8007a9a:	617b      	str	r3, [r7, #20]
 8007a9c:	e7fe      	b.n	8007a9c <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8007a9e:	4b11      	ldr	r3, [pc, #68]	; (8007ae4 <vTaskPlaceOnUnorderedEventList+0x6c>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d109      	bne.n	8007aba <vTaskPlaceOnUnorderedEventList+0x42>
 8007aa6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007aaa:	f383 8811 	msr	BASEPRI, r3
 8007aae:	f3bf 8f6f 	isb	sy
 8007ab2:	f3bf 8f4f 	dsb	sy
 8007ab6:	613b      	str	r3, [r7, #16]
 8007ab8:	e7fe      	b.n	8007ab8 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007aba:	4b0b      	ldr	r3, [pc, #44]	; (8007ae8 <vTaskPlaceOnUnorderedEventList+0x70>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68ba      	ldr	r2, [r7, #8]
 8007ac0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007ac4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ac6:	4b08      	ldr	r3, [pc, #32]	; (8007ae8 <vTaskPlaceOnUnorderedEventList+0x70>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	3318      	adds	r3, #24
 8007acc:	4619      	mov	r1, r3
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f7fe fdaf 	bl	8006632 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007ad4:	2101      	movs	r1, #1
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fb08 	bl	80080ec <prvAddCurrentTaskToDelayedList>
}
 8007adc:	bf00      	nop
 8007ade:	3718      	adds	r7, #24
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	20000b38 	.word	0x20000b38
 8007ae8:	20000a10 	.word	0x20000a10

08007aec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b086      	sub	sp, #24
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d109      	bne.n	8007b12 <vTaskPlaceOnEventListRestricted+0x26>
 8007afe:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	617b      	str	r3, [r7, #20]
 8007b10:	e7fe      	b.n	8007b10 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b12:	4b0a      	ldr	r3, [pc, #40]	; (8007b3c <vTaskPlaceOnEventListRestricted+0x50>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	3318      	adds	r3, #24
 8007b18:	4619      	mov	r1, r3
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f7fe fd89 	bl	8006632 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d002      	beq.n	8007b2c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8007b26:	f04f 33ff 	mov.w	r3, #4294967295
 8007b2a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007b2c:	6879      	ldr	r1, [r7, #4]
 8007b2e:	68b8      	ldr	r0, [r7, #8]
 8007b30:	f000 fadc 	bl	80080ec <prvAddCurrentTaskToDelayedList>
	}
 8007b34:	bf00      	nop
 8007b36:	3718      	adds	r7, #24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	20000a10 	.word	0x20000a10

08007b40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b086      	sub	sp, #24
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d109      	bne.n	8007b6a <xTaskRemoveFromEventList+0x2a>
 8007b56:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007b5a:	f383 8811 	msr	BASEPRI, r3
 8007b5e:	f3bf 8f6f 	isb	sy
 8007b62:	f3bf 8f4f 	dsb	sy
 8007b66:	60fb      	str	r3, [r7, #12]
 8007b68:	e7fe      	b.n	8007b68 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	3318      	adds	r3, #24
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7fe fdbc 	bl	80066ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b74:	4b1d      	ldr	r3, [pc, #116]	; (8007bec <xTaskRemoveFromEventList+0xac>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d11c      	bne.n	8007bb6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	3304      	adds	r3, #4
 8007b80:	4618      	mov	r0, r3
 8007b82:	f7fe fdb3 	bl	80066ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	409a      	lsls	r2, r3
 8007b8e:	4b18      	ldr	r3, [pc, #96]	; (8007bf0 <xTaskRemoveFromEventList+0xb0>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	4a16      	ldr	r2, [pc, #88]	; (8007bf0 <xTaskRemoveFromEventList+0xb0>)
 8007b96:	6013      	str	r3, [r2, #0]
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b9c:	4613      	mov	r3, r2
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4413      	add	r3, r2
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	4a13      	ldr	r2, [pc, #76]	; (8007bf4 <xTaskRemoveFromEventList+0xb4>)
 8007ba6:	441a      	add	r2, r3
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	3304      	adds	r3, #4
 8007bac:	4619      	mov	r1, r3
 8007bae:	4610      	mov	r0, r2
 8007bb0:	f7fe fd3f 	bl	8006632 <vListInsertEnd>
 8007bb4:	e005      	b.n	8007bc2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	3318      	adds	r3, #24
 8007bba:	4619      	mov	r1, r3
 8007bbc:	480e      	ldr	r0, [pc, #56]	; (8007bf8 <xTaskRemoveFromEventList+0xb8>)
 8007bbe:	f7fe fd38 	bl	8006632 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bc6:	4b0d      	ldr	r3, [pc, #52]	; (8007bfc <xTaskRemoveFromEventList+0xbc>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d905      	bls.n	8007bdc <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007bd4:	4b0a      	ldr	r3, [pc, #40]	; (8007c00 <xTaskRemoveFromEventList+0xc0>)
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	e001      	b.n	8007be0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007be0:	697b      	ldr	r3, [r7, #20]
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3718      	adds	r7, #24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	20000b38 	.word	0x20000b38
 8007bf0:	20000b18 	.word	0x20000b18
 8007bf4:	20000a14 	.word	0x20000a14
 8007bf8:	20000ad0 	.word	0x20000ad0
 8007bfc:	20000a10 	.word	0x20000a10
 8007c00:	20000b24 	.word	0x20000b24

08007c04 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b086      	sub	sp, #24
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8007c0e:	4b28      	ldr	r3, [pc, #160]	; (8007cb0 <vTaskRemoveFromUnorderedEventList+0xac>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d109      	bne.n	8007c2a <vTaskRemoveFromUnorderedEventList+0x26>
 8007c16:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007c1a:	f383 8811 	msr	BASEPRI, r3
 8007c1e:	f3bf 8f6f 	isb	sy
 8007c22:	f3bf 8f4f 	dsb	sy
 8007c26:	613b      	str	r3, [r7, #16]
 8007c28:	e7fe      	b.n	8007c28 <vTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d109      	bne.n	8007c54 <vTaskRemoveFromUnorderedEventList+0x50>
 8007c40:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007c44:	f383 8811 	msr	BASEPRI, r3
 8007c48:	f3bf 8f6f 	isb	sy
 8007c4c:	f3bf 8f4f 	dsb	sy
 8007c50:	60fb      	str	r3, [r7, #12]
 8007c52:	e7fe      	b.n	8007c52 <vTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f7fe fd49 	bl	80066ec <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	3304      	adds	r3, #4
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f7fe fd44 	bl	80066ec <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c68:	2201      	movs	r2, #1
 8007c6a:	409a      	lsls	r2, r3
 8007c6c:	4b11      	ldr	r3, [pc, #68]	; (8007cb4 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	4a10      	ldr	r2, [pc, #64]	; (8007cb4 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8007c74:	6013      	str	r3, [r2, #0]
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	4413      	add	r3, r2
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	4a0d      	ldr	r2, [pc, #52]	; (8007cb8 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8007c84:	441a      	add	r2, r3
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	3304      	adds	r3, #4
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	4610      	mov	r0, r2
 8007c8e:	f7fe fcd0 	bl	8006632 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c96:	4b09      	ldr	r3, [pc, #36]	; (8007cbc <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d902      	bls.n	8007ca6 <vTaskRemoveFromUnorderedEventList+0xa2>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8007ca0:	4b07      	ldr	r3, [pc, #28]	; (8007cc0 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	601a      	str	r2, [r3, #0]
	}
}
 8007ca6:	bf00      	nop
 8007ca8:	3718      	adds	r7, #24
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	20000b38 	.word	0x20000b38
 8007cb4:	20000b18 	.word	0x20000b18
 8007cb8:	20000a14 	.word	0x20000a14
 8007cbc:	20000a10 	.word	0x20000a10
 8007cc0:	20000b24 	.word	0x20000b24

08007cc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007ccc:	4b06      	ldr	r3, [pc, #24]	; (8007ce8 <vTaskInternalSetTimeOutState+0x24>)
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007cd4:	4b05      	ldr	r3, [pc, #20]	; (8007cec <vTaskInternalSetTimeOutState+0x28>)
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	605a      	str	r2, [r3, #4]
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr
 8007ce8:	20000b28 	.word	0x20000b28
 8007cec:	20000b14 	.word	0x20000b14

08007cf0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b088      	sub	sp, #32
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d109      	bne.n	8007d14 <xTaskCheckForTimeOut+0x24>
 8007d00:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007d04:	f383 8811 	msr	BASEPRI, r3
 8007d08:	f3bf 8f6f 	isb	sy
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	613b      	str	r3, [r7, #16]
 8007d12:	e7fe      	b.n	8007d12 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d109      	bne.n	8007d2e <xTaskCheckForTimeOut+0x3e>
 8007d1a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007d1e:	f383 8811 	msr	BASEPRI, r3
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	f3bf 8f4f 	dsb	sy
 8007d2a:	60fb      	str	r3, [r7, #12]
 8007d2c:	e7fe      	b.n	8007d2c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8007d2e:	f000 fe95 	bl	8008a5c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d32:	4b1d      	ldr	r3, [pc, #116]	; (8007da8 <xTaskCheckForTimeOut+0xb8>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	69ba      	ldr	r2, [r7, #24]
 8007d3e:	1ad3      	subs	r3, r2, r3
 8007d40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4a:	d102      	bne.n	8007d52 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	61fb      	str	r3, [r7, #28]
 8007d50:	e023      	b.n	8007d9a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	4b15      	ldr	r3, [pc, #84]	; (8007dac <xTaskCheckForTimeOut+0xbc>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d007      	beq.n	8007d6e <xTaskCheckForTimeOut+0x7e>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	69ba      	ldr	r2, [r7, #24]
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d302      	bcc.n	8007d6e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	61fb      	str	r3, [r7, #28]
 8007d6c:	e015      	b.n	8007d9a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d20b      	bcs.n	8007d90 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	1ad2      	subs	r2, r2, r3
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f7ff ff9d 	bl	8007cc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	61fb      	str	r3, [r7, #28]
 8007d8e:	e004      	b.n	8007d9a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	2200      	movs	r2, #0
 8007d94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d96:	2301      	movs	r3, #1
 8007d98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d9a:	f000 fe8d 	bl	8008ab8 <vPortExitCritical>

	return xReturn;
 8007d9e:	69fb      	ldr	r3, [r7, #28]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3720      	adds	r7, #32
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	20000b14 	.word	0x20000b14
 8007dac:	20000b28 	.word	0x20000b28

08007db0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007db0:	b480      	push	{r7}
 8007db2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007db4:	4b03      	ldr	r3, [pc, #12]	; (8007dc4 <vTaskMissedYield+0x14>)
 8007db6:	2201      	movs	r2, #1
 8007db8:	601a      	str	r2, [r3, #0]
}
 8007dba:	bf00      	nop
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr
 8007dc4:	20000b24 	.word	0x20000b24

08007dc8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007dd0:	f000 f852 	bl	8007e78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007dd4:	4b06      	ldr	r3, [pc, #24]	; (8007df0 <prvIdleTask+0x28>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d9f9      	bls.n	8007dd0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007ddc:	4b05      	ldr	r3, [pc, #20]	; (8007df4 <prvIdleTask+0x2c>)
 8007dde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007de2:	601a      	str	r2, [r3, #0]
 8007de4:	f3bf 8f4f 	dsb	sy
 8007de8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007dec:	e7f0      	b.n	8007dd0 <prvIdleTask+0x8>
 8007dee:	bf00      	nop
 8007df0:	20000a14 	.word	0x20000a14
 8007df4:	e000ed04 	.word	0xe000ed04

08007df8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b082      	sub	sp, #8
 8007dfc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007dfe:	2300      	movs	r3, #0
 8007e00:	607b      	str	r3, [r7, #4]
 8007e02:	e00c      	b.n	8007e1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	4613      	mov	r3, r2
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	4413      	add	r3, r2
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	4a12      	ldr	r2, [pc, #72]	; (8007e58 <prvInitialiseTaskLists+0x60>)
 8007e10:	4413      	add	r3, r2
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7fe fbe0 	bl	80065d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	607b      	str	r3, [r7, #4]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2b06      	cmp	r3, #6
 8007e22:	d9ef      	bls.n	8007e04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e24:	480d      	ldr	r0, [pc, #52]	; (8007e5c <prvInitialiseTaskLists+0x64>)
 8007e26:	f7fe fbd7 	bl	80065d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e2a:	480d      	ldr	r0, [pc, #52]	; (8007e60 <prvInitialiseTaskLists+0x68>)
 8007e2c:	f7fe fbd4 	bl	80065d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e30:	480c      	ldr	r0, [pc, #48]	; (8007e64 <prvInitialiseTaskLists+0x6c>)
 8007e32:	f7fe fbd1 	bl	80065d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e36:	480c      	ldr	r0, [pc, #48]	; (8007e68 <prvInitialiseTaskLists+0x70>)
 8007e38:	f7fe fbce 	bl	80065d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e3c:	480b      	ldr	r0, [pc, #44]	; (8007e6c <prvInitialiseTaskLists+0x74>)
 8007e3e:	f7fe fbcb 	bl	80065d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e42:	4b0b      	ldr	r3, [pc, #44]	; (8007e70 <prvInitialiseTaskLists+0x78>)
 8007e44:	4a05      	ldr	r2, [pc, #20]	; (8007e5c <prvInitialiseTaskLists+0x64>)
 8007e46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e48:	4b0a      	ldr	r3, [pc, #40]	; (8007e74 <prvInitialiseTaskLists+0x7c>)
 8007e4a:	4a05      	ldr	r2, [pc, #20]	; (8007e60 <prvInitialiseTaskLists+0x68>)
 8007e4c:	601a      	str	r2, [r3, #0]
}
 8007e4e:	bf00      	nop
 8007e50:	3708      	adds	r7, #8
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
 8007e56:	bf00      	nop
 8007e58:	20000a14 	.word	0x20000a14
 8007e5c:	20000aa0 	.word	0x20000aa0
 8007e60:	20000ab4 	.word	0x20000ab4
 8007e64:	20000ad0 	.word	0x20000ad0
 8007e68:	20000ae4 	.word	0x20000ae4
 8007e6c:	20000afc 	.word	0x20000afc
 8007e70:	20000ac8 	.word	0x20000ac8
 8007e74:	20000acc 	.word	0x20000acc

08007e78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e7e:	e019      	b.n	8007eb4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e80:	f000 fdec 	bl	8008a5c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007e84:	4b0f      	ldr	r3, [pc, #60]	; (8007ec4 <prvCheckTasksWaitingTermination+0x4c>)
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	3304      	adds	r3, #4
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7fe fc2b 	bl	80066ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e96:	4b0c      	ldr	r3, [pc, #48]	; (8007ec8 <prvCheckTasksWaitingTermination+0x50>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	3b01      	subs	r3, #1
 8007e9c:	4a0a      	ldr	r2, [pc, #40]	; (8007ec8 <prvCheckTasksWaitingTermination+0x50>)
 8007e9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ea0:	4b0a      	ldr	r3, [pc, #40]	; (8007ecc <prvCheckTasksWaitingTermination+0x54>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	3b01      	subs	r3, #1
 8007ea6:	4a09      	ldr	r2, [pc, #36]	; (8007ecc <prvCheckTasksWaitingTermination+0x54>)
 8007ea8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007eaa:	f000 fe05 	bl	8008ab8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 f80e 	bl	8007ed0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007eb4:	4b05      	ldr	r3, [pc, #20]	; (8007ecc <prvCheckTasksWaitingTermination+0x54>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1e1      	bne.n	8007e80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ebc:	bf00      	nop
 8007ebe:	3708      	adds	r7, #8
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	20000ae4 	.word	0x20000ae4
 8007ec8:	20000b10 	.word	0x20000b10
 8007ecc:	20000af8 	.word	0x20000af8

08007ed0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d108      	bne.n	8007ef4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f000 ff94 	bl	8008e14 <vPortFree>
				vPortFree( pxTCB );
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f000 ff91 	bl	8008e14 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007ef2:	e017      	b.n	8007f24 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d103      	bne.n	8007f06 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 ff88 	bl	8008e14 <vPortFree>
	}
 8007f04:	e00e      	b.n	8007f24 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f0c:	2b02      	cmp	r3, #2
 8007f0e:	d009      	beq.n	8007f24 <prvDeleteTCB+0x54>
 8007f10:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	60fb      	str	r3, [r7, #12]
 8007f22:	e7fe      	b.n	8007f22 <prvDeleteTCB+0x52>
	}
 8007f24:	bf00      	nop
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f32:	4b0f      	ldr	r3, [pc, #60]	; (8007f70 <prvResetNextTaskUnblockTime+0x44>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d101      	bne.n	8007f40 <prvResetNextTaskUnblockTime+0x14>
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e000      	b.n	8007f42 <prvResetNextTaskUnblockTime+0x16>
 8007f40:	2300      	movs	r3, #0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d004      	beq.n	8007f50 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f46:	4b0b      	ldr	r3, [pc, #44]	; (8007f74 <prvResetNextTaskUnblockTime+0x48>)
 8007f48:	f04f 32ff 	mov.w	r2, #4294967295
 8007f4c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f4e:	e008      	b.n	8007f62 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007f50:	4b07      	ldr	r3, [pc, #28]	; (8007f70 <prvResetNextTaskUnblockTime+0x44>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	68db      	ldr	r3, [r3, #12]
 8007f56:	68db      	ldr	r3, [r3, #12]
 8007f58:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	4a05      	ldr	r2, [pc, #20]	; (8007f74 <prvResetNextTaskUnblockTime+0x48>)
 8007f60:	6013      	str	r3, [r2, #0]
}
 8007f62:	bf00      	nop
 8007f64:	370c      	adds	r7, #12
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr
 8007f6e:	bf00      	nop
 8007f70:	20000ac8 	.word	0x20000ac8
 8007f74:	20000b30 	.word	0x20000b30

08007f78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f7e:	4b0b      	ldr	r3, [pc, #44]	; (8007fac <xTaskGetSchedulerState+0x34>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d102      	bne.n	8007f8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f86:	2301      	movs	r3, #1
 8007f88:	607b      	str	r3, [r7, #4]
 8007f8a:	e008      	b.n	8007f9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f8c:	4b08      	ldr	r3, [pc, #32]	; (8007fb0 <xTaskGetSchedulerState+0x38>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d102      	bne.n	8007f9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f94:	2302      	movs	r3, #2
 8007f96:	607b      	str	r3, [r7, #4]
 8007f98:	e001      	b.n	8007f9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f9e:	687b      	ldr	r3, [r7, #4]
	}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr
 8007fac:	20000b1c 	.word	0x20000b1c
 8007fb0:	20000b38 	.word	0x20000b38

08007fb4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b086      	sub	sp, #24
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d06c      	beq.n	80080a4 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007fca:	4b39      	ldr	r3, [pc, #228]	; (80080b0 <xTaskPriorityDisinherit+0xfc>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	693a      	ldr	r2, [r7, #16]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d009      	beq.n	8007fe8 <xTaskPriorityDisinherit+0x34>
 8007fd4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007fd8:	f383 8811 	msr	BASEPRI, r3
 8007fdc:	f3bf 8f6f 	isb	sy
 8007fe0:	f3bf 8f4f 	dsb	sy
 8007fe4:	60fb      	str	r3, [r7, #12]
 8007fe6:	e7fe      	b.n	8007fe6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d109      	bne.n	8008004 <xTaskPriorityDisinherit+0x50>
 8007ff0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8007ff4:	f383 8811 	msr	BASEPRI, r3
 8007ff8:	f3bf 8f6f 	isb	sy
 8007ffc:	f3bf 8f4f 	dsb	sy
 8008000:	60bb      	str	r3, [r7, #8]
 8008002:	e7fe      	b.n	8008002 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008008:	1e5a      	subs	r2, r3, #1
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008016:	429a      	cmp	r2, r3
 8008018:	d044      	beq.n	80080a4 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800801e:	2b00      	cmp	r3, #0
 8008020:	d140      	bne.n	80080a4 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	3304      	adds	r3, #4
 8008026:	4618      	mov	r0, r3
 8008028:	f7fe fb60 	bl	80066ec <uxListRemove>
 800802c:	4603      	mov	r3, r0
 800802e:	2b00      	cmp	r3, #0
 8008030:	d115      	bne.n	800805e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008036:	491f      	ldr	r1, [pc, #124]	; (80080b4 <xTaskPriorityDisinherit+0x100>)
 8008038:	4613      	mov	r3, r2
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	440b      	add	r3, r1
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10a      	bne.n	800805e <xTaskPriorityDisinherit+0xaa>
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800804c:	2201      	movs	r2, #1
 800804e:	fa02 f303 	lsl.w	r3, r2, r3
 8008052:	43da      	mvns	r2, r3
 8008054:	4b18      	ldr	r3, [pc, #96]	; (80080b8 <xTaskPriorityDisinherit+0x104>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4013      	ands	r3, r2
 800805a:	4a17      	ldr	r2, [pc, #92]	; (80080b8 <xTaskPriorityDisinherit+0x104>)
 800805c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800806a:	f1c3 0207 	rsb	r2, r3, #7
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008076:	2201      	movs	r2, #1
 8008078:	409a      	lsls	r2, r3
 800807a:	4b0f      	ldr	r3, [pc, #60]	; (80080b8 <xTaskPriorityDisinherit+0x104>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4313      	orrs	r3, r2
 8008080:	4a0d      	ldr	r2, [pc, #52]	; (80080b8 <xTaskPriorityDisinherit+0x104>)
 8008082:	6013      	str	r3, [r2, #0]
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008088:	4613      	mov	r3, r2
 800808a:	009b      	lsls	r3, r3, #2
 800808c:	4413      	add	r3, r2
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	4a08      	ldr	r2, [pc, #32]	; (80080b4 <xTaskPriorityDisinherit+0x100>)
 8008092:	441a      	add	r2, r3
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	3304      	adds	r3, #4
 8008098:	4619      	mov	r1, r3
 800809a:	4610      	mov	r0, r2
 800809c:	f7fe fac9 	bl	8006632 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80080a0:	2301      	movs	r3, #1
 80080a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80080a4:	697b      	ldr	r3, [r7, #20]
	}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3718      	adds	r7, #24
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	20000a10 	.word	0x20000a10
 80080b4:	20000a14 	.word	0x20000a14
 80080b8:	20000b18 	.word	0x20000b18

080080bc <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80080c2:	4b09      	ldr	r3, [pc, #36]	; (80080e8 <uxTaskResetEventItemValue+0x2c>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	699b      	ldr	r3, [r3, #24]
 80080c8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080ca:	4b07      	ldr	r3, [pc, #28]	; (80080e8 <uxTaskResetEventItemValue+0x2c>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080d0:	4b05      	ldr	r3, [pc, #20]	; (80080e8 <uxTaskResetEventItemValue+0x2c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f1c2 0207 	rsb	r2, r2, #7
 80080d8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80080da:	687b      	ldr	r3, [r7, #4]
}
 80080dc:	4618      	mov	r0, r3
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr
 80080e8:	20000a10 	.word	0x20000a10

080080ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80080f6:	4b29      	ldr	r3, [pc, #164]	; (800819c <prvAddCurrentTaskToDelayedList+0xb0>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080fc:	4b28      	ldr	r3, [pc, #160]	; (80081a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	3304      	adds	r3, #4
 8008102:	4618      	mov	r0, r3
 8008104:	f7fe faf2 	bl	80066ec <uxListRemove>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10b      	bne.n	8008126 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800810e:	4b24      	ldr	r3, [pc, #144]	; (80081a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008114:	2201      	movs	r2, #1
 8008116:	fa02 f303 	lsl.w	r3, r2, r3
 800811a:	43da      	mvns	r2, r3
 800811c:	4b21      	ldr	r3, [pc, #132]	; (80081a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4013      	ands	r3, r2
 8008122:	4a20      	ldr	r2, [pc, #128]	; (80081a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008124:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800812c:	d10a      	bne.n	8008144 <prvAddCurrentTaskToDelayedList+0x58>
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d007      	beq.n	8008144 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008134:	4b1a      	ldr	r3, [pc, #104]	; (80081a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3304      	adds	r3, #4
 800813a:	4619      	mov	r1, r3
 800813c:	481a      	ldr	r0, [pc, #104]	; (80081a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800813e:	f7fe fa78 	bl	8006632 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008142:	e026      	b.n	8008192 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008144:	68fa      	ldr	r2, [r7, #12]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4413      	add	r3, r2
 800814a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800814c:	4b14      	ldr	r3, [pc, #80]	; (80081a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68ba      	ldr	r2, [r7, #8]
 8008152:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008154:	68ba      	ldr	r2, [r7, #8]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	429a      	cmp	r2, r3
 800815a:	d209      	bcs.n	8008170 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800815c:	4b13      	ldr	r3, [pc, #76]	; (80081ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	4b0f      	ldr	r3, [pc, #60]	; (80081a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	3304      	adds	r3, #4
 8008166:	4619      	mov	r1, r3
 8008168:	4610      	mov	r0, r2
 800816a:	f7fe fa86 	bl	800667a <vListInsert>
}
 800816e:	e010      	b.n	8008192 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008170:	4b0f      	ldr	r3, [pc, #60]	; (80081b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008172:	681a      	ldr	r2, [r3, #0]
 8008174:	4b0a      	ldr	r3, [pc, #40]	; (80081a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	3304      	adds	r3, #4
 800817a:	4619      	mov	r1, r3
 800817c:	4610      	mov	r0, r2
 800817e:	f7fe fa7c 	bl	800667a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008182:	4b0c      	ldr	r3, [pc, #48]	; (80081b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	429a      	cmp	r2, r3
 800818a:	d202      	bcs.n	8008192 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800818c:	4a09      	ldr	r2, [pc, #36]	; (80081b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	6013      	str	r3, [r2, #0]
}
 8008192:	bf00      	nop
 8008194:	3710      	adds	r7, #16
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}
 800819a:	bf00      	nop
 800819c:	20000b14 	.word	0x20000b14
 80081a0:	20000a10 	.word	0x20000a10
 80081a4:	20000b18 	.word	0x20000b18
 80081a8:	20000afc 	.word	0x20000afc
 80081ac:	20000acc 	.word	0x20000acc
 80081b0:	20000ac8 	.word	0x20000ac8
 80081b4:	20000b30 	.word	0x20000b30

080081b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b08a      	sub	sp, #40	; 0x28
 80081bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80081be:	2300      	movs	r3, #0
 80081c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80081c2:	f000 fac3 	bl	800874c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80081c6:	4b1c      	ldr	r3, [pc, #112]	; (8008238 <xTimerCreateTimerTask+0x80>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d021      	beq.n	8008212 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80081ce:	2300      	movs	r3, #0
 80081d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80081d2:	2300      	movs	r3, #0
 80081d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80081d6:	1d3a      	adds	r2, r7, #4
 80081d8:	f107 0108 	add.w	r1, r7, #8
 80081dc:	f107 030c 	add.w	r3, r7, #12
 80081e0:	4618      	mov	r0, r3
 80081e2:	f7f8 fa2d 	bl	8000640 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80081e6:	6879      	ldr	r1, [r7, #4]
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	9202      	str	r2, [sp, #8]
 80081ee:	9301      	str	r3, [sp, #4]
 80081f0:	2302      	movs	r3, #2
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	2300      	movs	r3, #0
 80081f6:	460a      	mov	r2, r1
 80081f8:	4910      	ldr	r1, [pc, #64]	; (800823c <xTimerCreateTimerTask+0x84>)
 80081fa:	4811      	ldr	r0, [pc, #68]	; (8008240 <xTimerCreateTimerTask+0x88>)
 80081fc:	f7ff f82a 	bl	8007254 <xTaskCreateStatic>
 8008200:	4602      	mov	r2, r0
 8008202:	4b10      	ldr	r3, [pc, #64]	; (8008244 <xTimerCreateTimerTask+0x8c>)
 8008204:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008206:	4b0f      	ldr	r3, [pc, #60]	; (8008244 <xTimerCreateTimerTask+0x8c>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d001      	beq.n	8008212 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800820e:	2301      	movs	r3, #1
 8008210:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d109      	bne.n	800822c <xTimerCreateTimerTask+0x74>
 8008218:	f04f 0330 	mov.w	r3, #48	; 0x30
 800821c:	f383 8811 	msr	BASEPRI, r3
 8008220:	f3bf 8f6f 	isb	sy
 8008224:	f3bf 8f4f 	dsb	sy
 8008228:	613b      	str	r3, [r7, #16]
 800822a:	e7fe      	b.n	800822a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800822c:	697b      	ldr	r3, [r7, #20]
}
 800822e:	4618      	mov	r0, r3
 8008230:	3718      	adds	r7, #24
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	20000b6c 	.word	0x20000b6c
 800823c:	08009ef8 	.word	0x08009ef8
 8008240:	08008361 	.word	0x08008361
 8008244:	20000b70 	.word	0x20000b70

08008248 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b08a      	sub	sp, #40	; 0x28
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
 8008254:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008256:	2300      	movs	r3, #0
 8008258:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d109      	bne.n	8008274 <xTimerGenericCommand+0x2c>
 8008260:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008264:	f383 8811 	msr	BASEPRI, r3
 8008268:	f3bf 8f6f 	isb	sy
 800826c:	f3bf 8f4f 	dsb	sy
 8008270:	623b      	str	r3, [r7, #32]
 8008272:	e7fe      	b.n	8008272 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008274:	4b19      	ldr	r3, [pc, #100]	; (80082dc <xTimerGenericCommand+0x94>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d02a      	beq.n	80082d2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	2b05      	cmp	r3, #5
 800828c:	dc18      	bgt.n	80082c0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800828e:	f7ff fe73 	bl	8007f78 <xTaskGetSchedulerState>
 8008292:	4603      	mov	r3, r0
 8008294:	2b02      	cmp	r3, #2
 8008296:	d109      	bne.n	80082ac <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008298:	4b10      	ldr	r3, [pc, #64]	; (80082dc <xTimerGenericCommand+0x94>)
 800829a:	6818      	ldr	r0, [r3, #0]
 800829c:	f107 0110 	add.w	r1, r7, #16
 80082a0:	2300      	movs	r3, #0
 80082a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082a4:	f7fe fb82 	bl	80069ac <xQueueGenericSend>
 80082a8:	6278      	str	r0, [r7, #36]	; 0x24
 80082aa:	e012      	b.n	80082d2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80082ac:	4b0b      	ldr	r3, [pc, #44]	; (80082dc <xTimerGenericCommand+0x94>)
 80082ae:	6818      	ldr	r0, [r3, #0]
 80082b0:	f107 0110 	add.w	r1, r7, #16
 80082b4:	2300      	movs	r3, #0
 80082b6:	2200      	movs	r2, #0
 80082b8:	f7fe fb78 	bl	80069ac <xQueueGenericSend>
 80082bc:	6278      	str	r0, [r7, #36]	; 0x24
 80082be:	e008      	b.n	80082d2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80082c0:	4b06      	ldr	r3, [pc, #24]	; (80082dc <xTimerGenericCommand+0x94>)
 80082c2:	6818      	ldr	r0, [r3, #0]
 80082c4:	f107 0110 	add.w	r1, r7, #16
 80082c8:	2300      	movs	r3, #0
 80082ca:	683a      	ldr	r2, [r7, #0]
 80082cc:	f7fe fc68 	bl	8006ba0 <xQueueGenericSendFromISR>
 80082d0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80082d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3728      	adds	r7, #40	; 0x28
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}
 80082dc:	20000b6c 	.word	0x20000b6c

080082e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b088      	sub	sp, #32
 80082e4:	af02      	add	r7, sp, #8
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082ea:	4b1c      	ldr	r3, [pc, #112]	; (800835c <prvProcessExpiredTimer+0x7c>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68db      	ldr	r3, [r3, #12]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	3304      	adds	r3, #4
 80082f8:	4618      	mov	r0, r3
 80082fa:	f7fe f9f7 	bl	80066ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	69db      	ldr	r3, [r3, #28]
 8008302:	2b01      	cmp	r3, #1
 8008304:	d121      	bne.n	800834a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	699a      	ldr	r2, [r3, #24]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	18d1      	adds	r1, r2, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	683a      	ldr	r2, [r7, #0]
 8008312:	6978      	ldr	r0, [r7, #20]
 8008314:	f000 f8c8 	bl	80084a8 <prvInsertTimerInActiveList>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d015      	beq.n	800834a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800831e:	2300      	movs	r3, #0
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	2300      	movs	r3, #0
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	2100      	movs	r1, #0
 8008328:	6978      	ldr	r0, [r7, #20]
 800832a:	f7ff ff8d 	bl	8008248 <xTimerGenericCommand>
 800832e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d109      	bne.n	800834a <prvProcessExpiredTimer+0x6a>
 8008336:	f04f 0330 	mov.w	r3, #48	; 0x30
 800833a:	f383 8811 	msr	BASEPRI, r3
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	60fb      	str	r3, [r7, #12]
 8008348:	e7fe      	b.n	8008348 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800834e:	6978      	ldr	r0, [r7, #20]
 8008350:	4798      	blx	r3
}
 8008352:	bf00      	nop
 8008354:	3718      	adds	r7, #24
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
 800835a:	bf00      	nop
 800835c:	20000b64 	.word	0x20000b64

08008360 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008368:	f107 0308 	add.w	r3, r7, #8
 800836c:	4618      	mov	r0, r3
 800836e:	f000 f857 	bl	8008420 <prvGetNextExpireTime>
 8008372:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	4619      	mov	r1, r3
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f000 f803 	bl	8008384 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800837e:	f000 f8d5 	bl	800852c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008382:	e7f1      	b.n	8008368 <prvTimerTask+0x8>

08008384 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b084      	sub	sp, #16
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800838e:	f7ff f97f 	bl	8007690 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008392:	f107 0308 	add.w	r3, r7, #8
 8008396:	4618      	mov	r0, r3
 8008398:	f000 f866 	bl	8008468 <prvSampleTimeNow>
 800839c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d130      	bne.n	8008406 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10a      	bne.n	80083c0 <prvProcessTimerOrBlockTask+0x3c>
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d806      	bhi.n	80083c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80083b2:	f7ff f97b 	bl	80076ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80083b6:	68f9      	ldr	r1, [r7, #12]
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f7ff ff91 	bl	80082e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80083be:	e024      	b.n	800840a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d008      	beq.n	80083d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80083c6:	4b13      	ldr	r3, [pc, #76]	; (8008414 <prvProcessTimerOrBlockTask+0x90>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	bf0c      	ite	eq
 80083d0:	2301      	moveq	r3, #1
 80083d2:	2300      	movne	r3, #0
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80083d8:	4b0f      	ldr	r3, [pc, #60]	; (8008418 <prvProcessTimerOrBlockTask+0x94>)
 80083da:	6818      	ldr	r0, [r3, #0]
 80083dc:	687a      	ldr	r2, [r7, #4]
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	683a      	ldr	r2, [r7, #0]
 80083e4:	4619      	mov	r1, r3
 80083e6:	f7fe ff01 	bl	80071ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80083ea:	f7ff f95f 	bl	80076ac <xTaskResumeAll>
 80083ee:	4603      	mov	r3, r0
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d10a      	bne.n	800840a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80083f4:	4b09      	ldr	r3, [pc, #36]	; (800841c <prvProcessTimerOrBlockTask+0x98>)
 80083f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083fa:	601a      	str	r2, [r3, #0]
 80083fc:	f3bf 8f4f 	dsb	sy
 8008400:	f3bf 8f6f 	isb	sy
}
 8008404:	e001      	b.n	800840a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008406:	f7ff f951 	bl	80076ac <xTaskResumeAll>
}
 800840a:	bf00      	nop
 800840c:	3710      	adds	r7, #16
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	20000b68 	.word	0x20000b68
 8008418:	20000b6c 	.word	0x20000b6c
 800841c:	e000ed04 	.word	0xe000ed04

08008420 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008420:	b480      	push	{r7}
 8008422:	b085      	sub	sp, #20
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008428:	4b0e      	ldr	r3, [pc, #56]	; (8008464 <prvGetNextExpireTime+0x44>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2b00      	cmp	r3, #0
 8008430:	bf0c      	ite	eq
 8008432:	2301      	moveq	r3, #1
 8008434:	2300      	movne	r3, #0
 8008436:	b2db      	uxtb	r3, r3
 8008438:	461a      	mov	r2, r3
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d105      	bne.n	8008452 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008446:	4b07      	ldr	r3, [pc, #28]	; (8008464 <prvGetNextExpireTime+0x44>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	60fb      	str	r3, [r7, #12]
 8008450:	e001      	b.n	8008456 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008452:	2300      	movs	r3, #0
 8008454:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008456:	68fb      	ldr	r3, [r7, #12]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3714      	adds	r7, #20
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr
 8008464:	20000b64 	.word	0x20000b64

08008468 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008470:	f7ff f9b8 	bl	80077e4 <xTaskGetTickCount>
 8008474:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008476:	4b0b      	ldr	r3, [pc, #44]	; (80084a4 <prvSampleTimeNow+0x3c>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68fa      	ldr	r2, [r7, #12]
 800847c:	429a      	cmp	r2, r3
 800847e:	d205      	bcs.n	800848c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008480:	f000 f904 	bl	800868c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	601a      	str	r2, [r3, #0]
 800848a:	e002      	b.n	8008492 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008492:	4a04      	ldr	r2, [pc, #16]	; (80084a4 <prvSampleTimeNow+0x3c>)
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008498:	68fb      	ldr	r3, [r7, #12]
}
 800849a:	4618      	mov	r0, r3
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	20000b74 	.word	0x20000b74

080084a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b086      	sub	sp, #24
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	607a      	str	r2, [r7, #4]
 80084b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80084b6:	2300      	movs	r3, #0
 80084b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	68fa      	ldr	r2, [r7, #12]
 80084c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80084c6:	68ba      	ldr	r2, [r7, #8]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d812      	bhi.n	80084f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	1ad2      	subs	r2, r2, r3
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	699b      	ldr	r3, [r3, #24]
 80084d8:	429a      	cmp	r2, r3
 80084da:	d302      	bcc.n	80084e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80084dc:	2301      	movs	r3, #1
 80084de:	617b      	str	r3, [r7, #20]
 80084e0:	e01b      	b.n	800851a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80084e2:	4b10      	ldr	r3, [pc, #64]	; (8008524 <prvInsertTimerInActiveList+0x7c>)
 80084e4:	681a      	ldr	r2, [r3, #0]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	3304      	adds	r3, #4
 80084ea:	4619      	mov	r1, r3
 80084ec:	4610      	mov	r0, r2
 80084ee:	f7fe f8c4 	bl	800667a <vListInsert>
 80084f2:	e012      	b.n	800851a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d206      	bcs.n	800850a <prvInsertTimerInActiveList+0x62>
 80084fc:	68ba      	ldr	r2, [r7, #8]
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	429a      	cmp	r2, r3
 8008502:	d302      	bcc.n	800850a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008504:	2301      	movs	r3, #1
 8008506:	617b      	str	r3, [r7, #20]
 8008508:	e007      	b.n	800851a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800850a:	4b07      	ldr	r3, [pc, #28]	; (8008528 <prvInsertTimerInActiveList+0x80>)
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	3304      	adds	r3, #4
 8008512:	4619      	mov	r1, r3
 8008514:	4610      	mov	r0, r2
 8008516:	f7fe f8b0 	bl	800667a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800851a:	697b      	ldr	r3, [r7, #20]
}
 800851c:	4618      	mov	r0, r3
 800851e:	3718      	adds	r7, #24
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}
 8008524:	20000b68 	.word	0x20000b68
 8008528:	20000b64 	.word	0x20000b64

0800852c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b08e      	sub	sp, #56	; 0x38
 8008530:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008532:	e099      	b.n	8008668 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2b00      	cmp	r3, #0
 8008538:	da17      	bge.n	800856a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800853a:	1d3b      	adds	r3, r7, #4
 800853c:	3304      	adds	r3, #4
 800853e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008542:	2b00      	cmp	r3, #0
 8008544:	d109      	bne.n	800855a <prvProcessReceivedCommands+0x2e>
 8008546:	f04f 0330 	mov.w	r3, #48	; 0x30
 800854a:	f383 8811 	msr	BASEPRI, r3
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	61fb      	str	r3, [r7, #28]
 8008558:	e7fe      	b.n	8008558 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800855a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008560:	6850      	ldr	r0, [r2, #4]
 8008562:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008564:	6892      	ldr	r2, [r2, #8]
 8008566:	4611      	mov	r1, r2
 8008568:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2b00      	cmp	r3, #0
 800856e:	db7a      	blt.n	8008666 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008576:	695b      	ldr	r3, [r3, #20]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d004      	beq.n	8008586 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800857c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800857e:	3304      	adds	r3, #4
 8008580:	4618      	mov	r0, r3
 8008582:	f7fe f8b3 	bl	80066ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008586:	463b      	mov	r3, r7
 8008588:	4618      	mov	r0, r3
 800858a:	f7ff ff6d 	bl	8008468 <prvSampleTimeNow>
 800858e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2b09      	cmp	r3, #9
 8008594:	d868      	bhi.n	8008668 <prvProcessReceivedCommands+0x13c>
 8008596:	a201      	add	r2, pc, #4	; (adr r2, 800859c <prvProcessReceivedCommands+0x70>)
 8008598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800859c:	080085c5 	.word	0x080085c5
 80085a0:	080085c5 	.word	0x080085c5
 80085a4:	080085c5 	.word	0x080085c5
 80085a8:	08008669 	.word	0x08008669
 80085ac:	0800861f 	.word	0x0800861f
 80085b0:	08008655 	.word	0x08008655
 80085b4:	080085c5 	.word	0x080085c5
 80085b8:	080085c5 	.word	0x080085c5
 80085bc:	08008669 	.word	0x08008669
 80085c0:	0800861f 	.word	0x0800861f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80085c4:	68ba      	ldr	r2, [r7, #8]
 80085c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c8:	699b      	ldr	r3, [r3, #24]
 80085ca:	18d1      	adds	r1, r2, r3
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085d2:	f7ff ff69 	bl	80084a8 <prvInsertTimerInActiveList>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d045      	beq.n	8008668 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80085dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085e2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80085e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085e6:	69db      	ldr	r3, [r3, #28]
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d13d      	bne.n	8008668 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80085ec:	68ba      	ldr	r2, [r7, #8]
 80085ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f0:	699b      	ldr	r3, [r3, #24]
 80085f2:	441a      	add	r2, r3
 80085f4:	2300      	movs	r3, #0
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	2300      	movs	r3, #0
 80085fa:	2100      	movs	r1, #0
 80085fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085fe:	f7ff fe23 	bl	8008248 <xTimerGenericCommand>
 8008602:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008604:	6a3b      	ldr	r3, [r7, #32]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d12e      	bne.n	8008668 <prvProcessReceivedCommands+0x13c>
 800860a:	f04f 0330 	mov.w	r3, #48	; 0x30
 800860e:	f383 8811 	msr	BASEPRI, r3
 8008612:	f3bf 8f6f 	isb	sy
 8008616:	f3bf 8f4f 	dsb	sy
 800861a:	61bb      	str	r3, [r7, #24]
 800861c:	e7fe      	b.n	800861c <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800861e:	68ba      	ldr	r2, [r7, #8]
 8008620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008622:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	699b      	ldr	r3, [r3, #24]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d109      	bne.n	8008640 <prvProcessReceivedCommands+0x114>
 800862c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008630:	f383 8811 	msr	BASEPRI, r3
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	f3bf 8f4f 	dsb	sy
 800863c:	617b      	str	r3, [r7, #20]
 800863e:	e7fe      	b.n	800863e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008642:	699a      	ldr	r2, [r3, #24]
 8008644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008646:	18d1      	adds	r1, r2, r3
 8008648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800864c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800864e:	f7ff ff2b 	bl	80084a8 <prvInsertTimerInActiveList>
					break;
 8008652:	e009      	b.n	8008668 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008656:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800865a:	2b00      	cmp	r3, #0
 800865c:	d104      	bne.n	8008668 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 800865e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008660:	f000 fbd8 	bl	8008e14 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008664:	e000      	b.n	8008668 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008666:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008668:	4b07      	ldr	r3, [pc, #28]	; (8008688 <prvProcessReceivedCommands+0x15c>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	1d39      	adds	r1, r7, #4
 800866e:	2200      	movs	r2, #0
 8008670:	4618      	mov	r0, r3
 8008672:	f7fe fb29 	bl	8006cc8 <xQueueReceive>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	f47f af5b 	bne.w	8008534 <prvProcessReceivedCommands+0x8>
	}
}
 800867e:	bf00      	nop
 8008680:	3730      	adds	r7, #48	; 0x30
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	20000b6c 	.word	0x20000b6c

0800868c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b088      	sub	sp, #32
 8008690:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008692:	e044      	b.n	800871e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008694:	4b2b      	ldr	r3, [pc, #172]	; (8008744 <prvSwitchTimerLists+0xb8>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800869e:	4b29      	ldr	r3, [pc, #164]	; (8008744 <prvSwitchTimerLists+0xb8>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	68db      	ldr	r3, [r3, #12]
 80086a4:	68db      	ldr	r3, [r3, #12]
 80086a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	3304      	adds	r3, #4
 80086ac:	4618      	mov	r0, r3
 80086ae:	f7fe f81d 	bl	80066ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	69db      	ldr	r3, [r3, #28]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d12d      	bne.n	800871e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	699b      	ldr	r3, [r3, #24]
 80086c6:	693a      	ldr	r2, [r7, #16]
 80086c8:	4413      	add	r3, r2
 80086ca:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80086cc:	68ba      	ldr	r2, [r7, #8]
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d90e      	bls.n	80086f2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	68ba      	ldr	r2, [r7, #8]
 80086d8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80086e0:	4b18      	ldr	r3, [pc, #96]	; (8008744 <prvSwitchTimerLists+0xb8>)
 80086e2:	681a      	ldr	r2, [r3, #0]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	3304      	adds	r3, #4
 80086e8:	4619      	mov	r1, r3
 80086ea:	4610      	mov	r0, r2
 80086ec:	f7fd ffc5 	bl	800667a <vListInsert>
 80086f0:	e015      	b.n	800871e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80086f2:	2300      	movs	r3, #0
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	2300      	movs	r3, #0
 80086f8:	693a      	ldr	r2, [r7, #16]
 80086fa:	2100      	movs	r1, #0
 80086fc:	68f8      	ldr	r0, [r7, #12]
 80086fe:	f7ff fda3 	bl	8008248 <xTimerGenericCommand>
 8008702:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d109      	bne.n	800871e <prvSwitchTimerLists+0x92>
 800870a:	f04f 0330 	mov.w	r3, #48	; 0x30
 800870e:	f383 8811 	msr	BASEPRI, r3
 8008712:	f3bf 8f6f 	isb	sy
 8008716:	f3bf 8f4f 	dsb	sy
 800871a:	603b      	str	r3, [r7, #0]
 800871c:	e7fe      	b.n	800871c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800871e:	4b09      	ldr	r3, [pc, #36]	; (8008744 <prvSwitchTimerLists+0xb8>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d1b5      	bne.n	8008694 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008728:	4b06      	ldr	r3, [pc, #24]	; (8008744 <prvSwitchTimerLists+0xb8>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800872e:	4b06      	ldr	r3, [pc, #24]	; (8008748 <prvSwitchTimerLists+0xbc>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4a04      	ldr	r2, [pc, #16]	; (8008744 <prvSwitchTimerLists+0xb8>)
 8008734:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008736:	4a04      	ldr	r2, [pc, #16]	; (8008748 <prvSwitchTimerLists+0xbc>)
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	6013      	str	r3, [r2, #0]
}
 800873c:	bf00      	nop
 800873e:	3718      	adds	r7, #24
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}
 8008744:	20000b64 	.word	0x20000b64
 8008748:	20000b68 	.word	0x20000b68

0800874c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b082      	sub	sp, #8
 8008750:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008752:	f000 f983 	bl	8008a5c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008756:	4b15      	ldr	r3, [pc, #84]	; (80087ac <prvCheckForValidListAndQueue+0x60>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d120      	bne.n	80087a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800875e:	4814      	ldr	r0, [pc, #80]	; (80087b0 <prvCheckForValidListAndQueue+0x64>)
 8008760:	f7fd ff3a 	bl	80065d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008764:	4813      	ldr	r0, [pc, #76]	; (80087b4 <prvCheckForValidListAndQueue+0x68>)
 8008766:	f7fd ff37 	bl	80065d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800876a:	4b13      	ldr	r3, [pc, #76]	; (80087b8 <prvCheckForValidListAndQueue+0x6c>)
 800876c:	4a10      	ldr	r2, [pc, #64]	; (80087b0 <prvCheckForValidListAndQueue+0x64>)
 800876e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008770:	4b12      	ldr	r3, [pc, #72]	; (80087bc <prvCheckForValidListAndQueue+0x70>)
 8008772:	4a10      	ldr	r2, [pc, #64]	; (80087b4 <prvCheckForValidListAndQueue+0x68>)
 8008774:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008776:	2300      	movs	r3, #0
 8008778:	9300      	str	r3, [sp, #0]
 800877a:	4b11      	ldr	r3, [pc, #68]	; (80087c0 <prvCheckForValidListAndQueue+0x74>)
 800877c:	4a11      	ldr	r2, [pc, #68]	; (80087c4 <prvCheckForValidListAndQueue+0x78>)
 800877e:	2110      	movs	r1, #16
 8008780:	200a      	movs	r0, #10
 8008782:	f7fe f845 	bl	8006810 <xQueueGenericCreateStatic>
 8008786:	4602      	mov	r2, r0
 8008788:	4b08      	ldr	r3, [pc, #32]	; (80087ac <prvCheckForValidListAndQueue+0x60>)
 800878a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800878c:	4b07      	ldr	r3, [pc, #28]	; (80087ac <prvCheckForValidListAndQueue+0x60>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d005      	beq.n	80087a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008794:	4b05      	ldr	r3, [pc, #20]	; (80087ac <prvCheckForValidListAndQueue+0x60>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	490b      	ldr	r1, [pc, #44]	; (80087c8 <prvCheckForValidListAndQueue+0x7c>)
 800879a:	4618      	mov	r0, r3
 800879c:	f7fe fcfe 	bl	800719c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80087a0:	f000 f98a 	bl	8008ab8 <vPortExitCritical>
}
 80087a4:	bf00      	nop
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop
 80087ac:	20000b6c 	.word	0x20000b6c
 80087b0:	20000b3c 	.word	0x20000b3c
 80087b4:	20000b50 	.word	0x20000b50
 80087b8:	20000b64 	.word	0x20000b64
 80087bc:	20000b68 	.word	0x20000b68
 80087c0:	20000c18 	.word	0x20000c18
 80087c4:	20000b78 	.word	0x20000b78
 80087c8:	08009f00 	.word	0x08009f00

080087cc <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b08a      	sub	sp, #40	; 0x28
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]
 80087d8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80087da:	f06f 0301 	mvn.w	r3, #1
 80087de:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80087ec:	4b06      	ldr	r3, [pc, #24]	; (8008808 <xTimerPendFunctionCallFromISR+0x3c>)
 80087ee:	6818      	ldr	r0, [r3, #0]
 80087f0:	f107 0114 	add.w	r1, r7, #20
 80087f4:	2300      	movs	r3, #0
 80087f6:	683a      	ldr	r2, [r7, #0]
 80087f8:	f7fe f9d2 	bl	8006ba0 <xQueueGenericSendFromISR>
 80087fc:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80087fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8008800:	4618      	mov	r0, r3
 8008802:	3728      	adds	r7, #40	; 0x28
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}
 8008808:	20000b6c 	.word	0x20000b6c

0800880c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800880c:	b480      	push	{r7}
 800880e:	b085      	sub	sp, #20
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	3b04      	subs	r3, #4
 800881c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008824:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	3b04      	subs	r3, #4
 800882a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	f023 0201 	bic.w	r2, r3, #1
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	3b04      	subs	r3, #4
 800883a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800883c:	4a0c      	ldr	r2, [pc, #48]	; (8008870 <pxPortInitialiseStack+0x64>)
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	3b14      	subs	r3, #20
 8008846:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	3b04      	subs	r3, #4
 8008852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f06f 0202 	mvn.w	r2, #2
 800885a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	3b20      	subs	r3, #32
 8008860:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008862:	68fb      	ldr	r3, [r7, #12]
}
 8008864:	4618      	mov	r0, r3
 8008866:	3714      	adds	r7, #20
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr
 8008870:	08008875 	.word	0x08008875

08008874 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008874:	b480      	push	{r7}
 8008876:	b085      	sub	sp, #20
 8008878:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800887a:	2300      	movs	r3, #0
 800887c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800887e:	4b11      	ldr	r3, [pc, #68]	; (80088c4 <prvTaskExitError+0x50>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008886:	d009      	beq.n	800889c <prvTaskExitError+0x28>
 8008888:	f04f 0330 	mov.w	r3, #48	; 0x30
 800888c:	f383 8811 	msr	BASEPRI, r3
 8008890:	f3bf 8f6f 	isb	sy
 8008894:	f3bf 8f4f 	dsb	sy
 8008898:	60fb      	str	r3, [r7, #12]
 800889a:	e7fe      	b.n	800889a <prvTaskExitError+0x26>
 800889c:	f04f 0330 	mov.w	r3, #48	; 0x30
 80088a0:	f383 8811 	msr	BASEPRI, r3
 80088a4:	f3bf 8f6f 	isb	sy
 80088a8:	f3bf 8f4f 	dsb	sy
 80088ac:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80088ae:	bf00      	nop
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d0fc      	beq.n	80088b0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80088b6:	bf00      	nop
 80088b8:	3714      	adds	r7, #20
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	200000e8 	.word	0x200000e8
	...

080088d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80088d0:	4b07      	ldr	r3, [pc, #28]	; (80088f0 <pxCurrentTCBConst2>)
 80088d2:	6819      	ldr	r1, [r3, #0]
 80088d4:	6808      	ldr	r0, [r1, #0]
 80088d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088da:	f380 8809 	msr	PSP, r0
 80088de:	f3bf 8f6f 	isb	sy
 80088e2:	f04f 0000 	mov.w	r0, #0
 80088e6:	f380 8811 	msr	BASEPRI, r0
 80088ea:	4770      	bx	lr
 80088ec:	f3af 8000 	nop.w

080088f0 <pxCurrentTCBConst2>:
 80088f0:	20000a10 	.word	0x20000a10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop

080088f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80088f8:	4808      	ldr	r0, [pc, #32]	; (800891c <prvPortStartFirstTask+0x24>)
 80088fa:	6800      	ldr	r0, [r0, #0]
 80088fc:	6800      	ldr	r0, [r0, #0]
 80088fe:	f380 8808 	msr	MSP, r0
 8008902:	f04f 0000 	mov.w	r0, #0
 8008906:	f380 8814 	msr	CONTROL, r0
 800890a:	b662      	cpsie	i
 800890c:	b661      	cpsie	f
 800890e:	f3bf 8f4f 	dsb	sy
 8008912:	f3bf 8f6f 	isb	sy
 8008916:	df00      	svc	0
 8008918:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800891a:	bf00      	nop
 800891c:	e000ed08 	.word	0xe000ed08

08008920 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b086      	sub	sp, #24
 8008924:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008926:	4b44      	ldr	r3, [pc, #272]	; (8008a38 <xPortStartScheduler+0x118>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a44      	ldr	r2, [pc, #272]	; (8008a3c <xPortStartScheduler+0x11c>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d109      	bne.n	8008944 <xPortStartScheduler+0x24>
 8008930:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008934:	f383 8811 	msr	BASEPRI, r3
 8008938:	f3bf 8f6f 	isb	sy
 800893c:	f3bf 8f4f 	dsb	sy
 8008940:	613b      	str	r3, [r7, #16]
 8008942:	e7fe      	b.n	8008942 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008944:	4b3c      	ldr	r3, [pc, #240]	; (8008a38 <xPortStartScheduler+0x118>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a3d      	ldr	r2, [pc, #244]	; (8008a40 <xPortStartScheduler+0x120>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d109      	bne.n	8008962 <xPortStartScheduler+0x42>
 800894e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008952:	f383 8811 	msr	BASEPRI, r3
 8008956:	f3bf 8f6f 	isb	sy
 800895a:	f3bf 8f4f 	dsb	sy
 800895e:	60fb      	str	r3, [r7, #12]
 8008960:	e7fe      	b.n	8008960 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008962:	4b38      	ldr	r3, [pc, #224]	; (8008a44 <xPortStartScheduler+0x124>)
 8008964:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	b2db      	uxtb	r3, r3
 800896c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	22ff      	movs	r2, #255	; 0xff
 8008972:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	b2db      	uxtb	r3, r3
 800897a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800897c:	78fb      	ldrb	r3, [r7, #3]
 800897e:	b2db      	uxtb	r3, r3
 8008980:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008984:	b2da      	uxtb	r2, r3
 8008986:	4b30      	ldr	r3, [pc, #192]	; (8008a48 <xPortStartScheduler+0x128>)
 8008988:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800898a:	4b30      	ldr	r3, [pc, #192]	; (8008a4c <xPortStartScheduler+0x12c>)
 800898c:	2207      	movs	r2, #7
 800898e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008990:	e009      	b.n	80089a6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8008992:	4b2e      	ldr	r3, [pc, #184]	; (8008a4c <xPortStartScheduler+0x12c>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	3b01      	subs	r3, #1
 8008998:	4a2c      	ldr	r2, [pc, #176]	; (8008a4c <xPortStartScheduler+0x12c>)
 800899a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800899c:	78fb      	ldrb	r3, [r7, #3]
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	005b      	lsls	r3, r3, #1
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80089a6:	78fb      	ldrb	r3, [r7, #3]
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089ae:	2b80      	cmp	r3, #128	; 0x80
 80089b0:	d0ef      	beq.n	8008992 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80089b2:	4b26      	ldr	r3, [pc, #152]	; (8008a4c <xPortStartScheduler+0x12c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f1c3 0307 	rsb	r3, r3, #7
 80089ba:	2b04      	cmp	r3, #4
 80089bc:	d009      	beq.n	80089d2 <xPortStartScheduler+0xb2>
 80089be:	f04f 0330 	mov.w	r3, #48	; 0x30
 80089c2:	f383 8811 	msr	BASEPRI, r3
 80089c6:	f3bf 8f6f 	isb	sy
 80089ca:	f3bf 8f4f 	dsb	sy
 80089ce:	60bb      	str	r3, [r7, #8]
 80089d0:	e7fe      	b.n	80089d0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80089d2:	4b1e      	ldr	r3, [pc, #120]	; (8008a4c <xPortStartScheduler+0x12c>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	021b      	lsls	r3, r3, #8
 80089d8:	4a1c      	ldr	r2, [pc, #112]	; (8008a4c <xPortStartScheduler+0x12c>)
 80089da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80089dc:	4b1b      	ldr	r3, [pc, #108]	; (8008a4c <xPortStartScheduler+0x12c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80089e4:	4a19      	ldr	r2, [pc, #100]	; (8008a4c <xPortStartScheduler+0x12c>)
 80089e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	b2da      	uxtb	r2, r3
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80089f0:	4b17      	ldr	r3, [pc, #92]	; (8008a50 <xPortStartScheduler+0x130>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a16      	ldr	r2, [pc, #88]	; (8008a50 <xPortStartScheduler+0x130>)
 80089f6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80089fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80089fc:	4b14      	ldr	r3, [pc, #80]	; (8008a50 <xPortStartScheduler+0x130>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a13      	ldr	r2, [pc, #76]	; (8008a50 <xPortStartScheduler+0x130>)
 8008a02:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8008a06:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008a08:	f000 f8d6 	bl	8008bb8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008a0c:	4b11      	ldr	r3, [pc, #68]	; (8008a54 <xPortStartScheduler+0x134>)
 8008a0e:	2200      	movs	r2, #0
 8008a10:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008a12:	f000 f8f5 	bl	8008c00 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008a16:	4b10      	ldr	r3, [pc, #64]	; (8008a58 <xPortStartScheduler+0x138>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a0f      	ldr	r2, [pc, #60]	; (8008a58 <xPortStartScheduler+0x138>)
 8008a1c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008a20:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008a22:	f7ff ff69 	bl	80088f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008a26:	f7fe ffa9 	bl	800797c <vTaskSwitchContext>
	prvTaskExitError();
 8008a2a:	f7ff ff23 	bl	8008874 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008a2e:	2300      	movs	r3, #0
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3718      	adds	r7, #24
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	e000ed00 	.word	0xe000ed00
 8008a3c:	410fc271 	.word	0x410fc271
 8008a40:	410fc270 	.word	0x410fc270
 8008a44:	e000e400 	.word	0xe000e400
 8008a48:	20000c60 	.word	0x20000c60
 8008a4c:	20000c64 	.word	0x20000c64
 8008a50:	e000ed20 	.word	0xe000ed20
 8008a54:	200000e8 	.word	0x200000e8
 8008a58:	e000ef34 	.word	0xe000ef34

08008a5c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008a66:	f383 8811 	msr	BASEPRI, r3
 8008a6a:	f3bf 8f6f 	isb	sy
 8008a6e:	f3bf 8f4f 	dsb	sy
 8008a72:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008a74:	4b0e      	ldr	r3, [pc, #56]	; (8008ab0 <vPortEnterCritical+0x54>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	3301      	adds	r3, #1
 8008a7a:	4a0d      	ldr	r2, [pc, #52]	; (8008ab0 <vPortEnterCritical+0x54>)
 8008a7c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008a7e:	4b0c      	ldr	r3, [pc, #48]	; (8008ab0 <vPortEnterCritical+0x54>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	d10e      	bne.n	8008aa4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008a86:	4b0b      	ldr	r3, [pc, #44]	; (8008ab4 <vPortEnterCritical+0x58>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d009      	beq.n	8008aa4 <vPortEnterCritical+0x48>
 8008a90:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008a94:	f383 8811 	msr	BASEPRI, r3
 8008a98:	f3bf 8f6f 	isb	sy
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	603b      	str	r3, [r7, #0]
 8008aa2:	e7fe      	b.n	8008aa2 <vPortEnterCritical+0x46>
	}
}
 8008aa4:	bf00      	nop
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr
 8008ab0:	200000e8 	.word	0x200000e8
 8008ab4:	e000ed04 	.word	0xe000ed04

08008ab8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008abe:	4b11      	ldr	r3, [pc, #68]	; (8008b04 <vPortExitCritical+0x4c>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d109      	bne.n	8008ada <vPortExitCritical+0x22>
 8008ac6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008aca:	f383 8811 	msr	BASEPRI, r3
 8008ace:	f3bf 8f6f 	isb	sy
 8008ad2:	f3bf 8f4f 	dsb	sy
 8008ad6:	607b      	str	r3, [r7, #4]
 8008ad8:	e7fe      	b.n	8008ad8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008ada:	4b0a      	ldr	r3, [pc, #40]	; (8008b04 <vPortExitCritical+0x4c>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	3b01      	subs	r3, #1
 8008ae0:	4a08      	ldr	r2, [pc, #32]	; (8008b04 <vPortExitCritical+0x4c>)
 8008ae2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008ae4:	4b07      	ldr	r3, [pc, #28]	; (8008b04 <vPortExitCritical+0x4c>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d104      	bne.n	8008af6 <vPortExitCritical+0x3e>
 8008aec:	2300      	movs	r3, #0
 8008aee:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008af6:	bf00      	nop
 8008af8:	370c      	adds	r7, #12
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr
 8008b02:	bf00      	nop
 8008b04:	200000e8 	.word	0x200000e8
	...

08008b10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008b10:	f3ef 8009 	mrs	r0, PSP
 8008b14:	f3bf 8f6f 	isb	sy
 8008b18:	4b15      	ldr	r3, [pc, #84]	; (8008b70 <pxCurrentTCBConst>)
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	f01e 0f10 	tst.w	lr, #16
 8008b20:	bf08      	it	eq
 8008b22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008b26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2a:	6010      	str	r0, [r2, #0]
 8008b2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008b30:	f04f 0030 	mov.w	r0, #48	; 0x30
 8008b34:	f380 8811 	msr	BASEPRI, r0
 8008b38:	f3bf 8f4f 	dsb	sy
 8008b3c:	f3bf 8f6f 	isb	sy
 8008b40:	f7fe ff1c 	bl	800797c <vTaskSwitchContext>
 8008b44:	f04f 0000 	mov.w	r0, #0
 8008b48:	f380 8811 	msr	BASEPRI, r0
 8008b4c:	bc09      	pop	{r0, r3}
 8008b4e:	6819      	ldr	r1, [r3, #0]
 8008b50:	6808      	ldr	r0, [r1, #0]
 8008b52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b56:	f01e 0f10 	tst.w	lr, #16
 8008b5a:	bf08      	it	eq
 8008b5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008b60:	f380 8809 	msr	PSP, r0
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	4770      	bx	lr
 8008b6a:	bf00      	nop
 8008b6c:	f3af 8000 	nop.w

08008b70 <pxCurrentTCBConst>:
 8008b70:	20000a10 	.word	0x20000a10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008b74:	bf00      	nop
 8008b76:	bf00      	nop

08008b78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b082      	sub	sp, #8
 8008b7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008b7e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008b90:	f7fe fe38 	bl	8007804 <xTaskIncrementTick>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d003      	beq.n	8008ba2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008b9a:	4b06      	ldr	r3, [pc, #24]	; (8008bb4 <SysTick_Handler+0x3c>)
 8008b9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ba0:	601a      	str	r2, [r3, #0]
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008bac:	bf00      	nop
 8008bae:	3708      	adds	r7, #8
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}
 8008bb4:	e000ed04 	.word	0xe000ed04

08008bb8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008bb8:	b480      	push	{r7}
 8008bba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008bbc:	4b0b      	ldr	r3, [pc, #44]	; (8008bec <vPortSetupTimerInterrupt+0x34>)
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008bc2:	4b0b      	ldr	r3, [pc, #44]	; (8008bf0 <vPortSetupTimerInterrupt+0x38>)
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008bc8:	4b0a      	ldr	r3, [pc, #40]	; (8008bf4 <vPortSetupTimerInterrupt+0x3c>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a0a      	ldr	r2, [pc, #40]	; (8008bf8 <vPortSetupTimerInterrupt+0x40>)
 8008bce:	fba2 2303 	umull	r2, r3, r2, r3
 8008bd2:	099b      	lsrs	r3, r3, #6
 8008bd4:	4a09      	ldr	r2, [pc, #36]	; (8008bfc <vPortSetupTimerInterrupt+0x44>)
 8008bd6:	3b01      	subs	r3, #1
 8008bd8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008bda:	4b04      	ldr	r3, [pc, #16]	; (8008bec <vPortSetupTimerInterrupt+0x34>)
 8008bdc:	2207      	movs	r2, #7
 8008bde:	601a      	str	r2, [r3, #0]
}
 8008be0:	bf00      	nop
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	e000e010 	.word	0xe000e010
 8008bf0:	e000e018 	.word	0xe000e018
 8008bf4:	200000dc 	.word	0x200000dc
 8008bf8:	10624dd3 	.word	0x10624dd3
 8008bfc:	e000e014 	.word	0xe000e014

08008c00 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008c00:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008c10 <vPortEnableVFP+0x10>
 8008c04:	6801      	ldr	r1, [r0, #0]
 8008c06:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008c0a:	6001      	str	r1, [r0, #0]
 8008c0c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008c0e:	bf00      	nop
 8008c10:	e000ed88 	.word	0xe000ed88

08008c14 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008c14:	b480      	push	{r7}
 8008c16:	b085      	sub	sp, #20
 8008c18:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008c1a:	f3ef 8305 	mrs	r3, IPSR
 8008c1e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2b0f      	cmp	r3, #15
 8008c24:	d913      	bls.n	8008c4e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008c26:	4a16      	ldr	r2, [pc, #88]	; (8008c80 <vPortValidateInterruptPriority+0x6c>)
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008c30:	4b14      	ldr	r3, [pc, #80]	; (8008c84 <vPortValidateInterruptPriority+0x70>)
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	7afa      	ldrb	r2, [r7, #11]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d209      	bcs.n	8008c4e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8008c3a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008c3e:	f383 8811 	msr	BASEPRI, r3
 8008c42:	f3bf 8f6f 	isb	sy
 8008c46:	f3bf 8f4f 	dsb	sy
 8008c4a:	607b      	str	r3, [r7, #4]
 8008c4c:	e7fe      	b.n	8008c4c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008c4e:	4b0e      	ldr	r3, [pc, #56]	; (8008c88 <vPortValidateInterruptPriority+0x74>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008c56:	4b0d      	ldr	r3, [pc, #52]	; (8008c8c <vPortValidateInterruptPriority+0x78>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d909      	bls.n	8008c72 <vPortValidateInterruptPriority+0x5e>
 8008c5e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008c62:	f383 8811 	msr	BASEPRI, r3
 8008c66:	f3bf 8f6f 	isb	sy
 8008c6a:	f3bf 8f4f 	dsb	sy
 8008c6e:	603b      	str	r3, [r7, #0]
 8008c70:	e7fe      	b.n	8008c70 <vPortValidateInterruptPriority+0x5c>
	}
 8008c72:	bf00      	nop
 8008c74:	3714      	adds	r7, #20
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop
 8008c80:	e000e3f0 	.word	0xe000e3f0
 8008c84:	20000c60 	.word	0x20000c60
 8008c88:	e000ed0c 	.word	0xe000ed0c
 8008c8c:	20000c64 	.word	0x20000c64

08008c90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b08a      	sub	sp, #40	; 0x28
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008c98:	2300      	movs	r3, #0
 8008c9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008c9c:	f7fe fcf8 	bl	8007690 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ca0:	4b57      	ldr	r3, [pc, #348]	; (8008e00 <pvPortMalloc+0x170>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d101      	bne.n	8008cac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ca8:	f000 f90c 	bl	8008ec4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008cac:	4b55      	ldr	r3, [pc, #340]	; (8008e04 <pvPortMalloc+0x174>)
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f040 808c 	bne.w	8008dd2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d01c      	beq.n	8008cfa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008cc0:	2208      	movs	r2, #8
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f003 0307 	and.w	r3, r3, #7
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d013      	beq.n	8008cfa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f023 0307 	bic.w	r3, r3, #7
 8008cd8:	3308      	adds	r3, #8
 8008cda:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f003 0307 	and.w	r3, r3, #7
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d009      	beq.n	8008cfa <pvPortMalloc+0x6a>
 8008ce6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008cea:	f383 8811 	msr	BASEPRI, r3
 8008cee:	f3bf 8f6f 	isb	sy
 8008cf2:	f3bf 8f4f 	dsb	sy
 8008cf6:	617b      	str	r3, [r7, #20]
 8008cf8:	e7fe      	b.n	8008cf8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d068      	beq.n	8008dd2 <pvPortMalloc+0x142>
 8008d00:	4b41      	ldr	r3, [pc, #260]	; (8008e08 <pvPortMalloc+0x178>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d863      	bhi.n	8008dd2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008d0a:	4b40      	ldr	r3, [pc, #256]	; (8008e0c <pvPortMalloc+0x17c>)
 8008d0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008d0e:	4b3f      	ldr	r3, [pc, #252]	; (8008e0c <pvPortMalloc+0x17c>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d14:	e004      	b.n	8008d20 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8008d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d903      	bls.n	8008d32 <pvPortMalloc+0xa2>
 8008d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1f1      	bne.n	8008d16 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008d32:	4b33      	ldr	r3, [pc, #204]	; (8008e00 <pvPortMalloc+0x170>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	d04a      	beq.n	8008dd2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008d3c:	6a3b      	ldr	r3, [r7, #32]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2208      	movs	r2, #8
 8008d42:	4413      	add	r3, r2
 8008d44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d50:	685a      	ldr	r2, [r3, #4]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	1ad2      	subs	r2, r2, r3
 8008d56:	2308      	movs	r3, #8
 8008d58:	005b      	lsls	r3, r3, #1
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d91e      	bls.n	8008d9c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008d5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4413      	add	r3, r2
 8008d64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d66:	69bb      	ldr	r3, [r7, #24]
 8008d68:	f003 0307 	and.w	r3, r3, #7
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d009      	beq.n	8008d84 <pvPortMalloc+0xf4>
 8008d70:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008d74:	f383 8811 	msr	BASEPRI, r3
 8008d78:	f3bf 8f6f 	isb	sy
 8008d7c:	f3bf 8f4f 	dsb	sy
 8008d80:	613b      	str	r3, [r7, #16]
 8008d82:	e7fe      	b.n	8008d82 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d86:	685a      	ldr	r2, [r3, #4]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	1ad2      	subs	r2, r2, r3
 8008d8c:	69bb      	ldr	r3, [r7, #24]
 8008d8e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008d96:	69b8      	ldr	r0, [r7, #24]
 8008d98:	f000 f8f6 	bl	8008f88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008d9c:	4b1a      	ldr	r3, [pc, #104]	; (8008e08 <pvPortMalloc+0x178>)
 8008d9e:	681a      	ldr	r2, [r3, #0]
 8008da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	1ad3      	subs	r3, r2, r3
 8008da6:	4a18      	ldr	r2, [pc, #96]	; (8008e08 <pvPortMalloc+0x178>)
 8008da8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008daa:	4b17      	ldr	r3, [pc, #92]	; (8008e08 <pvPortMalloc+0x178>)
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	4b18      	ldr	r3, [pc, #96]	; (8008e10 <pvPortMalloc+0x180>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d203      	bcs.n	8008dbe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008db6:	4b14      	ldr	r3, [pc, #80]	; (8008e08 <pvPortMalloc+0x178>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a15      	ldr	r2, [pc, #84]	; (8008e10 <pvPortMalloc+0x180>)
 8008dbc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc0:	685a      	ldr	r2, [r3, #4]
 8008dc2:	4b10      	ldr	r3, [pc, #64]	; (8008e04 <pvPortMalloc+0x174>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	431a      	orrs	r2, r3
 8008dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dce:	2200      	movs	r2, #0
 8008dd0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008dd2:	f7fe fc6b 	bl	80076ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	f003 0307 	and.w	r3, r3, #7
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d009      	beq.n	8008df4 <pvPortMalloc+0x164>
 8008de0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008de4:	f383 8811 	msr	BASEPRI, r3
 8008de8:	f3bf 8f6f 	isb	sy
 8008dec:	f3bf 8f4f 	dsb	sy
 8008df0:	60fb      	str	r3, [r7, #12]
 8008df2:	e7fe      	b.n	8008df2 <pvPortMalloc+0x162>
	return pvReturn;
 8008df4:	69fb      	ldr	r3, [r7, #28]
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3728      	adds	r7, #40	; 0x28
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}
 8008dfe:	bf00      	nop
 8008e00:	20001870 	.word	0x20001870
 8008e04:	2000187c 	.word	0x2000187c
 8008e08:	20001874 	.word	0x20001874
 8008e0c:	20001868 	.word	0x20001868
 8008e10:	20001878 	.word	0x20001878

08008e14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b086      	sub	sp, #24
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d046      	beq.n	8008eb4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008e26:	2308      	movs	r3, #8
 8008e28:	425b      	negs	r3, r3
 8008e2a:	697a      	ldr	r2, [r7, #20]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	685a      	ldr	r2, [r3, #4]
 8008e38:	4b20      	ldr	r3, [pc, #128]	; (8008ebc <vPortFree+0xa8>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4013      	ands	r3, r2
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d109      	bne.n	8008e56 <vPortFree+0x42>
 8008e42:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008e46:	f383 8811 	msr	BASEPRI, r3
 8008e4a:	f3bf 8f6f 	isb	sy
 8008e4e:	f3bf 8f4f 	dsb	sy
 8008e52:	60fb      	str	r3, [r7, #12]
 8008e54:	e7fe      	b.n	8008e54 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008e56:	693b      	ldr	r3, [r7, #16]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d009      	beq.n	8008e72 <vPortFree+0x5e>
 8008e5e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8008e62:	f383 8811 	msr	BASEPRI, r3
 8008e66:	f3bf 8f6f 	isb	sy
 8008e6a:	f3bf 8f4f 	dsb	sy
 8008e6e:	60bb      	str	r3, [r7, #8]
 8008e70:	e7fe      	b.n	8008e70 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	685a      	ldr	r2, [r3, #4]
 8008e76:	4b11      	ldr	r3, [pc, #68]	; (8008ebc <vPortFree+0xa8>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d019      	beq.n	8008eb4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d115      	bne.n	8008eb4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	685a      	ldr	r2, [r3, #4]
 8008e8c:	4b0b      	ldr	r3, [pc, #44]	; (8008ebc <vPortFree+0xa8>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	43db      	mvns	r3, r3
 8008e92:	401a      	ands	r2, r3
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008e98:	f7fe fbfa 	bl	8007690 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	685a      	ldr	r2, [r3, #4]
 8008ea0:	4b07      	ldr	r3, [pc, #28]	; (8008ec0 <vPortFree+0xac>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	4a06      	ldr	r2, [pc, #24]	; (8008ec0 <vPortFree+0xac>)
 8008ea8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008eaa:	6938      	ldr	r0, [r7, #16]
 8008eac:	f000 f86c 	bl	8008f88 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008eb0:	f7fe fbfc 	bl	80076ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008eb4:	bf00      	nop
 8008eb6:	3718      	adds	r7, #24
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	2000187c 	.word	0x2000187c
 8008ec0:	20001874 	.word	0x20001874

08008ec4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008eca:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008ece:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008ed0:	4b27      	ldr	r3, [pc, #156]	; (8008f70 <prvHeapInit+0xac>)
 8008ed2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f003 0307 	and.w	r3, r3, #7
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00c      	beq.n	8008ef8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	3307      	adds	r3, #7
 8008ee2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f023 0307 	bic.w	r3, r3, #7
 8008eea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	1ad3      	subs	r3, r2, r3
 8008ef2:	4a1f      	ldr	r2, [pc, #124]	; (8008f70 <prvHeapInit+0xac>)
 8008ef4:	4413      	add	r3, r2
 8008ef6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008efc:	4a1d      	ldr	r2, [pc, #116]	; (8008f74 <prvHeapInit+0xb0>)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008f02:	4b1c      	ldr	r3, [pc, #112]	; (8008f74 <prvHeapInit+0xb0>)
 8008f04:	2200      	movs	r2, #0
 8008f06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	68ba      	ldr	r2, [r7, #8]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008f10:	2208      	movs	r2, #8
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	1a9b      	subs	r3, r3, r2
 8008f16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f023 0307 	bic.w	r3, r3, #7
 8008f1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	4a15      	ldr	r2, [pc, #84]	; (8008f78 <prvHeapInit+0xb4>)
 8008f24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008f26:	4b14      	ldr	r3, [pc, #80]	; (8008f78 <prvHeapInit+0xb4>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008f2e:	4b12      	ldr	r3, [pc, #72]	; (8008f78 <prvHeapInit+0xb4>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2200      	movs	r2, #0
 8008f34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	1ad2      	subs	r2, r2, r3
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f44:	4b0c      	ldr	r3, [pc, #48]	; (8008f78 <prvHeapInit+0xb4>)
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	4a0a      	ldr	r2, [pc, #40]	; (8008f7c <prvHeapInit+0xb8>)
 8008f52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	4a09      	ldr	r2, [pc, #36]	; (8008f80 <prvHeapInit+0xbc>)
 8008f5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f5c:	4b09      	ldr	r3, [pc, #36]	; (8008f84 <prvHeapInit+0xc0>)
 8008f5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008f62:	601a      	str	r2, [r3, #0]
}
 8008f64:	bf00      	nop
 8008f66:	3714      	adds	r7, #20
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr
 8008f70:	20000c68 	.word	0x20000c68
 8008f74:	20001868 	.word	0x20001868
 8008f78:	20001870 	.word	0x20001870
 8008f7c:	20001878 	.word	0x20001878
 8008f80:	20001874 	.word	0x20001874
 8008f84:	2000187c 	.word	0x2000187c

08008f88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b085      	sub	sp, #20
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f90:	4b28      	ldr	r3, [pc, #160]	; (8009034 <prvInsertBlockIntoFreeList+0xac>)
 8008f92:	60fb      	str	r3, [r7, #12]
 8008f94:	e002      	b.n	8008f9c <prvInsertBlockIntoFreeList+0x14>
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	60fb      	str	r3, [r7, #12]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	687a      	ldr	r2, [r7, #4]
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d8f7      	bhi.n	8008f96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	68ba      	ldr	r2, [r7, #8]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d108      	bne.n	8008fca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	685a      	ldr	r2, [r3, #4]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	441a      	add	r2, r3
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	68ba      	ldr	r2, [r7, #8]
 8008fd4:	441a      	add	r2, r3
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d118      	bne.n	8009010 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	4b15      	ldr	r3, [pc, #84]	; (8009038 <prvInsertBlockIntoFreeList+0xb0>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d00d      	beq.n	8009006 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	685a      	ldr	r2, [r3, #4]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	441a      	add	r2, r3
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	601a      	str	r2, [r3, #0]
 8009004:	e008      	b.n	8009018 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009006:	4b0c      	ldr	r3, [pc, #48]	; (8009038 <prvInsertBlockIntoFreeList+0xb0>)
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	601a      	str	r2, [r3, #0]
 800900e:	e003      	b.n	8009018 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681a      	ldr	r2, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	429a      	cmp	r2, r3
 800901e:	d002      	beq.n	8009026 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	687a      	ldr	r2, [r7, #4]
 8009024:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009026:	bf00      	nop
 8009028:	3714      	adds	r7, #20
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr
 8009032:	bf00      	nop
 8009034:	20001868 	.word	0x20001868
 8009038:	20001870 	.word	0x20001870

0800903c <hrtim_set_value_pwm_on_outputs>:

uint8_t charger_mode = CHARGER_MODE_ERR,
		hrtim_widht_output_pulse = MIN_VALUE_WIDHT_OUTPUT_PULSE;


void hrtim_set_value_pwm_on_outputs (uint8_t mode, uint8_t pulse_widht) {
 800903c:	b580      	push	{r7, lr}
 800903e:	b082      	sub	sp, #8
 8009040:	af00      	add	r7, sp, #0
 8009042:	4603      	mov	r3, r0
 8009044:	460a      	mov	r2, r1
 8009046:	71fb      	strb	r3, [r7, #7]
 8009048:	4613      	mov	r3, r2
 800904a:	71bb      	strb	r3, [r7, #6]
	channel_compare_cfg.CompareValue = TIMERS_PERIOD / 4 + pulse_widht;
 800904c:	79bb      	ldrb	r3, [r7, #6]
 800904e:	33a0      	adds	r3, #160	; 0xa0
 8009050:	461a      	mov	r2, r3
 8009052:	4b0c      	ldr	r3, [pc, #48]	; (8009084 <hrtim_set_value_pwm_on_outputs+0x48>)
 8009054:	601a      	str	r2, [r3, #0]
	HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, &channel_compare_cfg);
 8009056:	4b0b      	ldr	r3, [pc, #44]	; (8009084 <hrtim_set_value_pwm_on_outputs+0x48>)
 8009058:	2202      	movs	r2, #2
 800905a:	2105      	movs	r1, #5
 800905c:	480a      	ldr	r0, [pc, #40]	; (8009088 <hrtim_set_value_pwm_on_outputs+0x4c>)
 800905e:	f7f9 fcdb 	bl	8002a18 <HAL_HRTIM_WaveformCompareConfig>

	channel_compare_cfg.CompareValue = TIMERS_PERIOD / 4 * 3 + pulse_widht;
 8009062:	79bb      	ldrb	r3, [r7, #6]
 8009064:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8009068:	461a      	mov	r2, r3
 800906a:	4b06      	ldr	r3, [pc, #24]	; (8009084 <hrtim_set_value_pwm_on_outputs+0x48>)
 800906c:	601a      	str	r2, [r3, #0]
	HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_4, &channel_compare_cfg);
 800906e:	4b05      	ldr	r3, [pc, #20]	; (8009084 <hrtim_set_value_pwm_on_outputs+0x48>)
 8009070:	2208      	movs	r2, #8
 8009072:	2105      	movs	r1, #5
 8009074:	4804      	ldr	r0, [pc, #16]	; (8009088 <hrtim_set_value_pwm_on_outputs+0x4c>)
 8009076:	f7f9 fccf 	bl	8002a18 <HAL_HRTIM_WaveformCompareConfig>
}
 800907a:	bf00      	nop
 800907c:	3708      	adds	r7, #8
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
 8009082:	bf00      	nop
 8009084:	20001880 	.word	0x20001880
 8009088:	20001b08 	.word	0x20001b08

0800908c <hrtim_outputs_start>:

void hrtim_outputs_start (uint8_t mode) {
 800908c:	b580      	push	{r7, lr}
 800908e:	b082      	sub	sp, #8
 8009090:	af00      	add	r7, sp, #0
 8009092:	4603      	mov	r3, r0
 8009094:	71fb      	strb	r3, [r7, #7]
	if (mode == CHARGER_MODE_AKK1) {
 8009096:	79fb      	ldrb	r3, [r7, #7]
 8009098:	2b01      	cmp	r3, #1
 800909a:	d104      	bne.n	80090a6 <hrtim_outputs_start+0x1a>
		HAL_HRTIM_WaveformOutputStart(&hhrtim1, CHARGER_CHANNELS_AKK1);
 800909c:	210f      	movs	r1, #15
 800909e:	480b      	ldr	r0, [pc, #44]	; (80090cc <hrtim_outputs_start+0x40>)
 80090a0:	f7f9 ff02 	bl	8002ea8 <HAL_HRTIM_WaveformOutputStart>
		HAL_HRTIM_WaveformOutputStart(&hhrtim1, CHARGER_CHANNELS_AKK2);
	}
	else if (mode == CHARGER_MODE_GEN) {
		HAL_HRTIM_WaveformOutputStart(&hhrtim1, CHARGER_CHANNELS_GEN);
	}
}
 80090a4:	e00e      	b.n	80090c4 <hrtim_outputs_start+0x38>
	else if (mode == CHARGER_MODE_AKK2) {
 80090a6:	79fb      	ldrb	r3, [r7, #7]
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d104      	bne.n	80090b6 <hrtim_outputs_start+0x2a>
		HAL_HRTIM_WaveformOutputStart(&hhrtim1, CHARGER_CHANNELS_AKK2);
 80090ac:	213c      	movs	r1, #60	; 0x3c
 80090ae:	4807      	ldr	r0, [pc, #28]	; (80090cc <hrtim_outputs_start+0x40>)
 80090b0:	f7f9 fefa 	bl	8002ea8 <HAL_HRTIM_WaveformOutputStart>
}
 80090b4:	e006      	b.n	80090c4 <hrtim_outputs_start+0x38>
	else if (mode == CHARGER_MODE_GEN) {
 80090b6:	79fb      	ldrb	r3, [r7, #7]
 80090b8:	2b03      	cmp	r3, #3
 80090ba:	d103      	bne.n	80090c4 <hrtim_outputs_start+0x38>
		HAL_HRTIM_WaveformOutputStart(&hhrtim1, CHARGER_CHANNELS_GEN);
 80090bc:	21cc      	movs	r1, #204	; 0xcc
 80090be:	4803      	ldr	r0, [pc, #12]	; (80090cc <hrtim_outputs_start+0x40>)
 80090c0:	f7f9 fef2 	bl	8002ea8 <HAL_HRTIM_WaveformOutputStart>
}
 80090c4:	bf00      	nop
 80090c6:	3708      	adds	r7, #8
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}
 80090cc:	20001b08 	.word	0x20001b08

080090d0 <hrtim_start_timer>:

void hrtim_start_timer (void) {
 80090d0:	b580      	push	{r7, lr}
 80090d2:	af00      	add	r7, sp, #0
	HAL_HRTIM_WaveformCountStart(&hhrtim1, HRTIM_TIMERID_MASTER);
 80090d4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80090d8:	4802      	ldr	r0, [pc, #8]	; (80090e4 <hrtim_start_timer+0x14>)
 80090da:	f7f9 ff3f 	bl	8002f5c <HAL_HRTIM_WaveformCountStart>
}
 80090de:	bf00      	nop
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	20001b08 	.word	0x20001b08

080090e8 <hrtim_all_outputs_stop>:

void hrtim_all_outputs_stop (void) {
 80090e8:	b580      	push	{r7, lr}
 80090ea:	af00      	add	r7, sp, #0
	HAL_HRTIM_WaveformOutputStop(&hhrtim1, CHARGER_CHANNELS_AKK1 | CHARGER_CHANNELS_AKK2 | CHARGER_CHANNELS_GEN);
 80090ec:	21ff      	movs	r1, #255	; 0xff
 80090ee:	4802      	ldr	r0, [pc, #8]	; (80090f8 <hrtim_all_outputs_stop+0x10>)
 80090f0:	f7f9 ff07 	bl	8002f02 <HAL_HRTIM_WaveformOutputStop>
}
 80090f4:	bf00      	nop
 80090f6:	bd80      	pop	{r7, pc}
 80090f8:	20001b08 	.word	0x20001b08

080090fc <hrtim_set_level_inactive_on_all_outputs>:

void hrtim_set_level_inactive_on_all_outputs (void) {
 80090fc:	b580      	push	{r7, lr}
 80090fe:	af00      	add	r7, sp, #0
	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, HRTIM_OUTPUTLEVEL_INACTIVE);
 8009100:	2302      	movs	r3, #2
 8009102:	2201      	movs	r2, #1
 8009104:	2100      	movs	r1, #0
 8009106:	4817      	ldr	r0, [pc, #92]	; (8009164 <hrtim_set_level_inactive_on_all_outputs+0x68>)
 8009108:	f7f9 fe25 	bl	8002d56 <HAL_HRTIM_WaveformSetOutputLevel>
	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, HRTIM_OUTPUTLEVEL_INACTIVE);
 800910c:	2302      	movs	r3, #2
 800910e:	2202      	movs	r2, #2
 8009110:	2100      	movs	r1, #0
 8009112:	4814      	ldr	r0, [pc, #80]	; (8009164 <hrtim_set_level_inactive_on_all_outputs+0x68>)
 8009114:	f7f9 fe1f 	bl	8002d56 <HAL_HRTIM_WaveformSetOutputLevel>
	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, HRTIM_OUTPUTLEVEL_INACTIVE);
 8009118:	2302      	movs	r3, #2
 800911a:	2204      	movs	r2, #4
 800911c:	2101      	movs	r1, #1
 800911e:	4811      	ldr	r0, [pc, #68]	; (8009164 <hrtim_set_level_inactive_on_all_outputs+0x68>)
 8009120:	f7f9 fe19 	bl	8002d56 <HAL_HRTIM_WaveformSetOutputLevel>
	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, HRTIM_OUTPUTLEVEL_INACTIVE);
 8009124:	2302      	movs	r3, #2
 8009126:	2208      	movs	r2, #8
 8009128:	2101      	movs	r1, #1
 800912a:	480e      	ldr	r0, [pc, #56]	; (8009164 <hrtim_set_level_inactive_on_all_outputs+0x68>)
 800912c:	f7f9 fe13 	bl	8002d56 <HAL_HRTIM_WaveformSetOutputLevel>
	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, HRTIM_OUTPUTLEVEL_INACTIVE);
 8009130:	2302      	movs	r3, #2
 8009132:	2210      	movs	r2, #16
 8009134:	2102      	movs	r1, #2
 8009136:	480b      	ldr	r0, [pc, #44]	; (8009164 <hrtim_set_level_inactive_on_all_outputs+0x68>)
 8009138:	f7f9 fe0d 	bl	8002d56 <HAL_HRTIM_WaveformSetOutputLevel>
	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, HRTIM_OUTPUTLEVEL_INACTIVE);
 800913c:	2302      	movs	r3, #2
 800913e:	2220      	movs	r2, #32
 8009140:	2102      	movs	r1, #2
 8009142:	4808      	ldr	r0, [pc, #32]	; (8009164 <hrtim_set_level_inactive_on_all_outputs+0x68>)
 8009144:	f7f9 fe07 	bl	8002d56 <HAL_HRTIM_WaveformSetOutputLevel>
	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, HRTIM_OUTPUTLEVEL_INACTIVE);
 8009148:	2302      	movs	r3, #2
 800914a:	2240      	movs	r2, #64	; 0x40
 800914c:	2103      	movs	r1, #3
 800914e:	4805      	ldr	r0, [pc, #20]	; (8009164 <hrtim_set_level_inactive_on_all_outputs+0x68>)
 8009150:	f7f9 fe01 	bl	8002d56 <HAL_HRTIM_WaveformSetOutputLevel>
	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, HRTIM_OUTPUTLEVEL_INACTIVE);
 8009154:	2302      	movs	r3, #2
 8009156:	2280      	movs	r2, #128	; 0x80
 8009158:	2103      	movs	r1, #3
 800915a:	4802      	ldr	r0, [pc, #8]	; (8009164 <hrtim_set_level_inactive_on_all_outputs+0x68>)
 800915c:	f7f9 fdfb 	bl	8002d56 <HAL_HRTIM_WaveformSetOutputLevel>
//	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, HRTIM_OUTPUTLEVEL_INACTIVE);
//	HAL_HRTIM_WaveformSetOutputLevel(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE2, HRTIM_OUTPUTLEVEL_INACTIVE);
}
 8009160:	bf00      	nop
 8009162:	bd80      	pop	{r7, pc}
 8009164:	20001b08 	.word	0x20001b08

08009168 <hrtim_stop_timer>:

void hrtim_stop_timer (void) {
 8009168:	b580      	push	{r7, lr}
 800916a:	af00      	add	r7, sp, #0
	HAL_HRTIM_WaveformCountStop(&hhrtim1, HRTIM_TIMERID_MASTER);
 800916c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8009170:	4802      	ldr	r0, [pc, #8]	; (800917c <hrtim_stop_timer+0x14>)
 8009172:	f7f9 ff1e 	bl	8002fb2 <HAL_HRTIM_WaveformCountStop>
}
 8009176:	bf00      	nop
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	20001b08 	.word	0x20001b08

08009180 <hrtim_reset_timer>:

void hrtim_reset_timer (void) {
 8009180:	b580      	push	{r7, lr}
 8009182:	af00      	add	r7, sp, #0
	HAL_HRTIM_SoftwareReset(&hhrtim1, HRTIM_TIMERRESET_MASTER);
 8009184:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009188:	4802      	ldr	r0, [pc, #8]	; (8009194 <hrtim_reset_timer+0x14>)
 800918a:	f7f9 ff3e 	bl	800300a <HAL_HRTIM_SoftwareReset>
}
 800918e:	bf00      	nop
 8009190:	bd80      	pop	{r7, pc}
 8009192:	bf00      	nop
 8009194:	20001b08 	.word	0x20001b08

08009198 <charger_start>:


void charger_start (void) {
 8009198:	b580      	push	{r7, lr}
 800919a:	af00      	add	r7, sp, #0
	hrtim_set_value_pwm_on_outputs(charger_mode, hrtim_widht_output_pulse);
 800919c:	4b08      	ldr	r3, [pc, #32]	; (80091c0 <charger_start+0x28>)
 800919e:	781a      	ldrb	r2, [r3, #0]
 80091a0:	4b08      	ldr	r3, [pc, #32]	; (80091c4 <charger_start+0x2c>)
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	4619      	mov	r1, r3
 80091a6:	4610      	mov	r0, r2
 80091a8:	f7ff ff48 	bl	800903c <hrtim_set_value_pwm_on_outputs>
	hrtim_outputs_start(charger_mode);
 80091ac:	4b04      	ldr	r3, [pc, #16]	; (80091c0 <charger_start+0x28>)
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	4618      	mov	r0, r3
 80091b2:	f7ff ff6b 	bl	800908c <hrtim_outputs_start>
	hrtim_start_timer();
 80091b6:	f7ff ff8b 	bl	80090d0 <hrtim_start_timer>
}
 80091ba:	bf00      	nop
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	bf00      	nop
 80091c0:	200000ec 	.word	0x200000ec
 80091c4:	200000ed 	.word	0x200000ed

080091c8 <charger_stop>:

void charger_stop (void) {
 80091c8:	b580      	push	{r7, lr}
 80091ca:	af00      	add	r7, sp, #0
	hrtim_all_outputs_stop();
 80091cc:	f7ff ff8c 	bl	80090e8 <hrtim_all_outputs_stop>
	hrtim_stop_timer();
 80091d0:	f7ff ffca 	bl	8009168 <hrtim_stop_timer>
	hrtim_set_level_inactive_on_all_outputs();
 80091d4:	f7ff ff92 	bl	80090fc <hrtim_set_level_inactive_on_all_outputs>
	hrtim_reset_timer();
 80091d8:	f7ff ffd2 	bl	8009180 <hrtim_reset_timer>
}
 80091dc:	bf00      	nop
 80091de:	bd80      	pop	{r7, pc}

080091e0 <charger_restart>:

void charger_restart (void) {
 80091e0:	b580      	push	{r7, lr}
 80091e2:	af00      	add	r7, sp, #0
	charger_start();
 80091e4:	f7ff ffd8 	bl	8009198 <charger_start>
	charger_stop();
 80091e8:	f7ff ffee 	bl	80091c8 <charger_stop>
}
 80091ec:	bf00      	nop
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <charger_set_mode>:

void charger_set_mode (uint8_t mode) {
 80091f0:	b480      	push	{r7}
 80091f2:	b083      	sub	sp, #12
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	4603      	mov	r3, r0
 80091f8:	71fb      	strb	r3, [r7, #7]
	if (mode == CHARGER_MODE_AKK1) {
 80091fa:	79fb      	ldrb	r3, [r7, #7]
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d103      	bne.n	8009208 <charger_set_mode+0x18>
		charger_mode = CHARGER_MODE_AKK1;
 8009200:	4b0d      	ldr	r3, [pc, #52]	; (8009238 <charger_set_mode+0x48>)
 8009202:	2201      	movs	r2, #1
 8009204:	701a      	strb	r2, [r3, #0]
		charger_mode = CHARGER_MODE_GEN;
	}
	else {
		charger_mode = CHARGER_MODE_ERR;
	}
}
 8009206:	e010      	b.n	800922a <charger_set_mode+0x3a>
	else if (mode == CHARGER_MODE_AKK2) {
 8009208:	79fb      	ldrb	r3, [r7, #7]
 800920a:	2b02      	cmp	r3, #2
 800920c:	d103      	bne.n	8009216 <charger_set_mode+0x26>
		charger_mode = CHARGER_MODE_AKK2;
 800920e:	4b0a      	ldr	r3, [pc, #40]	; (8009238 <charger_set_mode+0x48>)
 8009210:	2202      	movs	r2, #2
 8009212:	701a      	strb	r2, [r3, #0]
}
 8009214:	e009      	b.n	800922a <charger_set_mode+0x3a>
	else if (mode == CHARGER_MODE_GEN) {
 8009216:	79fb      	ldrb	r3, [r7, #7]
 8009218:	2b03      	cmp	r3, #3
 800921a:	d103      	bne.n	8009224 <charger_set_mode+0x34>
		charger_mode = CHARGER_MODE_GEN;
 800921c:	4b06      	ldr	r3, [pc, #24]	; (8009238 <charger_set_mode+0x48>)
 800921e:	2203      	movs	r2, #3
 8009220:	701a      	strb	r2, [r3, #0]
}
 8009222:	e002      	b.n	800922a <charger_set_mode+0x3a>
		charger_mode = CHARGER_MODE_ERR;
 8009224:	4b04      	ldr	r3, [pc, #16]	; (8009238 <charger_set_mode+0x48>)
 8009226:	2204      	movs	r2, #4
 8009228:	701a      	strb	r2, [r3, #0]
}
 800922a:	bf00      	nop
 800922c:	370c      	adds	r7, #12
 800922e:	46bd      	mov	sp, r7
 8009230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009234:	4770      	bx	lr
 8009236:	bf00      	nop
 8009238:	200000ec 	.word	0x200000ec

0800923c <charger_set_pulse_widght>:

void charger_set_pulse_widght (uint16_t percent_widght) {
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	4603      	mov	r3, r0
 8009244:	80fb      	strh	r3, [r7, #6]
	if ((percent_widght > 1) && (percent_widght < 50)) {
 8009246:	88fb      	ldrh	r3, [r7, #6]
 8009248:	2b01      	cmp	r3, #1
 800924a:	d911      	bls.n	8009270 <charger_set_pulse_widght+0x34>
 800924c:	88fb      	ldrh	r3, [r7, #6]
 800924e:	2b31      	cmp	r3, #49	; 0x31
 8009250:	d80e      	bhi.n	8009270 <charger_set_pulse_widght+0x34>
		hrtim_widht_output_pulse = (TIMERS_PERIOD / 2) * percent_widght / 100;
 8009252:	88fa      	ldrh	r2, [r7, #6]
 8009254:	4613      	mov	r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	019b      	lsls	r3, r3, #6
 800925c:	4a09      	ldr	r2, [pc, #36]	; (8009284 <charger_set_pulse_widght+0x48>)
 800925e:	fb82 1203 	smull	r1, r2, r2, r3
 8009262:	1152      	asrs	r2, r2, #5
 8009264:	17db      	asrs	r3, r3, #31
 8009266:	1ad3      	subs	r3, r2, r3
 8009268:	b2da      	uxtb	r2, r3
 800926a:	4b07      	ldr	r3, [pc, #28]	; (8009288 <charger_set_pulse_widght+0x4c>)
 800926c:	701a      	strb	r2, [r3, #0]
 800926e:	e002      	b.n	8009276 <charger_set_pulse_widght+0x3a>
	}
	else{
		hrtim_widht_output_pulse = MIN_VALUE_WIDHT_OUTPUT_PULSE;
 8009270:	4b05      	ldr	r3, [pc, #20]	; (8009288 <charger_set_pulse_widght+0x4c>)
 8009272:	2206      	movs	r2, #6
 8009274:	701a      	strb	r2, [r3, #0]
	}
}
 8009276:	bf00      	nop
 8009278:	370c      	adds	r7, #12
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop
 8009284:	51eb851f 	.word	0x51eb851f
 8009288:	200000ed 	.word	0x200000ed

0800928c <parse_str_hrtim_command>:


//temp for test
void parse_str_hrtim_command(const char * command) {
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
	uint16_t count = atoi(command + 2);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	3302      	adds	r3, #2
 8009298:	4618      	mov	r0, r3
 800929a:	f000 fc4d 	bl	8009b38 <atoi>
 800929e:	4603      	mov	r3, r0
 80092a0:	81fb      	strh	r3, [r7, #14]

	if (*command == 'm'){
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	2b6d      	cmp	r3, #109	; 0x6d
 80092a8:	d105      	bne.n	80092b6 <parse_str_hrtim_command+0x2a>
		charger_set_mode(count);
 80092aa:	89fb      	ldrh	r3, [r7, #14]
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7ff ff9e 	bl	80091f0 <charger_set_mode>
 80092b4:	e007      	b.n	80092c6 <parse_str_hrtim_command+0x3a>
	}else if (*command == 'w'){
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	2b77      	cmp	r3, #119	; 0x77
 80092bc:	d103      	bne.n	80092c6 <parse_str_hrtim_command+0x3a>
		charger_set_pulse_widght(count);
 80092be:	89fb      	ldrh	r3, [r7, #14]
 80092c0:	4618      	mov	r0, r3
 80092c2:	f7ff ffbb 	bl	800923c <charger_set_pulse_widght>
	}
		charger_restart();
 80092c6:	f7ff ff8b 	bl	80091e0 <charger_restart>
}
 80092ca:	bf00      	nop
 80092cc:	3710      	adds	r7, #16
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
	...

080092d4 <find_cmd>:
 * directory for more details.
 */

#include "../../inc/find/find_internal.h"

dbase_record_t * find_cmd (const char * message) {
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b084      	sub	sp, #16
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
	static char msg [PARSER_PATTERN_MAX_LEN_DEFAULT] = {0};

	uint16_t len = strlen(message);
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f7f6 ff81 	bl	80001e4 <strlen>
 80092e2:	4603      	mov	r3, r0
 80092e4:	81fb      	strh	r3, [r7, #14]
	strncpy(msg, message, len);
 80092e6:	89fb      	ldrh	r3, [r7, #14]
 80092e8:	461a      	mov	r2, r3
 80092ea:	6879      	ldr	r1, [r7, #4]
 80092ec:	480a      	ldr	r0, [pc, #40]	; (8009318 <find_cmd+0x44>)
 80092ee:	f000 fc73 	bl	8009bd8 <strncpy>
	if (len < PARSER_PATTERN_MAX_LEN_DEFAULT) {
 80092f2:	89fb      	ldrh	r3, [r7, #14]
 80092f4:	2b63      	cmp	r3, #99	; 0x63
 80092f6:	d803      	bhi.n	8009300 <find_cmd+0x2c>
		msg[len] = '\0';
 80092f8:	89fb      	ldrh	r3, [r7, #14]
 80092fa:	4a07      	ldr	r2, [pc, #28]	; (8009318 <find_cmd+0x44>)
 80092fc:	2100      	movs	r1, #0
 80092fe:	54d1      	strb	r1, [r2, r3]
	}
	return dbase_table_find(parser_command_dbase(), msg);
 8009300:	f000 fa2e 	bl	8009760 <parser_command_dbase>
 8009304:	4603      	mov	r3, r0
 8009306:	4904      	ldr	r1, [pc, #16]	; (8009318 <find_cmd+0x44>)
 8009308:	4618      	mov	r0, r3
 800930a:	f000 f8d7 	bl	80094bc <dbase_table_find>
 800930e:	4603      	mov	r3, r0
}
 8009310:	4618      	mov	r0, r3
 8009312:	3710      	adds	r7, #16
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}
 8009318:	2000188c 	.word	0x2000188c

0800931c <is_delimeter>:


#define EXTRACT_MSG_MAX_SIZE 100 //parser_pattern_max_len


bool is_delimeter (char symbol) {
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	4603      	mov	r3, r0
 8009324:	71fb      	strb	r3, [r7, #7]
	return (symbol == ' ' || symbol == '\t' || symbol == '\0');
 8009326:	79fb      	ldrb	r3, [r7, #7]
 8009328:	2b20      	cmp	r3, #32
 800932a:	d005      	beq.n	8009338 <is_delimeter+0x1c>
 800932c:	79fb      	ldrb	r3, [r7, #7]
 800932e:	2b09      	cmp	r3, #9
 8009330:	d002      	beq.n	8009338 <is_delimeter+0x1c>
 8009332:	79fb      	ldrb	r3, [r7, #7]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d101      	bne.n	800933c <is_delimeter+0x20>
 8009338:	2301      	movs	r3, #1
 800933a:	e000      	b.n	800933e <is_delimeter+0x22>
 800933c:	2300      	movs	r3, #0
 800933e:	f003 0301 	and.w	r3, r3, #1
 8009342:	b2db      	uxtb	r3, r3
}
 8009344:	4618      	mov	r0, r3
 8009346:	370c      	adds	r7, #12
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <extraction_possible>:


static inline bool extraction_possible (char * message, uint16_t from_here, uint16_t cmd_len) {
 8009350:	b590      	push	{r4, r7, lr}
 8009352:	b085      	sub	sp, #20
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
 8009358:	460b      	mov	r3, r1
 800935a:	807b      	strh	r3, [r7, #2]
 800935c:	4613      	mov	r3, r2
 800935e:	803b      	strh	r3, [r7, #0]
	register int msg_len = strlen(message);
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f7f6 ff3f 	bl	80001e4 <strlen>
 8009366:	4603      	mov	r3, r0
 8009368:	461c      	mov	r4, r3

	bool
		pos_in_message = from_here < msg_len,
 800936a:	887b      	ldrh	r3, [r7, #2]
 800936c:	429c      	cmp	r4, r3
 800936e:	bfcc      	ite	gt
 8009370:	2301      	movgt	r3, #1
 8009372:	2300      	movle	r3, #0
 8009374:	73fb      	strb	r3, [r7, #15]
		cmd_in_message = cmd_len <= msg_len,
 8009376:	883b      	ldrh	r3, [r7, #0]
 8009378:	429c      	cmp	r4, r3
 800937a:	bfac      	ite	ge
 800937c:	2301      	movge	r3, #1
 800937e:	2300      	movlt	r3, #0
 8009380:	73bb      	strb	r3, [r7, #14]
		sym_not_delimeter = is_delimeter(message[from_here + cmd_len]);
 8009382:	887a      	ldrh	r2, [r7, #2]
 8009384:	883b      	ldrh	r3, [r7, #0]
 8009386:	4413      	add	r3, r2
 8009388:	461a      	mov	r2, r3
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	4413      	add	r3, r2
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	4618      	mov	r0, r3
 8009392:	f7ff ffc3 	bl	800931c <is_delimeter>
 8009396:	4603      	mov	r3, r0
 8009398:	737b      	strb	r3, [r7, #13]

	return
		pos_in_message &&
		cmd_in_message &&
		sym_not_delimeter &&
 800939a:	7bfb      	ldrb	r3, [r7, #15]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d00a      	beq.n	80093b6 <extraction_possible+0x66>
		pos_in_message &&
 80093a0:	7bbb      	ldrb	r3, [r7, #14]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d007      	beq.n	80093b6 <extraction_possible+0x66>
		cmd_in_message &&
 80093a6:	7b7b      	ldrb	r3, [r7, #13]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d004      	beq.n	80093b6 <extraction_possible+0x66>
		sym_not_delimeter &&
 80093ac:	883b      	ldrh	r3, [r7, #0]
 80093ae:	2b63      	cmp	r3, #99	; 0x63
 80093b0:	d801      	bhi.n	80093b6 <extraction_possible+0x66>
 80093b2:	2301      	movs	r3, #1
 80093b4:	e000      	b.n	80093b8 <extraction_possible+0x68>
 80093b6:	2300      	movs	r3, #0
 80093b8:	f003 0301 	and.w	r3, r3, #1
 80093bc:	b2db      	uxtb	r3, r3
		(cmd_len < EXTRACT_MSG_MAX_SIZE);
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3714      	adds	r7, #20
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd90      	pop	{r4, r7, pc}
	...

080093c8 <extract_pattern>:
// 		cmd_len <= msg_len &&
// 		cmd_len < EXTRACT_MSG_MAX_SIZE &&
// 		is_delimeter(message[from_here + cmd_len])
// 	;
// }
char * extract_pattern (char * message, uint16_t from_here, uint16_t cmd_len) {
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	460b      	mov	r3, r1
 80093d2:	807b      	strh	r3, [r7, #2]
 80093d4:	4613      	mov	r3, r2
 80093d6:	803b      	strh	r3, [r7, #0]
	static char pattern [EXTRACT_MSG_MAX_SIZE] = {0};
	*pattern = '\0';
 80093d8:	4b0f      	ldr	r3, [pc, #60]	; (8009418 <extract_pattern+0x50>)
 80093da:	2200      	movs	r2, #0
 80093dc:	701a      	strb	r2, [r3, #0]

	if (extraction_possible(message, from_here, cmd_len)) {
 80093de:	883a      	ldrh	r2, [r7, #0]
 80093e0:	887b      	ldrh	r3, [r7, #2]
 80093e2:	4619      	mov	r1, r3
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f7ff ffb3 	bl	8009350 <extraction_possible>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00d      	beq.n	800940c <extract_pattern+0x44>
		strncpy(pattern, &message[from_here], cmd_len);
 80093f0:	887b      	ldrh	r3, [r7, #2]
 80093f2:	687a      	ldr	r2, [r7, #4]
 80093f4:	4413      	add	r3, r2
 80093f6:	883a      	ldrh	r2, [r7, #0]
 80093f8:	4619      	mov	r1, r3
 80093fa:	4807      	ldr	r0, [pc, #28]	; (8009418 <extract_pattern+0x50>)
 80093fc:	f000 fbec 	bl	8009bd8 <strncpy>
		pattern[from_here + cmd_len] = '\0';
 8009400:	887a      	ldrh	r2, [r7, #2]
 8009402:	883b      	ldrh	r3, [r7, #0]
 8009404:	4413      	add	r3, r2
 8009406:	4a04      	ldr	r2, [pc, #16]	; (8009418 <extract_pattern+0x50>)
 8009408:	2100      	movs	r1, #0
 800940a:	54d1      	strb	r1, [r2, r3]
	}

	return pattern;
 800940c:	4b02      	ldr	r3, [pc, #8]	; (8009418 <extract_pattern+0x50>)
}
 800940e:	4618      	mov	r0, r3
 8009410:	3708      	adds	r7, #8
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
 8009416:	bf00      	nop
 8009418:	200018f0 	.word	0x200018f0

0800941c <free_spaces>:

char * free_spaces (char * source) {
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
	char * delimeters = {" \t"};
 8009424:	4b07      	ldr	r3, [pc, #28]	; (8009444 <free_spaces+0x28>)
 8009426:	60fb      	str	r3, [r7, #12]
	int del_quantity = strspn(source, delimeters);
 8009428:	68f9      	ldr	r1, [r7, #12]
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f000 fbe9 	bl	8009c02 <strspn>
 8009430:	4603      	mov	r3, r0
 8009432:	60bb      	str	r3, [r7, #8]
    return (source + del_quantity);
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	687a      	ldr	r2, [r7, #4]
 8009438:	4413      	add	r3, r2
}
 800943a:	4618      	mov	r0, r3
 800943c:	3710      	adds	r7, #16
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	08009f08 	.word	0x08009f08

08009448 <extract_pattern_from_start>:


static inline char * extract_pattern_from_start (char * string, uint16_t pattern_len) {
 8009448:	b580      	push	{r7, lr}
 800944a:	b082      	sub	sp, #8
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	460b      	mov	r3, r1
 8009452:	807b      	strh	r3, [r7, #2]
	return extract_pattern(string, 0, pattern_len);
 8009454:	887b      	ldrh	r3, [r7, #2]
 8009456:	461a      	mov	r2, r3
 8009458:	2100      	movs	r1, #0
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f7ff ffb4 	bl	80093c8 <extract_pattern>
 8009460:	4603      	mov	r3, r0
}
 8009462:	4618      	mov	r0, r3
 8009464:	3708      	adds	r7, #8
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <pattern_matched>:

static inline bool pattern_matched (char * pattern, char * template) {
 800946a:	b580      	push	{r7, lr}
 800946c:	b082      	sub	sp, #8
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
 8009472:	6039      	str	r1, [r7, #0]
	return !strcmp(pattern, template);
 8009474:	6839      	ldr	r1, [r7, #0]
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f7f6 feaa 	bl	80001d0 <strcmp>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	bf0c      	ite	eq
 8009482:	2301      	moveq	r3, #1
 8009484:	2300      	movne	r3, #0
 8009486:	b2db      	uxtb	r3, r3
}
 8009488:	4618      	mov	r0, r3
 800948a:	3708      	adds	r7, #8
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <message_payload_continue>:

static inline bool message_payload_continue (char * message) {
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
	return strlen(free_spaces(message));
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f7ff ffbf 	bl	800941c <free_spaces>
 800949e:	4603      	mov	r3, r0
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7f6 fe9f 	bl	80001e4 <strlen>
 80094a6:	4603      	mov	r3, r0
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	bf14      	ite	ne
 80094ac:	2301      	movne	r3, #1
 80094ae:	2300      	moveq	r3, #0
 80094b0:	b2db      	uxtb	r3, r3
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3708      	adds	r7, #8
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}
	...

080094bc <dbase_table_find>:


dbase_record_t * dbase_table_find (dbase_table_t table, char * message) {
 80094bc:	b590      	push	{r4, r7, lr}
 80094be:	b089      	sub	sp, #36	; 0x24
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
	static uint16_t record;	
	static bool not_found;

	not_found = true;
 80094c6:	4b45      	ldr	r3, [pc, #276]	; (80095dc <dbase_table_find+0x120>)
 80094c8:	2201      	movs	r2, #1
 80094ca:	701a      	strb	r2, [r3, #0]
	record = 0;
 80094cc:	4b44      	ldr	r3, [pc, #272]	; (80095e0 <dbase_table_find+0x124>)
 80094ce:	2200      	movs	r2, #0
 80094d0:	801a      	strh	r2, [r3, #0]

	while (table[record].command) {
 80094d2:	e067      	b.n	80095a4 <dbase_table_find+0xe8>
		char * command = table[record].command;
 80094d4:	4b42      	ldr	r3, [pc, #264]	; (80095e0 <dbase_table_find+0x124>)
 80094d6:	881b      	ldrh	r3, [r3, #0]
 80094d8:	461a      	mov	r2, r3
 80094da:	4613      	mov	r3, r2
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4413      	add	r3, r2
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	461a      	mov	r2, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4413      	add	r3, r2
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	61fb      	str	r3, [r7, #28]
		int cmd_len = strlen(command);
 80094ec:	69f8      	ldr	r0, [r7, #28]
 80094ee:	f7f6 fe79 	bl	80001e4 <strlen>
 80094f2:	4603      	mov	r3, r0
 80094f4:	61bb      	str	r3, [r7, #24]
		char
			* msg_after_spaces = free_spaces(message),
 80094f6:	6838      	ldr	r0, [r7, #0]
 80094f8:	f7ff ff90 	bl	800941c <free_spaces>
 80094fc:	6178      	str	r0, [r7, #20]
			* pattern = extract_pattern_from_start(msg_after_spaces, cmd_len);
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	b29b      	uxth	r3, r3
 8009502:	4619      	mov	r1, r3
 8009504:	6978      	ldr	r0, [r7, #20]
 8009506:	f7ff ff9f 	bl	8009448 <extract_pattern_from_start>
 800950a:	6138      	str	r0, [r7, #16]

		if (pattern_matched(pattern, command)) {
 800950c:	69f9      	ldr	r1, [r7, #28]
 800950e:	6938      	ldr	r0, [r7, #16]
 8009510:	f7ff ffab 	bl	800946a <pattern_matched>
 8009514:	4603      	mov	r3, r0
 8009516:	2b00      	cmp	r3, #0
 8009518:	d03a      	beq.n	8009590 <dbase_table_find+0xd4>
			dbase_record_t * sub_table = table[record].subcommand;
 800951a:	4b31      	ldr	r3, [pc, #196]	; (80095e0 <dbase_table_find+0x124>)
 800951c:	881b      	ldrh	r3, [r3, #0]
 800951e:	461a      	mov	r2, r3
 8009520:	4613      	mov	r3, r2
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	4413      	add	r3, r2
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	461a      	mov	r2, r3
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	4413      	add	r3, r2
 800952e:	691b      	ldr	r3, [r3, #16]
 8009530:	60fb      	str	r3, [r7, #12]
			register char * msg_after_pattern = msg_after_spaces + cmd_len;
 8009532:	69bb      	ldr	r3, [r7, #24]
 8009534:	697a      	ldr	r2, [r7, #20]
 8009536:	18d4      	adds	r4, r2, r3

			if (sub_table || message_payload_continue(msg_after_pattern)) {
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d105      	bne.n	800954a <dbase_table_find+0x8e>
 800953e:	4620      	mov	r0, r4
 8009540:	f7ff ffa6 	bl	8009490 <message_payload_continue>
 8009544:	4603      	mov	r3, r0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d01e      	beq.n	8009588 <dbase_table_find+0xcc>
				if (sub_table == NULL) {
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d115      	bne.n	800957c <dbase_table_find+0xc0>
					 table[record].parameter = msg_after_pattern;
 8009550:	4b23      	ldr	r3, [pc, #140]	; (80095e0 <dbase_table_find+0x124>)
 8009552:	881b      	ldrh	r3, [r3, #0]
 8009554:	461a      	mov	r2, r3
 8009556:	4613      	mov	r3, r2
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	4413      	add	r3, r2
 800955c:	009b      	lsls	r3, r3, #2
 800955e:	461a      	mov	r2, r3
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	4413      	add	r3, r2
 8009564:	609c      	str	r4, [r3, #8]
					return &table[record];
 8009566:	4b1e      	ldr	r3, [pc, #120]	; (80095e0 <dbase_table_find+0x124>)
 8009568:	881b      	ldrh	r3, [r3, #0]
 800956a:	461a      	mov	r2, r3
 800956c:	4613      	mov	r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	4413      	add	r3, r2
 8009572:	009b      	lsls	r3, r3, #2
 8009574:	461a      	mov	r2, r3
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	4413      	add	r3, r2
 800957a:	e02a      	b.n	80095d2 <dbase_table_find+0x116>
				}
				return dbase_table_find(sub_table, msg_after_pattern);
 800957c:	4621      	mov	r1, r4
 800957e:	68f8      	ldr	r0, [r7, #12]
 8009580:	f7ff ff9c 	bl	80094bc <dbase_table_find>
 8009584:	4603      	mov	r3, r0
 8009586:	e024      	b.n	80095d2 <dbase_table_find+0x116>
			}
			else { // sub-pattern matched (record was found)
				not_found = false;
 8009588:	4b14      	ldr	r3, [pc, #80]	; (80095dc <dbase_table_find+0x120>)
 800958a:	2200      	movs	r2, #0
 800958c:	701a      	strb	r2, [r3, #0]
				break;
 800958e:	e016      	b.n	80095be <dbase_table_find+0x102>
			}
		}
		else if (not_found) { // look at next record
 8009590:	4b12      	ldr	r3, [pc, #72]	; (80095dc <dbase_table_find+0x120>)
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d005      	beq.n	80095a4 <dbase_table_find+0xe8>
			record++;
 8009598:	4b11      	ldr	r3, [pc, #68]	; (80095e0 <dbase_table_find+0x124>)
 800959a:	881b      	ldrh	r3, [r3, #0]
 800959c:	3301      	adds	r3, #1
 800959e:	b29a      	uxth	r2, r3
 80095a0:	4b0f      	ldr	r3, [pc, #60]	; (80095e0 <dbase_table_find+0x124>)
 80095a2:	801a      	strh	r2, [r3, #0]
	while (table[record].command) {
 80095a4:	4b0e      	ldr	r3, [pc, #56]	; (80095e0 <dbase_table_find+0x124>)
 80095a6:	881b      	ldrh	r3, [r3, #0]
 80095a8:	461a      	mov	r2, r3
 80095aa:	4613      	mov	r3, r2
 80095ac:	009b      	lsls	r3, r3, #2
 80095ae:	4413      	add	r3, r2
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	461a      	mov	r2, r3
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4413      	add	r3, r2
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d18a      	bne.n	80094d4 <dbase_table_find+0x18>
		}
	}
	return &table[record];
 80095be:	4b08      	ldr	r3, [pc, #32]	; (80095e0 <dbase_table_find+0x124>)
 80095c0:	881b      	ldrh	r3, [r3, #0]
 80095c2:	461a      	mov	r2, r3
 80095c4:	4613      	mov	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	4413      	add	r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	461a      	mov	r2, r3
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	4413      	add	r3, r2
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3724      	adds	r7, #36	; 0x24
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd90      	pop	{r4, r7, pc}
 80095da:	bf00      	nop
 80095dc:	20001954 	.word	0x20001954
 80095e0:	20001956 	.word	0x20001956

080095e4 <get_for_voltage_cut_off>:
#include "measurements_internal.h"

char * get_for_voltage_cut_off (void) {
 80095e4:	b480      	push	{r7}
 80095e6:	af00      	add	r7, sp, #0
	//return some_voltage_pointer
}
 80095e8:	bf00      	nop
 80095ea:	4618      	mov	r0, r3
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <get_for_charge_current>:

char * get_for_charge_current (void) {
 80095f4:	b480      	push	{r7}
 80095f6:	af00      	add	r7, sp, #0
	//return some_current_pointer
 80095f8:	bf00      	nop
 80095fa:	4618      	mov	r0, r3
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <parser_create>:
6. find function returns found cell address.
7. when not enough cells found find function returns a stub
   empty-body function and "invalid  syntax" response.
*/

void parser_create (command_dbase_t cmd_dbase, int pattern_max_len) {
 8009604:	b580      	push	{r7, lr}
 8009606:	b082      	sub	sp, #8
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
	parser_set_command_dbase((dbase_record_t **)cmd_dbase);
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 f866 	bl	80096e0 <parser_set_command_dbase>
	parser_set_pattern_max_len(pattern_max_len);
 8009614:	6838      	ldr	r0, [r7, #0]
 8009616:	f000 f853 	bl	80096c0 <parser_set_pattern_max_len>
}
 800961a:	bf00      	nop
 800961c:	3708      	adds	r7, #8
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
	...

08009624 <parse>:
void parser_delete (void) {
	parser_set_command_dbase(NULL);
	parser_set_pattern_max_len(0);
}

void parse (const char * user_message) {
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
	dbase_record_t * command = _parser(user_message);
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 f8c7 	bl	80097c0 <_parser>
 8009632:	60f8      	str	r0, [r7, #12]
	parser_set_response(command->response ?
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d002      	beq.n	8009642 <parse+0x1e>
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	e000      	b.n	8009644 <parse+0x20>
 8009642:	4b0d      	ldr	r3, [pc, #52]	; (8009678 <parse+0x54>)
 8009644:	4618      	mov	r0, r3
 8009646:	f000 f85b 	bl	8009700 <parser_set_response>
		command->response :
		PARSER_RESPONSE_STUB
	);
	parser_set_action(command->action ?
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d002      	beq.n	8009658 <parse+0x34>
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	e002      	b.n	800965e <parse+0x3a>
 8009658:	f000 f81e 	bl	8009698 <parser_stub_action>
 800965c:	4603      	mov	r3, r0
 800965e:	4618      	mov	r0, r3
 8009660:	f000 f85e 	bl	8009720 <parser_set_action>
		command->action :
		parser_stub_action()
	);
	parser_set_parameter(command->parameter);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	4618      	mov	r0, r3
 800966a:	f000 f869 	bl	8009740 <parser_set_parameter>
}
 800966e:	bf00      	nop
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	08009f0c 	.word	0x08009f0c

0800967c <parser_not_found>:
}

action_t parser_stub_action (void);
dbase_record_t * parser_empty_cmd_dbase (void);

static inline dbase_record_t * parser_not_found (void) {
 800967c:	b580      	push	{r7, lr}
 800967e:	af00      	add	r7, sp, #0
	return parser_empty_cmd_dbase();
 8009680:	f000 f814 	bl	80096ac <parser_empty_cmd_dbase>
 8009684:	4603      	mov	r3, r0
}
 8009686:	4618      	mov	r0, r3
 8009688:	bd80      	pop	{r7, pc}

0800968a <stub_action>:
 * directory for more details.
 */

#include "../../inc/parser/parser_internal.h"

static void stub_action (void) {
 800968a:	b480      	push	{r7}
 800968c:	af00      	add	r7, sp, #0

}
 800968e:	bf00      	nop
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr

08009698 <parser_stub_action>:
action_t parser_stub_action (void) {
 8009698:	b480      	push	{r7}
 800969a:	af00      	add	r7, sp, #0
	return stub_action;
 800969c:	4b02      	ldr	r3, [pc, #8]	; (80096a8 <parser_stub_action+0x10>)
}
 800969e:	4618      	mov	r0, r3
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr
 80096a8:	0800968b 	.word	0x0800968b

080096ac <parser_empty_cmd_dbase>:
	.response = PARSER_RESPONSE_STUB,
	.action = stub_action,
	.subcommand = NULL
};

dbase_record_t * parser_empty_cmd_dbase (void) {
 80096ac:	b480      	push	{r7}
 80096ae:	af00      	add	r7, sp, #0
	return &_empty_cmd_dbase;
 80096b0:	4b02      	ldr	r3, [pc, #8]	; (80096bc <parser_empty_cmd_dbase+0x10>)
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	200000f0 	.word	0x200000f0

080096c0 <parser_set_pattern_max_len>:
static void (* _action) (void) = stub_action;
static char
	* _response = PARSER_RESPONSE_STUB,
	* _parameter = NULL;

void parser_set_pattern_max_len (int pattern_max_len) {
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
	_pattern_max_len = pattern_max_len;
 80096c8:	4a04      	ldr	r2, [pc, #16]	; (80096dc <parser_set_pattern_max_len+0x1c>)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6013      	str	r3, [r2, #0]
}
 80096ce:	bf00      	nop
 80096d0:	370c      	adds	r7, #12
 80096d2:	46bd      	mov	sp, r7
 80096d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d8:	4770      	bx	lr
 80096da:	bf00      	nop
 80096dc:	2000195c 	.word	0x2000195c

080096e0 <parser_set_command_dbase>:

void parser_set_command_dbase (dbase_record_t ** cmd_dbase) {
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
	_command_dbase = (dbase_record_t *)cmd_dbase;
 80096e8:	4a04      	ldr	r2, [pc, #16]	; (80096fc <parser_set_command_dbase+0x1c>)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6013      	str	r3, [r2, #0]
}
 80096ee:	bf00      	nop
 80096f0:	370c      	adds	r7, #12
 80096f2:	46bd      	mov	sp, r7
 80096f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f8:	4770      	bx	lr
 80096fa:	bf00      	nop
 80096fc:	20001958 	.word	0x20001958

08009700 <parser_set_response>:

void parser_set_response (char * response) {
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
	_response = response;
 8009708:	4a04      	ldr	r2, [pc, #16]	; (800971c <parser_set_response+0x1c>)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6013      	str	r3, [r2, #0]
}
 800970e:	bf00      	nop
 8009710:	370c      	adds	r7, #12
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr
 800971a:	bf00      	nop
 800971c:	20000108 	.word	0x20000108

08009720 <parser_set_action>:
void parser_set_action (void (* action)(void)) {
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
	_action = action;
 8009728:	4a04      	ldr	r2, [pc, #16]	; (800973c <parser_set_action+0x1c>)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6013      	str	r3, [r2, #0]
}
 800972e:	bf00      	nop
 8009730:	370c      	adds	r7, #12
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	20000104 	.word	0x20000104

08009740 <parser_set_parameter>:
void parser_set_parameter (char * parameter) {
 8009740:	b480      	push	{r7}
 8009742:	b083      	sub	sp, #12
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
	_parameter = parameter;
 8009748:	4a04      	ldr	r2, [pc, #16]	; (800975c <parser_set_parameter+0x1c>)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6013      	str	r3, [r2, #0]
}
 800974e:	bf00      	nop
 8009750:	370c      	adds	r7, #12
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	20001960 	.word	0x20001960

08009760 <parser_command_dbase>:

int parser_pattern_max_len (void) {
	return _pattern_max_len;
}
dbase_record_t * parser_command_dbase (void) {
 8009760:	b480      	push	{r7}
 8009762:	af00      	add	r7, sp, #0
	return _command_dbase;
 8009764:	4b03      	ldr	r3, [pc, #12]	; (8009774 <parser_command_dbase+0x14>)
 8009766:	681b      	ldr	r3, [r3, #0]
}
 8009768:	4618      	mov	r0, r3
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
 8009772:	bf00      	nop
 8009774:	20001958 	.word	0x20001958

08009778 <parser_response>:

char * parser_response (void) {
 8009778:	b480      	push	{r7}
 800977a:	af00      	add	r7, sp, #0
	return _response;
 800977c:	4b03      	ldr	r3, [pc, #12]	; (800978c <parser_response+0x14>)
 800977e:	681b      	ldr	r3, [r3, #0]
}
 8009780:	4618      	mov	r0, r3
 8009782:	46bd      	mov	sp, r7
 8009784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009788:	4770      	bx	lr
 800978a:	bf00      	nop
 800978c:	20000108 	.word	0x20000108

08009790 <parser_action>:
action_t parser_action (void) {
 8009790:	b480      	push	{r7}
 8009792:	af00      	add	r7, sp, #0
	return _action;
 8009794:	4b03      	ldr	r3, [pc, #12]	; (80097a4 <parser_action+0x14>)
 8009796:	681b      	ldr	r3, [r3, #0]
}
 8009798:	4618      	mov	r0, r3
 800979a:	46bd      	mov	sp, r7
 800979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a0:	4770      	bx	lr
 80097a2:	bf00      	nop
 80097a4:	20000104 	.word	0x20000104

080097a8 <parser_parameter>:
char * parser_parameter (void) {
 80097a8:	b480      	push	{r7}
 80097aa:	af00      	add	r7, sp, #0
	return _parameter;
 80097ac:	4b03      	ldr	r3, [pc, #12]	; (80097bc <parser_parameter+0x14>)
 80097ae:	681b      	ldr	r3, [r3, #0]
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	46bd      	mov	sp, r7
 80097b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b8:	4770      	bx	lr
 80097ba:	bf00      	nop
 80097bc:	20001960 	.word	0x20001960

080097c0 <_parser>:


dbase_record_t * _parser (const char * message) {
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
	if (parser_command_dbase() == NULL)
 80097c8:	f7ff ffca 	bl	8009760 <parser_command_dbase>
 80097cc:	4603      	mov	r3, r0
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d103      	bne.n	80097da <_parser+0x1a>
		return parser_empty_cmd_dbase();
 80097d2:	f7ff ff6b 	bl	80096ac <parser_empty_cmd_dbase>
 80097d6:	4603      	mov	r3, r0
 80097d8:	e00b      	b.n	80097f2 <_parser+0x32>

	dbase_record_t * found_record = find_cmd(message);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f7ff fd7a 	bl	80092d4 <find_cmd>
 80097e0:	60f8      	str	r0, [r7, #12]

	if (found_record != NULL) {
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d001      	beq.n	80097ec <_parser+0x2c>
		return found_record;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	e002      	b.n	80097f2 <_parser+0x32>
	}

	return parser_not_found(); // must never occure
 80097ec:	f7ff ff46 	bl	800967c <parser_not_found>
 80097f0:	4603      	mov	r3, r0
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <set_for_voltage_cut_off>:
#include "system_config_internal.h"

void set_for_voltage_cut_off (void) {
 80097fa:	b480      	push	{r7}
 80097fc:	af00      	add	r7, sp, #0
	//some_voltage_pointer = parser_parameter();
}
 80097fe:	bf00      	nop
 8009800:	46bd      	mov	sp, r7
 8009802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009806:	4770      	bx	lr

08009808 <set_for_charge_current>:

void set_for_charge_current (void) {
 8009808:	b480      	push	{r7}
 800980a:	af00      	add	r7, sp, #0
	//some_current_pointer = parser_parameter();
}
 800980c:	bf00      	nop
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr

08009816 <set_for_battery_type>:

void set_for_battery_type (void) {
 8009816:	b480      	push	{r7}
 8009818:	af00      	add	r7, sp, #0
	//some_type_pointer = parser_parameter();
}
 800981a:	bf00      	nop
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr

08009824 <get_for_battery_type>:
char * get_for_battery_type (void) {
 8009824:	b480      	push	{r7}
 8009826:	af00      	add	r7, sp, #0
	//return some_type_pointer
 8009828:	bf00      	nop
 800982a:	4618      	mov	r0, r3
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr

08009834 <save_data_from_set>:
#include "system_info_internal.h"

void save_data_from_set (void) {
 8009834:	b580      	push	{r7, lr}
 8009836:	af00      	add	r7, sp, #0
	memory.parameter = parser_parameter();
 8009838:	f7ff ffb6 	bl	80097a8 <parser_parameter>
 800983c:	4602      	mov	r2, r0
 800983e:	4b07      	ldr	r3, [pc, #28]	; (800985c <save_data_from_set+0x28>)
 8009840:	601a      	str	r2, [r3, #0]
	memory.response = parser_response();
 8009842:	f7ff ff99 	bl	8009778 <parser_response>
 8009846:	4602      	mov	r2, r0
 8009848:	4b04      	ldr	r3, [pc, #16]	; (800985c <save_data_from_set+0x28>)
 800984a:	605a      	str	r2, [r3, #4]
	memory.action = parser_action();
 800984c:	f7ff ffa0 	bl	8009790 <parser_action>
 8009850:	4602      	mov	r2, r0
 8009852:	4b02      	ldr	r3, [pc, #8]	; (800985c <save_data_from_set+0x28>)
 8009854:	609a      	str	r2, [r3, #8]
}
 8009856:	bf00      	nop
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	20001be4 	.word	0x20001be4

08009860 <save_data_from_get>:

void save_data_from_get (char * parameter) {
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
	memory.parameter = parameter;
 8009868:	4a08      	ldr	r2, [pc, #32]	; (800988c <save_data_from_get+0x2c>)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6013      	str	r3, [r2, #0]
	memory.response = parser_response();
 800986e:	f7ff ff83 	bl	8009778 <parser_response>
 8009872:	4602      	mov	r2, r0
 8009874:	4b05      	ldr	r3, [pc, #20]	; (800988c <save_data_from_get+0x2c>)
 8009876:	605a      	str	r2, [r3, #4]
	memory.action = parser_action();
 8009878:	f7ff ff8a 	bl	8009790 <parser_action>
 800987c:	4602      	mov	r2, r0
 800987e:	4b03      	ldr	r3, [pc, #12]	; (800988c <save_data_from_get+0x2c>)
 8009880:	609a      	str	r2, [r3, #8]
 8009882:	bf00      	nop
 8009884:	3708      	adds	r7, #8
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
 800988a:	bf00      	nop
 800988c:	20001be4 	.word	0x20001be4

08009890 <init_uart_data_transfer>:
uint8_t rx_uart_data[MAX_SIZE_RX_UART_DATA + 1] = {};
EventGroupHandle_t uart_data_transfer_events = 0;
_Bool enable_idle_flag_interrupt = 0,
		tx_complete = true;

void init_uart_data_transfer (void) {
 8009890:	b580      	push	{r7, lr}
 8009892:	af00      	add	r7, sp, #0
	uart_data_transfer_events = xEventGroupCreate();
 8009894:	f7fc fd04 	bl	80062a0 <xEventGroupCreate>
 8009898:	4602      	mov	r2, r0
 800989a:	4b0a      	ldr	r3, [pc, #40]	; (80098c4 <init_uart_data_transfer+0x34>)
 800989c:	601a      	str	r2, [r3, #0]

	enable_idle_flag_interrupt = true;
 800989e:	4b0a      	ldr	r3, [pc, #40]	; (80098c8 <init_uart_data_transfer+0x38>)
 80098a0:	2201      	movs	r2, #1
 80098a2:	701a      	strb	r2, [r3, #0]
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80098a4:	4b09      	ldr	r3, [pc, #36]	; (80098cc <init_uart_data_transfer+0x3c>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	4b08      	ldr	r3, [pc, #32]	; (80098cc <init_uart_data_transfer+0x3c>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f042 0210 	orr.w	r2, r2, #16
 80098b2:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart1, rx_uart_data, MAX_SIZE_RX_UART_DATA);
 80098b4:	2263      	movs	r2, #99	; 0x63
 80098b6:	4906      	ldr	r1, [pc, #24]	; (80098d0 <init_uart_data_transfer+0x40>)
 80098b8:	4804      	ldr	r0, [pc, #16]	; (80098cc <init_uart_data_transfer+0x3c>)
 80098ba:	f7fb fcb1 	bl	8005220 <HAL_UART_Receive_DMA>
}
 80098be:	bf00      	nop
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	200019c8 	.word	0x200019c8
 80098c8:	200019cc 	.word	0x200019cc
 80098cc:	20001cb8 	.word	0x20001cb8
 80098d0:	20001964 	.word	0x20001964

080098d4 <event_group_set_bit_from_isr>:

void transmit_data_by_uart (void) {
	xEventGroupSetBits(uart_data_transfer_events, NEED_TRANSMIT_DATA);
}

void event_group_set_bit_from_isr (EventGroupHandle_t event_group, uint32_t bit_to_set) {
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b084      	sub	sp, #16
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
	BaseType_t xHigherPriorityTaskWoken, xResult;
	xHigherPriorityTaskWoken = pdFALSE;
 80098de:	2300      	movs	r3, #0
 80098e0:	60bb      	str	r3, [r7, #8]

	xResult = xEventGroupSetBitsFromISR (event_group, bit_to_set, & xHigherPriorityTaskWoken);
 80098e2:	f107 0308 	add.w	r3, r7, #8
 80098e6:	683a      	ldr	r2, [r7, #0]
 80098e8:	6879      	ldr	r1, [r7, #4]
 80098ea:	480b      	ldr	r0, [pc, #44]	; (8009918 <event_group_set_bit_from_isr+0x44>)
 80098ec:	f7fe ff6e 	bl	80087cc <xTimerPendFunctionCallFromISR>
 80098f0:	60f8      	str	r0, [r7, #12]

	if (xResult != pdFAIL) {
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d00a      	beq.n	800990e <event_group_set_bit_from_isr+0x3a>
	  portYIELD_FROM_ISR (xHigherPriorityTaskWoken);
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d007      	beq.n	800990e <event_group_set_bit_from_isr+0x3a>
 80098fe:	4b07      	ldr	r3, [pc, #28]	; (800991c <event_group_set_bit_from_isr+0x48>)
 8009900:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009904:	601a      	str	r2, [r3, #0]
 8009906:	f3bf 8f4f 	dsb	sy
 800990a:	f3bf 8f6f 	isb	sy
	}
}
 800990e:	bf00      	nop
 8009910:	3710      	adds	r7, #16
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	0800657b 	.word	0x0800657b
 800991c:	e000ed04 	.word	0xe000ed04

08009920 <HAL_UART_IDLE_Callback>:

void HAL_UART_IDLE_Callback (UART_HandleTypeDef *huart) {
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
	if (huart -> Instance == USART1){
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a24      	ldr	r2, [pc, #144]	; (80099c0 <HAL_UART_IDLE_Callback+0xa0>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d142      	bne.n	80099b8 <HAL_UART_IDLE_Callback+0x98>
		__HAL_UART_CLEAR_IDLEFLAG(huart);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	2210      	movs	r2, #16
 8009938:	621a      	str	r2, [r3, #32]

		if(enable_idle_flag_interrupt){
 800993a:	4b22      	ldr	r3, [pc, #136]	; (80099c4 <HAL_UART_IDLE_Callback+0xa4>)
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d003      	beq.n	800994a <HAL_UART_IDLE_Callback+0x2a>
			enable_idle_flag_interrupt = false;
 8009942:	4b20      	ldr	r3, [pc, #128]	; (80099c4 <HAL_UART_IDLE_Callback+0xa4>)
 8009944:	2200      	movs	r2, #0
 8009946:	701a      	strb	r2, [r3, #0]
			return;
 8009948:	e036      	b.n	80099b8 <HAL_UART_IDLE_Callback+0x98>
		}

		uint8_t command_len = strlen((const char *)rx_uart_data);
 800994a:	481f      	ldr	r0, [pc, #124]	; (80099c8 <HAL_UART_IDLE_Callback+0xa8>)
 800994c:	f7f6 fc4a 	bl	80001e4 <strlen>
 8009950:	4603      	mov	r3, r0
 8009952:	73fb      	strb	r3, [r7, #15]
		if (rx_uart_data[command_len - 1] != '\r')
 8009954:	7bfb      	ldrb	r3, [r7, #15]
 8009956:	3b01      	subs	r3, #1
 8009958:	4a1b      	ldr	r2, [pc, #108]	; (80099c8 <HAL_UART_IDLE_Callback+0xa8>)
 800995a:	5cd3      	ldrb	r3, [r2, r3]
 800995c:	2b0d      	cmp	r3, #13
 800995e:	d126      	bne.n	80099ae <HAL_UART_IDLE_Callback+0x8e>
			return;
		rx_uart_data[command_len - 1] = '\0';
 8009960:	7bfb      	ldrb	r3, [r7, #15]
 8009962:	3b01      	subs	r3, #1
 8009964:	4a18      	ldr	r2, [pc, #96]	; (80099c8 <HAL_UART_IDLE_Callback+0xa8>)
 8009966:	2100      	movs	r1, #0
 8009968:	54d1      	strb	r1, [r2, r3]

		if (strlen((const char *)rx_uart_data) < MIN_LEN_COMMAND)
 800996a:	4817      	ldr	r0, [pc, #92]	; (80099c8 <HAL_UART_IDLE_Callback+0xa8>)
 800996c:	f7f6 fc3a 	bl	80001e4 <strlen>
 8009970:	4603      	mov	r3, r0
 8009972:	2b0e      	cmp	r3, #14
 8009974:	d91d      	bls.n	80099b2 <HAL_UART_IDLE_Callback+0x92>
			return;

		if(tx_complete == false)
 8009976:	4b15      	ldr	r3, [pc, #84]	; (80099cc <HAL_UART_IDLE_Callback+0xac>)
 8009978:	781b      	ldrb	r3, [r3, #0]
 800997a:	f083 0301 	eor.w	r3, r3, #1
 800997e:	b2db      	uxtb	r3, r3
 8009980:	2b00      	cmp	r3, #0
 8009982:	d118      	bne.n	80099b6 <HAL_UART_IDLE_Callback+0x96>
			return;
		else
			tx_complete = false;
 8009984:	4b11      	ldr	r3, [pc, #68]	; (80099cc <HAL_UART_IDLE_Callback+0xac>)
 8009986:	2200      	movs	r2, #0
 8009988:	701a      	strb	r2, [r3, #0]

		__HAL_UART_DISABLE_IT(huart, UART_IT_IDLE);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f022 0210 	bic.w	r2, r2, #16
 8009998:	601a      	str	r2, [r3, #0]
		HAL_UART_AbortReceive_IT(huart);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f7fb fd52 	bl	8005444 <HAL_UART_AbortReceive_IT>

		event_group_set_bit_from_isr(uart_data_transfer_events, RX_DATA_COMPLETE);
 80099a0:	4b0b      	ldr	r3, [pc, #44]	; (80099d0 <HAL_UART_IDLE_Callback+0xb0>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	2101      	movs	r1, #1
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7ff ff94 	bl	80098d4 <event_group_set_bit_from_isr>
 80099ac:	e004      	b.n	80099b8 <HAL_UART_IDLE_Callback+0x98>
			return;
 80099ae:	bf00      	nop
 80099b0:	e002      	b.n	80099b8 <HAL_UART_IDLE_Callback+0x98>
			return;
 80099b2:	bf00      	nop
 80099b4:	e000      	b.n	80099b8 <HAL_UART_IDLE_Callback+0x98>
			return;
 80099b6:	bf00      	nop
	}
}
 80099b8:	3710      	adds	r7, #16
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}
 80099be:	bf00      	nop
 80099c0:	40013800 	.word	0x40013800
 80099c4:	200019cc 	.word	0x200019cc
 80099c8:	20001964 	.word	0x20001964
 80099cc:	2000010c 	.word	0x2000010c
 80099d0:	200019c8 	.word	0x200019c8

080099d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b082      	sub	sp, #8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
	__HAL_UART_DISABLE_IT(huart, UART_IT_IDLE);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f022 0210 	bic.w	r2, r2, #16
 80099ea:	601a      	str	r2, [r3, #0]
	HAL_UART_AbortReceive_IT(huart);
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f7fb fd29 	bl	8005444 <HAL_UART_AbortReceive_IT>

	event_group_set_bit_from_isr(uart_data_transfer_events, RX_DATA_COMPLETE);
 80099f2:	4b05      	ldr	r3, [pc, #20]	; (8009a08 <HAL_UART_RxCpltCallback+0x34>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	2101      	movs	r1, #1
 80099f8:	4618      	mov	r0, r3
 80099fa:	f7ff ff6b 	bl	80098d4 <event_group_set_bit_from_isr>
}
 80099fe:	bf00      	nop
 8009a00:	3708      	adds	r7, #8
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
 8009a06:	bf00      	nop
 8009a08:	200019c8 	.word	0x200019c8

08009a0c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
	event_group_set_bit_from_isr(uart_data_transfer_events, TX_DATA_COMPLETE);
 8009a14:	4b04      	ldr	r3, [pc, #16]	; (8009a28 <HAL_UART_TxCpltCallback+0x1c>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	2102      	movs	r1, #2
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f7ff ff5a 	bl	80098d4 <event_group_set_bit_from_isr>
}
 8009a20:	bf00      	nop
 8009a22:	3708      	adds	r7, #8
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}
 8009a28:	200019c8 	.word	0x200019c8

08009a2c <rx_uart_data_task>:

#include <string.h>
void rx_uart_data_task (void const * argument) {
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b084      	sub	sp, #16
 8009a30:	af02      	add	r7, sp, #8
 8009a32:	6078      	str	r0, [r7, #4]
	for(;;) {
		xEventGroupWaitBits(uart_data_transfer_events, 1, pdTRUE, pdTRUE, portMAX_DELAY );
 8009a34:	4b15      	ldr	r3, [pc, #84]	; (8009a8c <rx_uart_data_task+0x60>)
 8009a36:	6818      	ldr	r0, [r3, #0]
 8009a38:	f04f 33ff 	mov.w	r3, #4294967295
 8009a3c:	9300      	str	r3, [sp, #0]
 8009a3e:	2301      	movs	r3, #1
 8009a40:	2201      	movs	r2, #1
 8009a42:	2101      	movs	r1, #1
 8009a44:	f7fc fc46 	bl	80062d4 <xEventGroupWaitBits>
/*
	parse this

*/
// EXAMPLE:
		parse((const char *)rx_uart_data);
 8009a48:	4811      	ldr	r0, [pc, #68]	; (8009a90 <rx_uart_data_task+0x64>)
 8009a4a:	f7ff fdeb 	bl	8009624 <parse>
		if (strlen(rx_uart_data) > strlen("get charge_current")) {
 8009a4e:	4810      	ldr	r0, [pc, #64]	; (8009a90 <rx_uart_data_task+0x64>)
 8009a50:	f7f6 fbc8 	bl	80001e4 <strlen>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b12      	cmp	r3, #18
 8009a58:	d900      	bls.n	8009a5c <rx_uart_data_task+0x30>
			asm("nop");
 8009a5a:	bf00      	nop
		}
		if (strcmp((const char *)rx_uart_data, "get charge_current") ) {
 8009a5c:	490d      	ldr	r1, [pc, #52]	; (8009a94 <rx_uart_data_task+0x68>)
 8009a5e:	480c      	ldr	r0, [pc, #48]	; (8009a90 <rx_uart_data_task+0x64>)
 8009a60:	f7f6 fbb6 	bl	80001d0 <strcmp>
 8009a64:	4603      	mov	r3, r0
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d000      	beq.n	8009a6c <rx_uart_data_task+0x40>
			asm("nop");
 8009a6a:	bf00      	nop
		}

		// TEST_hrtim
		parse_str_hrtim_command((const char *)rx_uart_data);
 8009a6c:	4808      	ldr	r0, [pc, #32]	; (8009a90 <rx_uart_data_task+0x64>)
 8009a6e:	f7ff fc0d 	bl	800928c <parse_str_hrtim_command>



		memset(rx_uart_data, 0, MAX_SIZE_RX_UART_DATA);
 8009a72:	2263      	movs	r2, #99	; 0x63
 8009a74:	2100      	movs	r1, #0
 8009a76:	4806      	ldr	r0, [pc, #24]	; (8009a90 <rx_uart_data_task+0x64>)
 8009a78:	f000 f8a6 	bl	8009bc8 <memset>

		// while not have parse call
		xEventGroupSetBits(uart_data_transfer_events, NEED_TRANSMIT_DATA);
 8009a7c:	4b03      	ldr	r3, [pc, #12]	; (8009a8c <rx_uart_data_task+0x60>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	2104      	movs	r1, #4
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fc fcf0 	bl	8006468 <xEventGroupSetBits>
	for(;;) {
 8009a88:	e7d4      	b.n	8009a34 <rx_uart_data_task+0x8>
 8009a8a:	bf00      	nop
 8009a8c:	200019c8 	.word	0x200019c8
 8009a90:	20001964 	.word	0x20001964
 8009a94:	08009f48 	.word	0x08009f48

08009a98 <tx_uart_data_task>:
	}
}

void tx_uart_data_task(void const * argument) {
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b086      	sub	sp, #24
 8009a9c:	af02      	add	r7, sp, #8
 8009a9e:	6078      	str	r0, [r7, #4]
	uint8_t * tx_data = 0;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	60fb      	str	r3, [r7, #12]

	for(;;) {
		xEventGroupWaitBits(uart_data_transfer_events, NEED_TRANSMIT_DATA, pdTRUE, pdTRUE, portMAX_DELAY);
 8009aa4:	4b1f      	ldr	r3, [pc, #124]	; (8009b24 <tx_uart_data_task+0x8c>)
 8009aa6:	6818      	ldr	r0, [r3, #0]
 8009aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8009aac:	9300      	str	r3, [sp, #0]
 8009aae:	2301      	movs	r3, #1
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	2104      	movs	r1, #4
 8009ab4:	f7fc fc0e 	bl	80062d4 <xEventGroupWaitBits>

		//get pointer tx_data
		//	tx_data = GET_POINTER_FUNCTION
		// EXAMPLE:
		tx_data = parser_response();
 8009ab8:	f7ff fe5e 	bl	8009778 <parser_response>
 8009abc:	4603      	mov	r3, r0
 8009abe:	60fb      	str	r3, [r7, #12]

		if(tx_data != 0)
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d00a      	beq.n	8009adc <tx_uart_data_task+0x44>
			HAL_UART_Transmit_DMA(&huart1, tx_data, strlen((const char*)tx_data));
 8009ac6:	68f8      	ldr	r0, [r7, #12]
 8009ac8:	f7f6 fb8c 	bl	80001e4 <strlen>
 8009acc:	4603      	mov	r3, r0
 8009ace:	b29b      	uxth	r3, r3
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	68f9      	ldr	r1, [r7, #12]
 8009ad4:	4814      	ldr	r0, [pc, #80]	; (8009b28 <tx_uart_data_task+0x90>)
 8009ad6:	f7fb fb27 	bl	8005128 <HAL_UART_Transmit_DMA>
 8009ada:	e004      	b.n	8009ae6 <tx_uart_data_task+0x4e>
		else
			HAL_UART_Transmit_DMA(&huart1, (uint8_t *)"debug message or error\r\n", strlen("debug message or error\r\n"));
 8009adc:	2218      	movs	r2, #24
 8009ade:	4913      	ldr	r1, [pc, #76]	; (8009b2c <tx_uart_data_task+0x94>)
 8009ae0:	4811      	ldr	r0, [pc, #68]	; (8009b28 <tx_uart_data_task+0x90>)
 8009ae2:	f7fb fb21 	bl	8005128 <HAL_UART_Transmit_DMA>

		xEventGroupWaitBits(uart_data_transfer_events, TX_DATA_COMPLETE, pdTRUE, pdTRUE, portMAX_DELAY );
 8009ae6:	4b0f      	ldr	r3, [pc, #60]	; (8009b24 <tx_uart_data_task+0x8c>)
 8009ae8:	6818      	ldr	r0, [r3, #0]
 8009aea:	f04f 33ff 	mov.w	r3, #4294967295
 8009aee:	9300      	str	r3, [sp, #0]
 8009af0:	2301      	movs	r3, #1
 8009af2:	2201      	movs	r2, #1
 8009af4:	2102      	movs	r1, #2
 8009af6:	f7fc fbed 	bl	80062d4 <xEventGroupWaitBits>

		tx_complete = true;
 8009afa:	4b0d      	ldr	r3, [pc, #52]	; (8009b30 <tx_uart_data_task+0x98>)
 8009afc:	2201      	movs	r2, #1
 8009afe:	701a      	strb	r2, [r3, #0]
		HAL_UART_Abort(&huart1);
 8009b00:	4809      	ldr	r0, [pc, #36]	; (8009b28 <tx_uart_data_task+0x90>)
 8009b02:	f7fb fc11 	bl	8005328 <HAL_UART_Abort>
		__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8009b06:	4b08      	ldr	r3, [pc, #32]	; (8009b28 <tx_uart_data_task+0x90>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	681a      	ldr	r2, [r3, #0]
 8009b0c:	4b06      	ldr	r3, [pc, #24]	; (8009b28 <tx_uart_data_task+0x90>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f042 0210 	orr.w	r2, r2, #16
 8009b14:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart1, rx_uart_data, MAX_SIZE_RX_UART_DATA);
 8009b16:	2263      	movs	r2, #99	; 0x63
 8009b18:	4906      	ldr	r1, [pc, #24]	; (8009b34 <tx_uart_data_task+0x9c>)
 8009b1a:	4803      	ldr	r0, [pc, #12]	; (8009b28 <tx_uart_data_task+0x90>)
 8009b1c:	f7fb fb80 	bl	8005220 <HAL_UART_Receive_DMA>
	for(;;) {
 8009b20:	e7c0      	b.n	8009aa4 <tx_uart_data_task+0xc>
 8009b22:	bf00      	nop
 8009b24:	200019c8 	.word	0x200019c8
 8009b28:	20001cb8 	.word	0x20001cb8
 8009b2c:	08009f5c 	.word	0x08009f5c
 8009b30:	2000010c 	.word	0x2000010c
 8009b34:	20001964 	.word	0x20001964

08009b38 <atoi>:
 8009b38:	220a      	movs	r2, #10
 8009b3a:	2100      	movs	r1, #0
 8009b3c:	f000 b8ee 	b.w	8009d1c <strtol>

08009b40 <__libc_init_array>:
 8009b40:	b570      	push	{r4, r5, r6, lr}
 8009b42:	4e0d      	ldr	r6, [pc, #52]	; (8009b78 <__libc_init_array+0x38>)
 8009b44:	4c0d      	ldr	r4, [pc, #52]	; (8009b7c <__libc_init_array+0x3c>)
 8009b46:	1ba4      	subs	r4, r4, r6
 8009b48:	10a4      	asrs	r4, r4, #2
 8009b4a:	2500      	movs	r5, #0
 8009b4c:	42a5      	cmp	r5, r4
 8009b4e:	d109      	bne.n	8009b64 <__libc_init_array+0x24>
 8009b50:	4e0b      	ldr	r6, [pc, #44]	; (8009b80 <__libc_init_array+0x40>)
 8009b52:	4c0c      	ldr	r4, [pc, #48]	; (8009b84 <__libc_init_array+0x44>)
 8009b54:	f000 f906 	bl	8009d64 <_init>
 8009b58:	1ba4      	subs	r4, r4, r6
 8009b5a:	10a4      	asrs	r4, r4, #2
 8009b5c:	2500      	movs	r5, #0
 8009b5e:	42a5      	cmp	r5, r4
 8009b60:	d105      	bne.n	8009b6e <__libc_init_array+0x2e>
 8009b62:	bd70      	pop	{r4, r5, r6, pc}
 8009b64:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b68:	4798      	blx	r3
 8009b6a:	3501      	adds	r5, #1
 8009b6c:	e7ee      	b.n	8009b4c <__libc_init_array+0xc>
 8009b6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b72:	4798      	blx	r3
 8009b74:	3501      	adds	r5, #1
 8009b76:	e7f2      	b.n	8009b5e <__libc_init_array+0x1e>
 8009b78:	0800a11c 	.word	0x0800a11c
 8009b7c:	0800a11c 	.word	0x0800a11c
 8009b80:	0800a11c 	.word	0x0800a11c
 8009b84:	0800a120 	.word	0x0800a120

08009b88 <__locale_ctype_ptr_l>:
 8009b88:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009b8c:	4770      	bx	lr

08009b8e <__ascii_mbtowc>:
 8009b8e:	b082      	sub	sp, #8
 8009b90:	b901      	cbnz	r1, 8009b94 <__ascii_mbtowc+0x6>
 8009b92:	a901      	add	r1, sp, #4
 8009b94:	b142      	cbz	r2, 8009ba8 <__ascii_mbtowc+0x1a>
 8009b96:	b14b      	cbz	r3, 8009bac <__ascii_mbtowc+0x1e>
 8009b98:	7813      	ldrb	r3, [r2, #0]
 8009b9a:	600b      	str	r3, [r1, #0]
 8009b9c:	7812      	ldrb	r2, [r2, #0]
 8009b9e:	1c10      	adds	r0, r2, #0
 8009ba0:	bf18      	it	ne
 8009ba2:	2001      	movne	r0, #1
 8009ba4:	b002      	add	sp, #8
 8009ba6:	4770      	bx	lr
 8009ba8:	4610      	mov	r0, r2
 8009baa:	e7fb      	b.n	8009ba4 <__ascii_mbtowc+0x16>
 8009bac:	f06f 0001 	mvn.w	r0, #1
 8009bb0:	e7f8      	b.n	8009ba4 <__ascii_mbtowc+0x16>

08009bb2 <memcpy>:
 8009bb2:	b510      	push	{r4, lr}
 8009bb4:	1e43      	subs	r3, r0, #1
 8009bb6:	440a      	add	r2, r1
 8009bb8:	4291      	cmp	r1, r2
 8009bba:	d100      	bne.n	8009bbe <memcpy+0xc>
 8009bbc:	bd10      	pop	{r4, pc}
 8009bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bc6:	e7f7      	b.n	8009bb8 <memcpy+0x6>

08009bc8 <memset>:
 8009bc8:	4402      	add	r2, r0
 8009bca:	4603      	mov	r3, r0
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d100      	bne.n	8009bd2 <memset+0xa>
 8009bd0:	4770      	bx	lr
 8009bd2:	f803 1b01 	strb.w	r1, [r3], #1
 8009bd6:	e7f9      	b.n	8009bcc <memset+0x4>

08009bd8 <strncpy>:
 8009bd8:	b570      	push	{r4, r5, r6, lr}
 8009bda:	3901      	subs	r1, #1
 8009bdc:	4604      	mov	r4, r0
 8009bde:	b902      	cbnz	r2, 8009be2 <strncpy+0xa>
 8009be0:	bd70      	pop	{r4, r5, r6, pc}
 8009be2:	4623      	mov	r3, r4
 8009be4:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8009be8:	f803 5b01 	strb.w	r5, [r3], #1
 8009bec:	1e56      	subs	r6, r2, #1
 8009bee:	b92d      	cbnz	r5, 8009bfc <strncpy+0x24>
 8009bf0:	4414      	add	r4, r2
 8009bf2:	42a3      	cmp	r3, r4
 8009bf4:	d0f4      	beq.n	8009be0 <strncpy+0x8>
 8009bf6:	f803 5b01 	strb.w	r5, [r3], #1
 8009bfa:	e7fa      	b.n	8009bf2 <strncpy+0x1a>
 8009bfc:	461c      	mov	r4, r3
 8009bfe:	4632      	mov	r2, r6
 8009c00:	e7ed      	b.n	8009bde <strncpy+0x6>

08009c02 <strspn>:
 8009c02:	b570      	push	{r4, r5, r6, lr}
 8009c04:	4603      	mov	r3, r0
 8009c06:	461a      	mov	r2, r3
 8009c08:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009c0c:	b13d      	cbz	r5, 8009c1e <strspn+0x1c>
 8009c0e:	1e4c      	subs	r4, r1, #1
 8009c10:	e001      	b.n	8009c16 <strspn+0x14>
 8009c12:	42ae      	cmp	r6, r5
 8009c14:	d005      	beq.n	8009c22 <strspn+0x20>
 8009c16:	f814 6f01 	ldrb.w	r6, [r4, #1]!
 8009c1a:	2e00      	cmp	r6, #0
 8009c1c:	d1f9      	bne.n	8009c12 <strspn+0x10>
 8009c1e:	1a18      	subs	r0, r3, r0
 8009c20:	bd70      	pop	{r4, r5, r6, pc}
 8009c22:	4613      	mov	r3, r2
 8009c24:	e7ef      	b.n	8009c06 <strspn+0x4>

08009c26 <_strtol_l.isra.0>:
 8009c26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c2a:	4680      	mov	r8, r0
 8009c2c:	4689      	mov	r9, r1
 8009c2e:	4692      	mov	sl, r2
 8009c30:	461e      	mov	r6, r3
 8009c32:	460f      	mov	r7, r1
 8009c34:	463d      	mov	r5, r7
 8009c36:	9808      	ldr	r0, [sp, #32]
 8009c38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c3c:	f7ff ffa4 	bl	8009b88 <__locale_ctype_ptr_l>
 8009c40:	4420      	add	r0, r4
 8009c42:	7843      	ldrb	r3, [r0, #1]
 8009c44:	f013 0308 	ands.w	r3, r3, #8
 8009c48:	d132      	bne.n	8009cb0 <_strtol_l.isra.0+0x8a>
 8009c4a:	2c2d      	cmp	r4, #45	; 0x2d
 8009c4c:	d132      	bne.n	8009cb4 <_strtol_l.isra.0+0x8e>
 8009c4e:	787c      	ldrb	r4, [r7, #1]
 8009c50:	1cbd      	adds	r5, r7, #2
 8009c52:	2201      	movs	r2, #1
 8009c54:	2e00      	cmp	r6, #0
 8009c56:	d05d      	beq.n	8009d14 <_strtol_l.isra.0+0xee>
 8009c58:	2e10      	cmp	r6, #16
 8009c5a:	d109      	bne.n	8009c70 <_strtol_l.isra.0+0x4a>
 8009c5c:	2c30      	cmp	r4, #48	; 0x30
 8009c5e:	d107      	bne.n	8009c70 <_strtol_l.isra.0+0x4a>
 8009c60:	782b      	ldrb	r3, [r5, #0]
 8009c62:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009c66:	2b58      	cmp	r3, #88	; 0x58
 8009c68:	d14f      	bne.n	8009d0a <_strtol_l.isra.0+0xe4>
 8009c6a:	786c      	ldrb	r4, [r5, #1]
 8009c6c:	2610      	movs	r6, #16
 8009c6e:	3502      	adds	r5, #2
 8009c70:	2a00      	cmp	r2, #0
 8009c72:	bf14      	ite	ne
 8009c74:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009c78:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009c7c:	2700      	movs	r7, #0
 8009c7e:	fbb1 fcf6 	udiv	ip, r1, r6
 8009c82:	4638      	mov	r0, r7
 8009c84:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009c88:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009c8c:	2b09      	cmp	r3, #9
 8009c8e:	d817      	bhi.n	8009cc0 <_strtol_l.isra.0+0x9a>
 8009c90:	461c      	mov	r4, r3
 8009c92:	42a6      	cmp	r6, r4
 8009c94:	dd23      	ble.n	8009cde <_strtol_l.isra.0+0xb8>
 8009c96:	1c7b      	adds	r3, r7, #1
 8009c98:	d007      	beq.n	8009caa <_strtol_l.isra.0+0x84>
 8009c9a:	4584      	cmp	ip, r0
 8009c9c:	d31c      	bcc.n	8009cd8 <_strtol_l.isra.0+0xb2>
 8009c9e:	d101      	bne.n	8009ca4 <_strtol_l.isra.0+0x7e>
 8009ca0:	45a6      	cmp	lr, r4
 8009ca2:	db19      	blt.n	8009cd8 <_strtol_l.isra.0+0xb2>
 8009ca4:	fb00 4006 	mla	r0, r0, r6, r4
 8009ca8:	2701      	movs	r7, #1
 8009caa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009cae:	e7eb      	b.n	8009c88 <_strtol_l.isra.0+0x62>
 8009cb0:	462f      	mov	r7, r5
 8009cb2:	e7bf      	b.n	8009c34 <_strtol_l.isra.0+0xe>
 8009cb4:	2c2b      	cmp	r4, #43	; 0x2b
 8009cb6:	bf04      	itt	eq
 8009cb8:	1cbd      	addeq	r5, r7, #2
 8009cba:	787c      	ldrbeq	r4, [r7, #1]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	e7c9      	b.n	8009c54 <_strtol_l.isra.0+0x2e>
 8009cc0:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009cc4:	2b19      	cmp	r3, #25
 8009cc6:	d801      	bhi.n	8009ccc <_strtol_l.isra.0+0xa6>
 8009cc8:	3c37      	subs	r4, #55	; 0x37
 8009cca:	e7e2      	b.n	8009c92 <_strtol_l.isra.0+0x6c>
 8009ccc:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009cd0:	2b19      	cmp	r3, #25
 8009cd2:	d804      	bhi.n	8009cde <_strtol_l.isra.0+0xb8>
 8009cd4:	3c57      	subs	r4, #87	; 0x57
 8009cd6:	e7dc      	b.n	8009c92 <_strtol_l.isra.0+0x6c>
 8009cd8:	f04f 37ff 	mov.w	r7, #4294967295
 8009cdc:	e7e5      	b.n	8009caa <_strtol_l.isra.0+0x84>
 8009cde:	1c7b      	adds	r3, r7, #1
 8009ce0:	d108      	bne.n	8009cf4 <_strtol_l.isra.0+0xce>
 8009ce2:	2322      	movs	r3, #34	; 0x22
 8009ce4:	f8c8 3000 	str.w	r3, [r8]
 8009ce8:	4608      	mov	r0, r1
 8009cea:	f1ba 0f00 	cmp.w	sl, #0
 8009cee:	d107      	bne.n	8009d00 <_strtol_l.isra.0+0xda>
 8009cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cf4:	b102      	cbz	r2, 8009cf8 <_strtol_l.isra.0+0xd2>
 8009cf6:	4240      	negs	r0, r0
 8009cf8:	f1ba 0f00 	cmp.w	sl, #0
 8009cfc:	d0f8      	beq.n	8009cf0 <_strtol_l.isra.0+0xca>
 8009cfe:	b10f      	cbz	r7, 8009d04 <_strtol_l.isra.0+0xde>
 8009d00:	f105 39ff 	add.w	r9, r5, #4294967295
 8009d04:	f8ca 9000 	str.w	r9, [sl]
 8009d08:	e7f2      	b.n	8009cf0 <_strtol_l.isra.0+0xca>
 8009d0a:	2430      	movs	r4, #48	; 0x30
 8009d0c:	2e00      	cmp	r6, #0
 8009d0e:	d1af      	bne.n	8009c70 <_strtol_l.isra.0+0x4a>
 8009d10:	2608      	movs	r6, #8
 8009d12:	e7ad      	b.n	8009c70 <_strtol_l.isra.0+0x4a>
 8009d14:	2c30      	cmp	r4, #48	; 0x30
 8009d16:	d0a3      	beq.n	8009c60 <_strtol_l.isra.0+0x3a>
 8009d18:	260a      	movs	r6, #10
 8009d1a:	e7a9      	b.n	8009c70 <_strtol_l.isra.0+0x4a>

08009d1c <strtol>:
 8009d1c:	4b08      	ldr	r3, [pc, #32]	; (8009d40 <strtol+0x24>)
 8009d1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009d20:	681c      	ldr	r4, [r3, #0]
 8009d22:	4d08      	ldr	r5, [pc, #32]	; (8009d44 <strtol+0x28>)
 8009d24:	6a23      	ldr	r3, [r4, #32]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	bf08      	it	eq
 8009d2a:	462b      	moveq	r3, r5
 8009d2c:	9300      	str	r3, [sp, #0]
 8009d2e:	4613      	mov	r3, r2
 8009d30:	460a      	mov	r2, r1
 8009d32:	4601      	mov	r1, r0
 8009d34:	4620      	mov	r0, r4
 8009d36:	f7ff ff76 	bl	8009c26 <_strtol_l.isra.0>
 8009d3a:	b003      	add	sp, #12
 8009d3c:	bd30      	pop	{r4, r5, pc}
 8009d3e:	bf00      	nop
 8009d40:	20000110 	.word	0x20000110
 8009d44:	20000174 	.word	0x20000174

08009d48 <__ascii_wctomb>:
 8009d48:	b149      	cbz	r1, 8009d5e <__ascii_wctomb+0x16>
 8009d4a:	2aff      	cmp	r2, #255	; 0xff
 8009d4c:	bf85      	ittet	hi
 8009d4e:	238a      	movhi	r3, #138	; 0x8a
 8009d50:	6003      	strhi	r3, [r0, #0]
 8009d52:	700a      	strbls	r2, [r1, #0]
 8009d54:	f04f 30ff 	movhi.w	r0, #4294967295
 8009d58:	bf98      	it	ls
 8009d5a:	2001      	movls	r0, #1
 8009d5c:	4770      	bx	lr
 8009d5e:	4608      	mov	r0, r1
 8009d60:	4770      	bx	lr
	...

08009d64 <_init>:
 8009d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d66:	bf00      	nop
 8009d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d6a:	bc08      	pop	{r3}
 8009d6c:	469e      	mov	lr, r3
 8009d6e:	4770      	bx	lr

08009d70 <_fini>:
 8009d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d72:	bf00      	nop
 8009d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d76:	bc08      	pop	{r3}
 8009d78:	469e      	mov	lr, r3
 8009d7a:	4770      	bx	lr
