Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 10:16:30 2020
| Host         : ECEB-4022-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file intro_control_sets_placed.rpt
| Design       : intro
| Device       : xc7a75t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------+--------------------+------------------+----------------+
|    Clock Signal   |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+--------------------+--------------------+------------------+----------------+
|  clk_BUFG         |                    |                    |                1 |              2 |
|  slow_clk_reg_n_0 | counter[7]_i_2_n_0 | counter[7]_i_1_n_0 |                1 |              8 |
|  clk_BUFG         |                    | slow_clk           |                6 |             23 |
+-------------------+--------------------+--------------------+------------------+----------------+


