#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  5 11:15:22 2023
# Process ID: 4228
# Current directory: C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.runs/synth_1
# Command line: vivado.exe -log subtractorHW.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source subtractorHW.tcl
# Log file: C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.runs/synth_1/subtractorHW.vds
# Journal file: C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source subtractorHW.tcl -notrace
Command: synth_design -top subtractorHW -part xc7z010clg400-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/ip/vio_sub/vio_sub.xci

INFO: [IP_Flow 19-2162] IP 'vio_sub' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg484-1' used to customize the IP 'vio_sub' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 838.082 ; gain = 177.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'subtractorHW' [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/new/subtractorHW.v:23]
INFO: [Synth 8-6157] synthesizing module 'subtractor_4bit' [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/imports/new/subtractor_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder_1bit' [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/imports/new/full_adder_1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_1bit' (1#1) [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/imports/new/full_adder_1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subtractor_4bit' (2#1) [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/imports/new/subtractor_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_sub' [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.runs/synth_1/.Xil/Vivado-4228-RiyaSachLaptop/realtime/vio_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_sub' (3#1) [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.runs/synth_1/.Xil/Vivado-4228-RiyaSachLaptop/realtime/vio_sub_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sub_vio'. This will prevent further optimization [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/new/subtractorHW.v:33]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sub'. This will prevent further optimization [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/new/subtractorHW.v:31]
INFO: [Synth 8-6155] done synthesizing module 'subtractorHW' (4#1) [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/new/subtractorHW.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 902.488 ; gain = 241.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 902.488 ; gain = 241.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 902.488 ; gain = 241.605
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/ip/vio_sub/vio_sub/vio_sub_in_context.xdc] for cell 'sub_vio'
Finished Parsing XDC File [c:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/sources_1/ip/vio_sub/vio_sub/vio_sub_in_context.xdc] for cell 'sub_vio'
Parsing XDC File [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/constrs_1/new/const_zybo.xdc]
Finished Parsing XDC File [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/constrs_1/new/const_zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.srcs/constrs_1/new/const_zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/subtractorHW_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/subtractorHW_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 993.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 993.598 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'sub_vio' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1001.867 ; gain = 340.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1001.867 ; gain = 340.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sub_vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1001.867 ; gain = 340.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1001.867 ; gain = 340.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module subtractor_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1001.867 ; gain = 340.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1001.867 ; gain = 340.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1001.867 ; gain = 340.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1010.539 ; gain = 349.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.367 ; gain = 365.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.367 ; gain = 365.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.367 ; gain = 365.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.367 ; gain = 365.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.367 ; gain = 365.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.367 ; gain = 365.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_sub       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |vio_sub |     1|
|2     |LUT2    |     1|
|3     |LUT3    |     1|
|4     |LUT4    |     1|
|5     |LUT5    |     3|
|6     |LUT6    |     3|
|7     |IBUF    |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    19|
|2     |  sub    |subtractor_4bit |     9|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.367 ; gain = 365.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1026.367 ; gain = 266.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.367 ; gain = 365.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 1042.031 ; gain = 622.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab2_FAHW_Att2/Lab2_FAHW_Att2.runs/synth_1/subtractorHW.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file subtractorHW_utilization_synth.rpt -pb subtractorHW_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 11:16:38 2023...
