<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu28dr-ffvg1517-2-e</Part>
        <TopModelName>pps_synchronizer_control</TopModelName>
        <TargetClockPeriod>3.91</TargetClockPeriod>
        <ClockUncertainty>1.05</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>480</FF>
            <LUT>760</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2160</BRAM_18K>
            <DSP>4272</DSP>
            <FF>850560</FF>
            <LUT>425280</LUT>
            <URAM>80</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>load_secs_ctl</name>
            <Object>load_secs_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>load_ns_ctl</name>
            <Object>load_ns_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>load_subns_ctl</name>
            <Object>load_subns_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ns_per_clk_ctl</name>
            <Object>ns_per_clk_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subns_per_clk_ctl</name>
            <Object>subns_per_clk_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>delay_ns_ctl</name>
            <Object>delay_ns_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lockout_ctl</name>
            <Object>lockout_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rollover_thresh_ctl</name>
            <Object>rollover_thresh_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mode_ctl</name>
            <Object>mode_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>capture_mode_ctl</name>
            <Object>capture_mode_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sanity_mode_ctl</name>
            <Object>sanity_mode_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pps_sel_ctl</name>
            <Object>pps_sel_ctl</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>captured_secs_in</name>
            <Object>captured_secs_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>captured_ns_in</name>
            <Object>captured_ns_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>captured_subns_in</name>
            <Object>captured_subns_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>running_in</name>
            <Object>running_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>secs_in</name>
            <Object>secs_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ns_in</name>
            <Object>ns_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subns_in</name>
            <Object>subns_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>captured_in</name>
            <Object>captured_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>pps_synchronizer_control</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>pps_synchronizer_control</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="1">
            <ModuleName>pps_synchronizer_control</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>pps_synchronizer_control</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.91</TargetClockPeriod>
                    <ClockUncertainty>1.05</ClockUncertainty>
                    <EstimatedClockPeriod>1.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2160</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>480</FF>
                    <AVAIL_FF>850560</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>760</LUT>
                    <AVAIL_LUT>425280</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>80</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>4272</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export description="Create a counter synchronized to a 1PPS signal" display_name="PPS Synchronizer" library="mkidgen3" vendor="MazinLab" version="0.3"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="mode_reg" index="0" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="mode_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="counter_config_reg" index="1" direction="in" srcType="*" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="counter_config_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="counter_status_reg" index="2" direction="out" srcType="*" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="counter_status_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="counter_status_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="delay_ns_reg" index="3" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="delay_ns_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="load_secs_reg" index="4" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="load_secs_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="load_ns_reg" index="5" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="load_ns_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="load_subns_reg" index="6" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="load_subns_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="capture_secs_reg" index="7" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="capture_secs_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="capture_secs_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="capture_ns_reg" index="8" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="capture_ns_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="capture_ns_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="capture_subns_reg" index="9" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="capture_subns_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="capture_subns_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="current_secs_reg" index="10" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="current_secs_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="current_secs_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="current_ns_reg" index="11" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="current_ns_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="current_ns_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="current_subns_reg" index="12" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="current_subns_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="current_subns_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lockout_reg" index="13" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="lockout_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rollover_thresh_reg" index="14" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rollover_thresh_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="load_secs_ctl" index="15" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="load_secs_ctl" name="load_secs_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="load_ns_ctl" index="16" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="load_ns_ctl" name="load_ns_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="load_subns_ctl" index="17" direction="out" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="load_subns_ctl" name="load_subns_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ns_per_clk_ctl" index="18" direction="out" srcType="ap_uint&lt;6&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ns_per_clk_ctl" name="ns_per_clk_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="subns_per_clk_ctl" index="19" direction="out" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="subns_per_clk_ctl" name="subns_per_clk_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="delay_ns_ctl" index="20" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="delay_ns_ctl" name="delay_ns_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lockout_ctl" index="21" direction="out" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="lockout_ctl" name="lockout_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rollover_thresh_ctl" index="22" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="rollover_thresh_ctl" name="rollover_thresh_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mode_ctl" index="23" direction="out" srcType="ap_uint&lt;4&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="mode_ctl" name="mode_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="capture_mode_ctl" index="24" direction="out" srcType="ap_uint&lt;2&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="capture_mode_ctl" name="capture_mode_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sanity_mode_ctl" index="25" direction="out" srcType="ap_uint&lt;3&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="sanity_mode_ctl" name="sanity_mode_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pps_sel_ctl" index="26" direction="out" srcType="ap_uint&lt;3&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="pps_sel_ctl" name="pps_sel_ctl" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="captured_secs_in" index="27" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="captured_secs_in" name="captured_secs_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="captured_ns_in" index="28" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="captured_ns_in" name="captured_ns_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="captured_subns_in" index="29" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="captured_subns_in" name="captured_subns_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="running_in" index="30" direction="in" srcType="ap_uint&lt;1&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="running_in" name="running_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="secs_in" index="31" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="secs_in" name="secs_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ns_in" index="32" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ns_in" name="ns_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="subns_in" index="33" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="subns_in" name="subns_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="captured_in" index="34" direction="in" srcType="ap_uint&lt;1&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="captured_in" name="captured_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="mode_reg" access="W" description="Data signal of mode_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="mode_reg" access="W" description="Bit 31 to 0 of mode_reg"/>
                    </fields>
                </register>
                <register offset="0x18" name="counter_config_reg" access="W" description="Data signal of counter_config_reg" range="32">
                    <fields>
                        <field offset="0" width="16" name="counter_config_reg" access="W" description="Bit 15 to 0 of counter_config_reg"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="counter_status_reg" access="R" description="Data signal of counter_status_reg" range="32">
                    <fields>
                        <field offset="0" width="16" name="counter_status_reg" access="R" description="Bit 15 to 0 of counter_status_reg"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x24" name="counter_status_reg_ctrl" access="R" description="Control signal of counter_status_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="counter_status_reg_ap_vld" access="R" description="Control signal counter_status_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="delay_ns_reg" access="W" description="Data signal of delay_ns_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="delay_ns_reg" access="W" description="Bit 31 to 0 of delay_ns_reg"/>
                    </fields>
                </register>
                <register offset="0x30" name="load_secs_reg" access="W" description="Data signal of load_secs_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="load_secs_reg" access="W" description="Bit 31 to 0 of load_secs_reg"/>
                    </fields>
                </register>
                <register offset="0x38" name="load_ns_reg" access="W" description="Data signal of load_ns_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="load_ns_reg" access="W" description="Bit 31 to 0 of load_ns_reg"/>
                    </fields>
                </register>
                <register offset="0x40" name="load_subns_reg" access="W" description="Data signal of load_subns_reg" range="32">
                    <fields>
                        <field offset="0" width="8" name="load_subns_reg" access="W" description="Bit 7 to 0 of load_subns_reg"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="capture_secs_reg" access="R" description="Data signal of capture_secs_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="capture_secs_reg" access="R" description="Bit 31 to 0 of capture_secs_reg"/>
                    </fields>
                </register>
                <register offset="0x4c" name="capture_secs_reg_ctrl" access="R" description="Control signal of capture_secs_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="capture_secs_reg_ap_vld" access="R" description="Control signal capture_secs_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="capture_ns_reg" access="R" description="Data signal of capture_ns_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="capture_ns_reg" access="R" description="Bit 31 to 0 of capture_ns_reg"/>
                    </fields>
                </register>
                <register offset="0x5c" name="capture_ns_reg_ctrl" access="R" description="Control signal of capture_ns_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="capture_ns_reg_ap_vld" access="R" description="Control signal capture_ns_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="capture_subns_reg" access="R" description="Data signal of capture_subns_reg" range="32">
                    <fields>
                        <field offset="0" width="8" name="capture_subns_reg" access="R" description="Bit 7 to 0 of capture_subns_reg"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x6c" name="capture_subns_reg_ctrl" access="R" description="Control signal of capture_subns_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="capture_subns_reg_ap_vld" access="R" description="Control signal capture_subns_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="current_secs_reg" access="R" description="Data signal of current_secs_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="current_secs_reg" access="R" description="Bit 31 to 0 of current_secs_reg"/>
                    </fields>
                </register>
                <register offset="0x7c" name="current_secs_reg_ctrl" access="R" description="Control signal of current_secs_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="current_secs_reg_ap_vld" access="R" description="Control signal current_secs_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="current_ns_reg" access="R" description="Data signal of current_ns_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="current_ns_reg" access="R" description="Bit 31 to 0 of current_ns_reg"/>
                    </fields>
                </register>
                <register offset="0x8c" name="current_ns_reg_ctrl" access="R" description="Control signal of current_ns_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="current_ns_reg_ap_vld" access="R" description="Control signal current_ns_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="current_subns_reg" access="R" description="Data signal of current_subns_reg" range="32">
                    <fields>
                        <field offset="0" width="8" name="current_subns_reg" access="R" description="Bit 7 to 0 of current_subns_reg"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x9c" name="current_subns_reg_ctrl" access="R" description="Control signal of current_subns_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="current_subns_reg_ap_vld" access="R" description="Control signal current_subns_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="lockout_reg" access="W" description="Data signal of lockout_reg" range="32">
                    <fields>
                        <field offset="0" width="16" name="lockout_reg" access="W" description="Bit 15 to 0 of lockout_reg"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="rollover_thresh_reg" access="W" description="Data signal of rollover_thresh_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="rollover_thresh_reg" access="W" description="Bit 31 to 0 of rollover_thresh_reg"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="mode_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="counter_config_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="counter_status_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="delay_ns_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="load_secs_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="load_ns_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="load_subns_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="capture_secs_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="capture_ns_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="capture_subns_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="current_secs_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="current_ns_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="current_subns_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="lockout_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="rollover_thresh_reg"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="load_secs_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="load_secs_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>load_secs_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="load_secs_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="load_ns_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="load_ns_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>load_ns_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="load_ns_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="load_subns_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="load_subns_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>load_subns_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="load_subns_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ns_per_clk_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="ns_per_clk_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>ns_per_clk_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ns_per_clk_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subns_per_clk_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="subns_per_clk_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>subns_per_clk_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subns_per_clk_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="delay_ns_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="delay_ns_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>delay_ns_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="delay_ns_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lockout_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="lockout_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>lockout_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="lockout_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rollover_thresh_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="rollover_thresh_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>rollover_thresh_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rollover_thresh_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mode_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="mode_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>mode_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mode_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="capture_mode_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="capture_mode_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>capture_mode_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="capture_mode_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sanity_mode_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="sanity_mode_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>sanity_mode_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="sanity_mode_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pps_sel_ctl" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="pps_sel_ctl">DATA</portMap>
            </portMaps>
            <ports>
                <port>pps_sel_ctl</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="pps_sel_ctl"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="captured_secs_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="captured_secs_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>captured_secs_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="captured_secs_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="captured_ns_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="captured_ns_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>captured_ns_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="captured_ns_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="captured_subns_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="captured_subns_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>captured_subns_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="captured_subns_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="running_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="running_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>running_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="running_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="secs_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="secs_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>secs_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="secs_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ns_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ns_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>ns_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ns_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subns_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="subns_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>subns_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subns_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="captured_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="captured_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>captured_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="captured_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">mode_reg, 0x10, 32, W, Data signal of mode_reg, </column>
                    <column name="s_axi_control">counter_config_reg, 0x18, 32, W, Data signal of counter_config_reg, </column>
                    <column name="s_axi_control">counter_status_reg, 0x20, 32, R, Data signal of counter_status_reg, </column>
                    <column name="s_axi_control">counter_status_reg_ctrl, 0x24, 32, R, Control signal of counter_status_reg, 0=counter_status_reg_ap_vld</column>
                    <column name="s_axi_control">delay_ns_reg, 0x28, 32, W, Data signal of delay_ns_reg, </column>
                    <column name="s_axi_control">load_secs_reg, 0x30, 32, W, Data signal of load_secs_reg, </column>
                    <column name="s_axi_control">load_ns_reg, 0x38, 32, W, Data signal of load_ns_reg, </column>
                    <column name="s_axi_control">load_subns_reg, 0x40, 32, W, Data signal of load_subns_reg, </column>
                    <column name="s_axi_control">capture_secs_reg, 0x48, 32, R, Data signal of capture_secs_reg, </column>
                    <column name="s_axi_control">capture_secs_reg_ctrl, 0x4c, 32, R, Control signal of capture_secs_reg, 0=capture_secs_reg_ap_vld</column>
                    <column name="s_axi_control">capture_ns_reg, 0x58, 32, R, Data signal of capture_ns_reg, </column>
                    <column name="s_axi_control">capture_ns_reg_ctrl, 0x5c, 32, R, Control signal of capture_ns_reg, 0=capture_ns_reg_ap_vld</column>
                    <column name="s_axi_control">capture_subns_reg, 0x68, 32, R, Data signal of capture_subns_reg, </column>
                    <column name="s_axi_control">capture_subns_reg_ctrl, 0x6c, 32, R, Control signal of capture_subns_reg, 0=capture_subns_reg_ap_vld</column>
                    <column name="s_axi_control">current_secs_reg, 0x78, 32, R, Data signal of current_secs_reg, </column>
                    <column name="s_axi_control">current_secs_reg_ctrl, 0x7c, 32, R, Control signal of current_secs_reg, 0=current_secs_reg_ap_vld</column>
                    <column name="s_axi_control">current_ns_reg, 0x88, 32, R, Data signal of current_ns_reg, </column>
                    <column name="s_axi_control">current_ns_reg_ctrl, 0x8c, 32, R, Control signal of current_ns_reg, 0=current_ns_reg_ap_vld</column>
                    <column name="s_axi_control">current_subns_reg, 0x98, 32, R, Data signal of current_subns_reg, </column>
                    <column name="s_axi_control">current_subns_reg_ctrl, 0x9c, 32, R, Control signal of current_subns_reg, 0=current_subns_reg_ap_vld</column>
                    <column name="s_axi_control">lockout_reg, 0xa8, 32, W, Data signal of lockout_reg, </column>
                    <column name="s_axi_control">rollover_thresh_reg, 0xb0, 32, W, Data signal of rollover_thresh_reg, </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="capture_mode_ctl">ap_none, 2, , </column>
                    <column name="captured_in">ap_none, 1, , </column>
                    <column name="captured_ns_in">ap_none, 32, , </column>
                    <column name="captured_secs_in">ap_none, 32, , </column>
                    <column name="captured_subns_in">ap_none, 8, , </column>
                    <column name="delay_ns_ctl">ap_none, 32, , </column>
                    <column name="load_ns_ctl">ap_none, 32, , </column>
                    <column name="load_secs_ctl">ap_none, 32, , </column>
                    <column name="load_subns_ctl">ap_none, 8, , </column>
                    <column name="lockout_ctl">ap_none, 16, , </column>
                    <column name="mode_ctl">ap_none, 4, , </column>
                    <column name="ns_in">ap_none, 32, , </column>
                    <column name="ns_per_clk_ctl">ap_none, 6, , </column>
                    <column name="pps_sel_ctl">ap_none, 3, , </column>
                    <column name="rollover_thresh_ctl">ap_none, 32, , </column>
                    <column name="running_in">ap_none, 1, , </column>
                    <column name="sanity_mode_ctl">ap_none, 3, , </column>
                    <column name="secs_in">ap_none, 32, , </column>
                    <column name="subns_in">ap_none, 8, , </column>
                    <column name="subns_per_clk_ctl">ap_none, 8, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="mode_reg">in, pointer</column>
                    <column name="counter_config_reg">in, pointer</column>
                    <column name="counter_status_reg">out, pointer</column>
                    <column name="delay_ns_reg">in, unsigned int*</column>
                    <column name="load_secs_reg">in, unsigned int*</column>
                    <column name="load_ns_reg">in, unsigned int*</column>
                    <column name="load_subns_reg">in, unsigned char*</column>
                    <column name="capture_secs_reg">out, unsigned int*</column>
                    <column name="capture_ns_reg">out, unsigned int*</column>
                    <column name="capture_subns_reg">out, unsigned char*</column>
                    <column name="current_secs_reg">out, unsigned int*</column>
                    <column name="current_ns_reg">out, unsigned int*</column>
                    <column name="current_subns_reg">out, unsigned char*</column>
                    <column name="lockout_reg">in, unsigned short*</column>
                    <column name="rollover_thresh_reg">in, unsigned int*</column>
                    <column name="load_secs_ctl">out, unsigned int&amp;</column>
                    <column name="load_ns_ctl">out, unsigned int&amp;</column>
                    <column name="load_subns_ctl">out, unsigned char&amp;</column>
                    <column name="ns_per_clk_ctl">out, ap_uint&lt;6&gt;&amp;</column>
                    <column name="subns_per_clk_ctl">out, unsigned char&amp;</column>
                    <column name="delay_ns_ctl">out, unsigned int&amp;</column>
                    <column name="lockout_ctl">out, unsigned short&amp;</column>
                    <column name="rollover_thresh_ctl">out, unsigned int&amp;</column>
                    <column name="mode_ctl">out, ap_uint&lt;4&gt;&amp;</column>
                    <column name="capture_mode_ctl">out, ap_uint&lt;2&gt;&amp;</column>
                    <column name="sanity_mode_ctl">out, ap_uint&lt;3&gt;&amp;</column>
                    <column name="pps_sel_ctl">out, ap_uint&lt;3&gt;&amp;</column>
                    <column name="captured_secs_in">in, unsigned int*</column>
                    <column name="captured_ns_in">in, unsigned int*</column>
                    <column name="captured_subns_in">in, unsigned char*</column>
                    <column name="running_in">in, ap_uint&lt;1&gt;*</column>
                    <column name="secs_in">in, unsigned int*</column>
                    <column name="ns_in">in, unsigned int*</column>
                    <column name="subns_in">in, unsigned char*</column>
                    <column name="captured_in">in, ap_uint&lt;1&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="mode_reg">s_axi_control, register, name=mode_reg offset=0x10 range=32, </column>
                    <column name="counter_config_reg">s_axi_control, register, name=counter_config_reg offset=0x18 range=32, </column>
                    <column name="counter_status_reg">s_axi_control, register, name=counter_status_reg offset=0x20 range=32, </column>
                    <column name="counter_status_reg">s_axi_control, register, name=counter_status_reg_ctrl offset=0x24 range=32, </column>
                    <column name="delay_ns_reg">s_axi_control, register, name=delay_ns_reg offset=0x28 range=32, </column>
                    <column name="load_secs_reg">s_axi_control, register, name=load_secs_reg offset=0x30 range=32, </column>
                    <column name="load_ns_reg">s_axi_control, register, name=load_ns_reg offset=0x38 range=32, </column>
                    <column name="load_subns_reg">s_axi_control, register, name=load_subns_reg offset=0x40 range=32, </column>
                    <column name="capture_secs_reg">s_axi_control, register, name=capture_secs_reg offset=0x48 range=32, </column>
                    <column name="capture_secs_reg">s_axi_control, register, name=capture_secs_reg_ctrl offset=0x4c range=32, </column>
                    <column name="capture_ns_reg">s_axi_control, register, name=capture_ns_reg offset=0x58 range=32, </column>
                    <column name="capture_ns_reg">s_axi_control, register, name=capture_ns_reg_ctrl offset=0x5c range=32, </column>
                    <column name="capture_subns_reg">s_axi_control, register, name=capture_subns_reg offset=0x68 range=32, </column>
                    <column name="capture_subns_reg">s_axi_control, register, name=capture_subns_reg_ctrl offset=0x6c range=32, </column>
                    <column name="current_secs_reg">s_axi_control, register, name=current_secs_reg offset=0x78 range=32, </column>
                    <column name="current_secs_reg">s_axi_control, register, name=current_secs_reg_ctrl offset=0x7c range=32, </column>
                    <column name="current_ns_reg">s_axi_control, register, name=current_ns_reg offset=0x88 range=32, </column>
                    <column name="current_ns_reg">s_axi_control, register, name=current_ns_reg_ctrl offset=0x8c range=32, </column>
                    <column name="current_subns_reg">s_axi_control, register, name=current_subns_reg offset=0x98 range=32, </column>
                    <column name="current_subns_reg">s_axi_control, register, name=current_subns_reg_ctrl offset=0x9c range=32, </column>
                    <column name="lockout_reg">s_axi_control, register, name=lockout_reg offset=0xa8 range=32, </column>
                    <column name="rollover_thresh_reg">s_axi_control, register, name=rollover_thresh_reg offset=0xb0 range=32, </column>
                    <column name="load_secs_ctl">load_secs_ctl, port, , </column>
                    <column name="load_ns_ctl">load_ns_ctl, port, , </column>
                    <column name="load_subns_ctl">load_subns_ctl, port, , </column>
                    <column name="ns_per_clk_ctl">ns_per_clk_ctl, port, , </column>
                    <column name="subns_per_clk_ctl">subns_per_clk_ctl, port, , </column>
                    <column name="delay_ns_ctl">delay_ns_ctl, port, , </column>
                    <column name="lockout_ctl">lockout_ctl, port, , </column>
                    <column name="rollover_thresh_ctl">rollover_thresh_ctl, port, , </column>
                    <column name="mode_ctl">mode_ctl, port, , </column>
                    <column name="capture_mode_ctl">capture_mode_ctl, port, , </column>
                    <column name="sanity_mode_ctl">sanity_mode_ctl, port, , </column>
                    <column name="pps_sel_ctl">pps_sel_ctl, port, , </column>
                    <column name="captured_secs_in">captured_secs_in, port, , </column>
                    <column name="captured_ns_in">captured_ns_in, port, , </column>
                    <column name="captured_subns_in">captured_subns_in, port, , </column>
                    <column name="running_in">running_in, port, , </column>
                    <column name="secs_in">secs_in, port, , </column>
                    <column name="ns_in">ns_in, port, , </column>
                    <column name="subns_in">subns_in, port, , </column>
                    <column name="captured_in">captured_in, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="src/toplevel.cpp:49" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_ctrl_none port = return"/>
        <Pragma type="interface" location="src/toplevel.cpp:51" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = mode_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:52" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = counter_config_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:53" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = counter_status_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:54" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = delay_ns_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:55" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = load_secs_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:56" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = load_ns_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:57" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = load_subns_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:58" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = capture_secs_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:59" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = capture_ns_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:60" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = capture_subns_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:61" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = current_secs_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:62" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = current_ns_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:63" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = current_subns_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:64" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = lockout_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:65" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = s_axilite port = rollover_thresh_reg"/>
        <Pragma type="interface" location="src/toplevel.cpp:67" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = load_secs_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:68" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = load_ns_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:69" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = load_subns_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:70" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = ns_per_clk_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:71" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = subns_per_clk_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:72" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = delay_ns_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:73" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = lockout_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:74" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = rollover_thresh_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:75" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = mode_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:76" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = capture_mode_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:77" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = sanity_mode_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:78" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = pps_sel_ctl"/>
        <Pragma type="interface" location="src/toplevel.cpp:79" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = captured_secs_in"/>
        <Pragma type="interface" location="src/toplevel.cpp:80" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = captured_ns_in"/>
        <Pragma type="interface" location="src/toplevel.cpp:81" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = captured_subns_in"/>
        <Pragma type="interface" location="src/toplevel.cpp:82" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = running_in"/>
        <Pragma type="interface" location="src/toplevel.cpp:83" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = secs_in"/>
        <Pragma type="interface" location="src/toplevel.cpp:84" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = ns_in"/>
        <Pragma type="interface" location="src/toplevel.cpp:85" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = subns_in"/>
        <Pragma type="interface" location="src/toplevel.cpp:86" status="valid" parentFunction="pps_synchronizer_control" variable="" isDirective="0" options="mode = ap_none port = captured_in"/>
    </PragmaReport>
</profile>

