#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 19 16:57:13 2019
# Process ID: 30590
# Current directory: /home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1
# Command line: vivado -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: /home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/Main.vds
# Journal file: /home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30605 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.523 ; gain = 171.098 ; free physical = 756 ; free virtual = 14226
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:22]
INFO: [Synth 8-3491] module 'CPU' declared at '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:6' bound to instance 'temp_CPU' of component 'CPU' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:99]
INFO: [Synth 8-638] synthesizing module 'CPU' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:23]
INFO: [Synth 8-226] default block is never used [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:162]
INFO: [Synth 8-226] default block is never used [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:171]
INFO: [Synth 8-226] default block is never used [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:180]
WARNING: [Synth 8-614] signal 'program_select' is read in the process but is not in the sensitivity list [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'CPU' (1#1) [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:23]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/.Xil/Vivado-30590-indus/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'Prog_Mem' of component 'dist_mem_gen_0' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:117]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/.Xil/Vivado-30590-indus/realtime/dist_mem_gen_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'dist_mem_gen_1' declared at '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/.Xil/Vivado-30590-indus/realtime/dist_mem_gen_1_stub.vhdl:5' bound to instance 'data_Mem' of component 'dist_mem_gen_1' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:123]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/.Xil/Vivado-30590-indus/realtime/dist_mem_gen_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Clock_Generator' declared at '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/freq_divider.vhd:47' bound to instance 'div' of component 'Clock_Generator' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Clock_Generator' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/freq_divider.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Clock_Generator' (2#1) [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/freq_divider.vhd:54]
INFO: [Synth 8-3491] module 'display_interface' declared at '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/display_interface.vhd:35' bound to instance 'display' of component 'display_interface' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:139]
INFO: [Synth 8-638] synthesizing module 'display_interface' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/display_interface.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'display_interface' (3#1) [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/display_interface.vhd:47]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer_reset' of component 'debounce' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:154]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer_step' of component 'debounce' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:161]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer_go' of component 'debounce' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'Main' (5#1) [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:22]
WARNING: [Synth 8-3331] design display_interface has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.992 ; gain = 212.566 ; free physical = 711 ; free virtual = 14183
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.992 ; gain = 212.566 ; free physical = 711 ; free virtual = 14183
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'Prog_Mem' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:117]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_1' instantiated as 'data_Mem' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd:123]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/.Xil/Vivado-30590-indus/dcp/dist_mem_gen_1_in_context.xdc] for cell 'data_Mem'
Finished Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/.Xil/Vivado-30590-indus/dcp/dist_mem_gen_1_in_context.xdc] for cell 'data_Mem'
Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/.Xil/Vivado-30590-indus/dcp_2/dist_mem_gen_0_in_context.xdc] for cell 'Prog_Mem'
Finished Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/.Xil/Vivado-30590-indus/dcp_2/dist_mem_gen_0_in_context.xdc] for cell 'Prog_Mem'
Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/constrs_1/imports/Lab-6 initial/lab8usb.xdc]
Finished Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/constrs_1/imports/Lab-6 initial/lab8usb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/constrs_1/imports/Lab-6 initial/lab8usb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.738 ; gain = 0.000 ; free physical = 535 ; free virtual = 14009
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'data_Mem' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.738 ; gain = 584.312 ; free physical = 532 ; free virtual = 14006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.738 ; gain = 584.312 ; free physical = 532 ; free virtual = 14006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Prog_Mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.738 ; gain = 584.312 ; free physical = 532 ; free virtual = 14006
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'state_reg[1:0]' into 'fsm_state_reg[1:0]' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:102]
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "admem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "admem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instr_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flags" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'dtmem_reg' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'admem_reg' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'i_decoded_reg' [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1506.738 ; gain = 584.312 ; free physical = 516 ; free virtual = 13990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  11 Input     32 Bit        Muxes := 15    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  11 Input     32 Bit        Muxes := 15    
	   8 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 15    
Module Clock_Generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.738 ; gain = 584.312 ; free physical = 461 ; free virtual = 13938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.738 ; gain = 584.312 ; free physical = 429 ; free virtual = 13913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 313 ; free virtual = 13797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 313 ; free virtual = 13796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 312 ; free virtual = 13796
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 312 ; free virtual = 13796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 312 ; free virtual = 13796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 312 ; free virtual = 13796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 312 ; free virtual = 13796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 312 ; free virtual = 13796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |dist_mem_gen_0_bbox |     1|
|2     |dist_mem_gen_1_bbox |     1|
|3     |BUFG                |     2|
|4     |CARRY4              |    74|
|5     |LUT1                |   101|
|6     |LUT2                |   100|
|7     |LUT3                |   109|
|8     |LUT4                |    88|
|9     |LUT5                |   143|
|10    |LUT6                |   855|
|11    |MUXF7               |   169|
|12    |MUXF8               |    64|
|13    |FDCE                |    34|
|14    |FDPE                |     3|
|15    |FDRE                |   508|
|16    |LD                  |    64|
|17    |LDC                 |     7|
|18    |IBUF                |    15|
|19    |OBUF                |    16|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |  2416|
|2     |  debouncer_step |debounce        |    10|
|3     |  div            |Clock_Generator |    54|
|4     |  temp_CPU       |CPU             |  2252|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.551 ; gain = 666.125 ; free physical = 312 ; free virtual = 13796
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1588.551 ; gain = 187.281 ; free physical = 312 ; free virtual = 13796
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1588.559 ; gain = 666.133 ; free physical = 312 ; free virtual = 13796
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main' is not ideal for floorplanning, since the cellview 'CPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1620.566 ; gain = 607.625 ; free physical = 312 ; free virtual = 13798
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/synth_1/Main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1644.578 ; gain = 0.000 ; free physical = 311 ; free virtual = 13798
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 16:57:59 2019...
