
Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080026b4  080026b4  000126b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026d4  080026d4  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  080026d4  080026d4  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  080026d4  080026d4  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026d4  080026d4  000126d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026d8  080026d8  000126d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  080026dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000024  08002700  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002700  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009461  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ae1  00000000  00000000  000294ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a30  00000000  00000000  0002af90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000920  00000000  00000000  0002b9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017038  00000000  00000000  0002c2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bf7e  00000000  00000000  00043318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082404  00000000  00000000  0004f296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d169a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027d8  00000000  00000000  000d16f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	0800269c 	.word	0x0800269c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	0800269c 	.word	0x0800269c

0800014c <button_reading>:

static uint8_t counter_button_pressed_1s[NO_OF_BUTTONS];

int button_flag[NO_OF_BUTTONS] = {0, 0, 0};

void button_reading(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e073      	b.n	8000240 <button_reading+0xf4>
		debounce_buffer3[i] = debounce_buffer2[i];
 8000158:	4a3d      	ldr	r2, [pc, #244]	; (8000250 <button_reading+0x104>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4413      	add	r3, r2
 800015e:	7819      	ldrb	r1, [r3, #0]
 8000160:	4a3c      	ldr	r2, [pc, #240]	; (8000254 <button_reading+0x108>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	4413      	add	r3, r2
 8000166:	460a      	mov	r2, r1
 8000168:	701a      	strb	r2, [r3, #0]
		debounce_buffer2[i] = debounce_buffer1[i];
 800016a:	4a3b      	ldr	r2, [pc, #236]	; (8000258 <button_reading+0x10c>)
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	4413      	add	r3, r2
 8000170:	7819      	ldrb	r1, [r3, #0]
 8000172:	4a37      	ldr	r2, [pc, #220]	; (8000250 <button_reading+0x104>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	4413      	add	r3, r2
 8000178:	460a      	mov	r2, r1
 800017a:	701a      	strb	r2, [r3, #0]
		debounce_buffer1[i] = HAL_GPIO_ReadPin(GPIOA, 1u << (i + 1));
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	3301      	adds	r3, #1
 8000180:	2201      	movs	r2, #1
 8000182:	fa02 f303 	lsl.w	r3, r2, r3
 8000186:	b29b      	uxth	r3, r3
 8000188:	4619      	mov	r1, r3
 800018a:	4834      	ldr	r0, [pc, #208]	; (800025c <button_reading+0x110>)
 800018c:	f001 fa46 	bl	800161c <HAL_GPIO_ReadPin>
 8000190:	4603      	mov	r3, r0
 8000192:	4619      	mov	r1, r3
 8000194:	4a30      	ldr	r2, [pc, #192]	; (8000258 <button_reading+0x10c>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	4413      	add	r3, r2
 800019a:	460a      	mov	r2, r1
 800019c:	701a      	strb	r2, [r3, #0]
		if(debounce_buffer1[i] == debounce_buffer2[i] && debounce_buffer2[i] == debounce_buffer3[i]){
 800019e:	4a2e      	ldr	r2, [pc, #184]	; (8000258 <button_reading+0x10c>)
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	4413      	add	r3, r2
 80001a4:	781a      	ldrb	r2, [r3, #0]
 80001a6:	492a      	ldr	r1, [pc, #168]	; (8000250 <button_reading+0x104>)
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	440b      	add	r3, r1
 80001ac:	781b      	ldrb	r3, [r3, #0]
 80001ae:	429a      	cmp	r2, r3
 80001b0:	d143      	bne.n	800023a <button_reading+0xee>
 80001b2:	4a27      	ldr	r2, [pc, #156]	; (8000250 <button_reading+0x104>)
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	4413      	add	r3, r2
 80001b8:	781a      	ldrb	r2, [r3, #0]
 80001ba:	4926      	ldr	r1, [pc, #152]	; (8000254 <button_reading+0x108>)
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	440b      	add	r3, r1
 80001c0:	781b      	ldrb	r3, [r3, #0]
 80001c2:	429a      	cmp	r2, r3
 80001c4:	d139      	bne.n	800023a <button_reading+0xee>
			if(button_buffer[i] != debounce_buffer3[i]){
 80001c6:	4a26      	ldr	r2, [pc, #152]	; (8000260 <button_reading+0x114>)
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	4413      	add	r3, r2
 80001cc:	781a      	ldrb	r2, [r3, #0]
 80001ce:	4921      	ldr	r1, [pc, #132]	; (8000254 <button_reading+0x108>)
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	440b      	add	r3, r1
 80001d4:	781b      	ldrb	r3, [r3, #0]
 80001d6:	429a      	cmp	r2, r3
 80001d8:	d019      	beq.n	800020e <button_reading+0xc2>
				button_buffer[i] = debounce_buffer3[i];
 80001da:	4a1e      	ldr	r2, [pc, #120]	; (8000254 <button_reading+0x108>)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	4413      	add	r3, r2
 80001e0:	7819      	ldrb	r1, [r3, #0]
 80001e2:	4a1f      	ldr	r2, [pc, #124]	; (8000260 <button_reading+0x114>)
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	4413      	add	r3, r2
 80001e8:	460a      	mov	r2, r1
 80001ea:	701a      	strb	r2, [r3, #0]
				if(button_buffer[i] == BUTTON_IS_PRESSED){
 80001ec:	4a1c      	ldr	r2, [pc, #112]	; (8000260 <button_reading+0x114>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	4413      	add	r3, r2
 80001f2:	781b      	ldrb	r3, [r3, #0]
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d120      	bne.n	800023a <button_reading+0xee>
					counter_button_pressed_1s[i] = DURATION_AUTO_INCREASING/TIMER_CYCLE;
 80001f8:	4a1a      	ldr	r2, [pc, #104]	; (8000264 <button_reading+0x118>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4413      	add	r3, r2
 80001fe:	2232      	movs	r2, #50	; 0x32
 8000200:	701a      	strb	r2, [r3, #0]
					button_flag[i] = 1;
 8000202:	4a19      	ldr	r2, [pc, #100]	; (8000268 <button_reading+0x11c>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	2101      	movs	r1, #1
 8000208:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800020c:	e015      	b.n	800023a <button_reading+0xee>
				}
			} else {
				counter_button_pressed_1s[i]--;
 800020e:	4a15      	ldr	r2, [pc, #84]	; (8000264 <button_reading+0x118>)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	4413      	add	r3, r2
 8000214:	781b      	ldrb	r3, [r3, #0]
 8000216:	3b01      	subs	r3, #1
 8000218:	b2d9      	uxtb	r1, r3
 800021a:	4a12      	ldr	r2, [pc, #72]	; (8000264 <button_reading+0x118>)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	4413      	add	r3, r2
 8000220:	460a      	mov	r2, r1
 8000222:	701a      	strb	r2, [r3, #0]
				if(counter_button_pressed_1s[i] == 0){
 8000224:	4a0f      	ldr	r2, [pc, #60]	; (8000264 <button_reading+0x118>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	4413      	add	r3, r2
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	2b00      	cmp	r3, #0
 800022e:	d104      	bne.n	800023a <button_reading+0xee>
					button_buffer[i] = BUTTON_NORMAL;
 8000230:	4a0b      	ldr	r2, [pc, #44]	; (8000260 <button_reading+0x114>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4413      	add	r3, r2
 8000236:	2201      	movs	r2, #1
 8000238:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	3301      	adds	r3, #1
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2b02      	cmp	r3, #2
 8000244:	dd88      	ble.n	8000158 <button_reading+0xc>
				}
			}
		}
	}
}
 8000246:	bf00      	nop
 8000248:	bf00      	nop
 800024a:	3708      	adds	r7, #8
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000048 	.word	0x20000048
 8000254:	2000004c 	.word	0x2000004c
 8000258:	20000044 	.word	0x20000044
 800025c:	40010800 	.word	0x40010800
 8000260:	20000040 	.word	0x20000040
 8000264:	20000050 	.word	0x20000050
 8000268:	20000054 	.word	0x20000054

0800026c <fsm_automatic_run>:
 *  Created on: Oct 12, 2022
 *      Author: phamv
 */
#include "fsm_automatic.h"

void fsm_automatic_run(){
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
	switch (status) {
 8000270:	4bb1      	ldr	r3, [pc, #708]	; (8000538 <fsm_automatic_run+0x2cc>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	3b01      	subs	r3, #1
 8000276:	2b04      	cmp	r3, #4
 8000278:	f200 81d5 	bhi.w	8000626 <fsm_automatic_run+0x3ba>
 800027c:	a201      	add	r2, pc, #4	; (adr r2, 8000284 <fsm_automatic_run+0x18>)
 800027e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000282:	bf00      	nop
 8000284:	08000299 	.word	0x08000299
 8000288:	080002ef 	.word	0x080002ef
 800028c:	080003af 	.word	0x080003af
 8000290:	08000477 	.word	0x08000477
 8000294:	08000561 	.word	0x08000561
		case INIT:
			status = AUTO_RED1;
 8000298:	4ba7      	ldr	r3, [pc, #668]	; (8000538 <fsm_automatic_run+0x2cc>)
 800029a:	2202      	movs	r2, #2
 800029c:	601a      	str	r2, [r3, #0]
			setTimer1(config_green*1000);
 800029e:	4ba7      	ldr	r3, [pc, #668]	; (800053c <fsm_automatic_run+0x2d0>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002a6:	fb02 f303 	mul.w	r3, r2, r3
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 fd08 	bl	8000cc0 <setTimer1>
			counter_red = config_red;
 80002b0:	4ba3      	ldr	r3, [pc, #652]	; (8000540 <fsm_automatic_run+0x2d4>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4aa3      	ldr	r2, [pc, #652]	; (8000544 <fsm_automatic_run+0x2d8>)
 80002b6:	6013      	str	r3, [r2, #0]
			counter_green = config_green;
 80002b8:	4ba0      	ldr	r3, [pc, #640]	; (800053c <fsm_automatic_run+0x2d0>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4aa2      	ldr	r2, [pc, #648]	; (8000548 <fsm_automatic_run+0x2dc>)
 80002be:	6013      	str	r3, [r2, #0]
			display_traffic_7SEG(0, counter_red--);
 80002c0:	4ba0      	ldr	r3, [pc, #640]	; (8000544 <fsm_automatic_run+0x2d8>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	1e5a      	subs	r2, r3, #1
 80002c6:	499f      	ldr	r1, [pc, #636]	; (8000544 <fsm_automatic_run+0x2d8>)
 80002c8:	600a      	str	r2, [r1, #0]
 80002ca:	4619      	mov	r1, r3
 80002cc:	2000      	movs	r0, #0
 80002ce:	f000 fded 	bl	8000eac <display_traffic_7SEG>
			display_traffic_7SEG(1, counter_green--);
 80002d2:	4b9d      	ldr	r3, [pc, #628]	; (8000548 <fsm_automatic_run+0x2dc>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	1e5a      	subs	r2, r3, #1
 80002d8:	499b      	ldr	r1, [pc, #620]	; (8000548 <fsm_automatic_run+0x2dc>)
 80002da:	600a      	str	r2, [r1, #0]
 80002dc:	4619      	mov	r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	f000 fde4 	bl	8000eac <display_traffic_7SEG>
			setTimer2(1000);
 80002e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002e8:	f000 fd06 	bl	8000cf8 <setTimer2>
			break;
 80002ec:	e1a4      	b.n	8000638 <fsm_automatic_run+0x3cc>
		case AUTO_RED1:
			//turn on red1 and green2
			set_traffic1_red();
 80002ee:	f000 fd4d 	bl	8000d8c <set_traffic1_red>
			set_traffic2_green();
 80002f2:	f000 fd93 	bl	8000e1c <set_traffic2_green>
			if(timer1_flag){
 80002f6:	4b95      	ldr	r3, [pc, #596]	; (800054c <fsm_automatic_run+0x2e0>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d025      	beq.n	800034a <fsm_automatic_run+0xde>
				status = AUTO_RED2;
 80002fe:	4b8e      	ldr	r3, [pc, #568]	; (8000538 <fsm_automatic_run+0x2cc>)
 8000300:	2203      	movs	r2, #3
 8000302:	601a      	str	r2, [r3, #0]
				setTimer1(config_yellow*1000);
 8000304:	4b92      	ldr	r3, [pc, #584]	; (8000550 <fsm_automatic_run+0x2e4>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800030c:	fb02 f303 	mul.w	r3, r2, r3
 8000310:	4618      	mov	r0, r3
 8000312:	f000 fcd5 	bl	8000cc0 <setTimer1>
				counter_yellow = config_yellow;
 8000316:	4b8e      	ldr	r3, [pc, #568]	; (8000550 <fsm_automatic_run+0x2e4>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4a8e      	ldr	r2, [pc, #568]	; (8000554 <fsm_automatic_run+0x2e8>)
 800031c:	6013      	str	r3, [r2, #0]
				display_traffic_7SEG(0, counter_red--);
 800031e:	4b89      	ldr	r3, [pc, #548]	; (8000544 <fsm_automatic_run+0x2d8>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	1e5a      	subs	r2, r3, #1
 8000324:	4987      	ldr	r1, [pc, #540]	; (8000544 <fsm_automatic_run+0x2d8>)
 8000326:	600a      	str	r2, [r1, #0]
 8000328:	4619      	mov	r1, r3
 800032a:	2000      	movs	r0, #0
 800032c:	f000 fdbe 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_yellow--);
 8000330:	4b88      	ldr	r3, [pc, #544]	; (8000554 <fsm_automatic_run+0x2e8>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	1e5a      	subs	r2, r3, #1
 8000336:	4987      	ldr	r1, [pc, #540]	; (8000554 <fsm_automatic_run+0x2e8>)
 8000338:	600a      	str	r2, [r1, #0]
 800033a:	4619      	mov	r1, r3
 800033c:	2001      	movs	r0, #1
 800033e:	f000 fdb5 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 8000342:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000346:	f000 fcd7 	bl	8000cf8 <setTimer2>
			}
			if(timer2_flag){
 800034a:	4b83      	ldr	r3, [pc, #524]	; (8000558 <fsm_automatic_run+0x2ec>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d015      	beq.n	800037e <fsm_automatic_run+0x112>
				display_traffic_7SEG(0, counter_red--);
 8000352:	4b7c      	ldr	r3, [pc, #496]	; (8000544 <fsm_automatic_run+0x2d8>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	1e5a      	subs	r2, r3, #1
 8000358:	497a      	ldr	r1, [pc, #488]	; (8000544 <fsm_automatic_run+0x2d8>)
 800035a:	600a      	str	r2, [r1, #0]
 800035c:	4619      	mov	r1, r3
 800035e:	2000      	movs	r0, #0
 8000360:	f000 fda4 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_green--);
 8000364:	4b78      	ldr	r3, [pc, #480]	; (8000548 <fsm_automatic_run+0x2dc>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	1e5a      	subs	r2, r3, #1
 800036a:	4977      	ldr	r1, [pc, #476]	; (8000548 <fsm_automatic_run+0x2dc>)
 800036c:	600a      	str	r2, [r1, #0]
 800036e:	4619      	mov	r1, r3
 8000370:	2001      	movs	r0, #1
 8000372:	f000 fd9b 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 8000376:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800037a:	f000 fcbd 	bl	8000cf8 <setTimer2>
			}
			if(button_flag[0] == 1){
 800037e:	4b77      	ldr	r3, [pc, #476]	; (800055c <fsm_automatic_run+0x2f0>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2b01      	cmp	r3, #1
 8000384:	f040 8151 	bne.w	800062a <fsm_automatic_run+0x3be>
				button_flag[0] = 0;
 8000388:	4b74      	ldr	r3, [pc, #464]	; (800055c <fsm_automatic_run+0x2f0>)
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
				status = MAN_RED;
 800038e:	4b6a      	ldr	r3, [pc, #424]	; (8000538 <fsm_automatic_run+0x2cc>)
 8000390:	220c      	movs	r2, #12
 8000392:	601a      	str	r2, [r3, #0]
				counter_red = config_red;
 8000394:	4b6a      	ldr	r3, [pc, #424]	; (8000540 <fsm_automatic_run+0x2d4>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a6a      	ldr	r2, [pc, #424]	; (8000544 <fsm_automatic_run+0x2d8>)
 800039a:	6013      	str	r3, [r2, #0]
				set_traffic1_red();
 800039c:	f000 fcf6 	bl	8000d8c <set_traffic1_red>
				set_traffic2_red();
 80003a0:	f000 fd0c 	bl	8000dbc <set_traffic2_red>
				setTimer1(500);
 80003a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003a8:	f000 fc8a 	bl	8000cc0 <setTimer1>
			}
			break;
 80003ac:	e13d      	b.n	800062a <fsm_automatic_run+0x3be>
		case AUTO_RED2:
			//turn on red1 and yellow2
			set_traffic1_red();
 80003ae:	f000 fced 	bl	8000d8c <set_traffic1_red>
			set_traffic2_yellow();
 80003b2:	f000 fd63 	bl	8000e7c <set_traffic2_yellow>
			if(timer1_flag){
 80003b6:	4b65      	ldr	r3, [pc, #404]	; (800054c <fsm_automatic_run+0x2e0>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d029      	beq.n	8000412 <fsm_automatic_run+0x1a6>
				status = AUTO_GREEN;
 80003be:	4b5e      	ldr	r3, [pc, #376]	; (8000538 <fsm_automatic_run+0x2cc>)
 80003c0:	2204      	movs	r2, #4
 80003c2:	601a      	str	r2, [r3, #0]
				setTimer1(config_green*1000);
 80003c4:	4b5d      	ldr	r3, [pc, #372]	; (800053c <fsm_automatic_run+0x2d0>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003cc:	fb02 f303 	mul.w	r3, r2, r3
 80003d0:	4618      	mov	r0, r3
 80003d2:	f000 fc75 	bl	8000cc0 <setTimer1>
				counter_red = config_red;
 80003d6:	4b5a      	ldr	r3, [pc, #360]	; (8000540 <fsm_automatic_run+0x2d4>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4a5a      	ldr	r2, [pc, #360]	; (8000544 <fsm_automatic_run+0x2d8>)
 80003dc:	6013      	str	r3, [r2, #0]
				counter_green = config_green;
 80003de:	4b57      	ldr	r3, [pc, #348]	; (800053c <fsm_automatic_run+0x2d0>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	4a59      	ldr	r2, [pc, #356]	; (8000548 <fsm_automatic_run+0x2dc>)
 80003e4:	6013      	str	r3, [r2, #0]
				display_traffic_7SEG(0, counter_green--);
 80003e6:	4b58      	ldr	r3, [pc, #352]	; (8000548 <fsm_automatic_run+0x2dc>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	1e5a      	subs	r2, r3, #1
 80003ec:	4956      	ldr	r1, [pc, #344]	; (8000548 <fsm_automatic_run+0x2dc>)
 80003ee:	600a      	str	r2, [r1, #0]
 80003f0:	4619      	mov	r1, r3
 80003f2:	2000      	movs	r0, #0
 80003f4:	f000 fd5a 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_red--);
 80003f8:	4b52      	ldr	r3, [pc, #328]	; (8000544 <fsm_automatic_run+0x2d8>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	1e5a      	subs	r2, r3, #1
 80003fe:	4951      	ldr	r1, [pc, #324]	; (8000544 <fsm_automatic_run+0x2d8>)
 8000400:	600a      	str	r2, [r1, #0]
 8000402:	4619      	mov	r1, r3
 8000404:	2001      	movs	r0, #1
 8000406:	f000 fd51 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 800040a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800040e:	f000 fc73 	bl	8000cf8 <setTimer2>
			}
			if(timer2_flag){
 8000412:	4b51      	ldr	r3, [pc, #324]	; (8000558 <fsm_automatic_run+0x2ec>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	2b00      	cmp	r3, #0
 8000418:	d015      	beq.n	8000446 <fsm_automatic_run+0x1da>
				display_traffic_7SEG(0, counter_red--);
 800041a:	4b4a      	ldr	r3, [pc, #296]	; (8000544 <fsm_automatic_run+0x2d8>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	1e5a      	subs	r2, r3, #1
 8000420:	4948      	ldr	r1, [pc, #288]	; (8000544 <fsm_automatic_run+0x2d8>)
 8000422:	600a      	str	r2, [r1, #0]
 8000424:	4619      	mov	r1, r3
 8000426:	2000      	movs	r0, #0
 8000428:	f000 fd40 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_yellow--);
 800042c:	4b49      	ldr	r3, [pc, #292]	; (8000554 <fsm_automatic_run+0x2e8>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	1e5a      	subs	r2, r3, #1
 8000432:	4948      	ldr	r1, [pc, #288]	; (8000554 <fsm_automatic_run+0x2e8>)
 8000434:	600a      	str	r2, [r1, #0]
 8000436:	4619      	mov	r1, r3
 8000438:	2001      	movs	r0, #1
 800043a:	f000 fd37 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 800043e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000442:	f000 fc59 	bl	8000cf8 <setTimer2>
			}
			if(button_flag[0] == 1){
 8000446:	4b45      	ldr	r3, [pc, #276]	; (800055c <fsm_automatic_run+0x2f0>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	2b01      	cmp	r3, #1
 800044c:	f040 80ef 	bne.w	800062e <fsm_automatic_run+0x3c2>
				button_flag[0] = 0;
 8000450:	4b42      	ldr	r3, [pc, #264]	; (800055c <fsm_automatic_run+0x2f0>)
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
				status = MAN_RED;
 8000456:	4b38      	ldr	r3, [pc, #224]	; (8000538 <fsm_automatic_run+0x2cc>)
 8000458:	220c      	movs	r2, #12
 800045a:	601a      	str	r2, [r3, #0]
				counter_red = config_red;
 800045c:	4b38      	ldr	r3, [pc, #224]	; (8000540 <fsm_automatic_run+0x2d4>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a38      	ldr	r2, [pc, #224]	; (8000544 <fsm_automatic_run+0x2d8>)
 8000462:	6013      	str	r3, [r2, #0]
				set_traffic1_red();
 8000464:	f000 fc92 	bl	8000d8c <set_traffic1_red>
				set_traffic2_red();
 8000468:	f000 fca8 	bl	8000dbc <set_traffic2_red>
				setTimer1(500);
 800046c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000470:	f000 fc26 	bl	8000cc0 <setTimer1>
			}
			break;
 8000474:	e0db      	b.n	800062e <fsm_automatic_run+0x3c2>
		case AUTO_GREEN:
			//turn on green1 and red2
			set_traffic1_green();
 8000476:	f000 fcb9 	bl	8000dec <set_traffic1_green>
			set_traffic2_red();
 800047a:	f000 fc9f 	bl	8000dbc <set_traffic2_red>
			if(timer1_flag){
 800047e:	4b33      	ldr	r3, [pc, #204]	; (800054c <fsm_automatic_run+0x2e0>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d025      	beq.n	80004d2 <fsm_automatic_run+0x266>
				status = AUTO_YELLOW;
 8000486:	4b2c      	ldr	r3, [pc, #176]	; (8000538 <fsm_automatic_run+0x2cc>)
 8000488:	2205      	movs	r2, #5
 800048a:	601a      	str	r2, [r3, #0]
				setTimer1(config_yellow*1000);
 800048c:	4b30      	ldr	r3, [pc, #192]	; (8000550 <fsm_automatic_run+0x2e4>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000494:	fb02 f303 	mul.w	r3, r2, r3
 8000498:	4618      	mov	r0, r3
 800049a:	f000 fc11 	bl	8000cc0 <setTimer1>
				counter_yellow = config_yellow;
 800049e:	4b2c      	ldr	r3, [pc, #176]	; (8000550 <fsm_automatic_run+0x2e4>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4a2c      	ldr	r2, [pc, #176]	; (8000554 <fsm_automatic_run+0x2e8>)
 80004a4:	6013      	str	r3, [r2, #0]
				display_traffic_7SEG(0, counter_yellow--);
 80004a6:	4b2b      	ldr	r3, [pc, #172]	; (8000554 <fsm_automatic_run+0x2e8>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	1e5a      	subs	r2, r3, #1
 80004ac:	4929      	ldr	r1, [pc, #164]	; (8000554 <fsm_automatic_run+0x2e8>)
 80004ae:	600a      	str	r2, [r1, #0]
 80004b0:	4619      	mov	r1, r3
 80004b2:	2000      	movs	r0, #0
 80004b4:	f000 fcfa 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_red--);
 80004b8:	4b22      	ldr	r3, [pc, #136]	; (8000544 <fsm_automatic_run+0x2d8>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	1e5a      	subs	r2, r3, #1
 80004be:	4921      	ldr	r1, [pc, #132]	; (8000544 <fsm_automatic_run+0x2d8>)
 80004c0:	600a      	str	r2, [r1, #0]
 80004c2:	4619      	mov	r1, r3
 80004c4:	2001      	movs	r0, #1
 80004c6:	f000 fcf1 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 80004ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004ce:	f000 fc13 	bl	8000cf8 <setTimer2>
			}
			if(timer2_flag){
 80004d2:	4b21      	ldr	r3, [pc, #132]	; (8000558 <fsm_automatic_run+0x2ec>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d015      	beq.n	8000506 <fsm_automatic_run+0x29a>
				display_traffic_7SEG(0, counter_green--);
 80004da:	4b1b      	ldr	r3, [pc, #108]	; (8000548 <fsm_automatic_run+0x2dc>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	1e5a      	subs	r2, r3, #1
 80004e0:	4919      	ldr	r1, [pc, #100]	; (8000548 <fsm_automatic_run+0x2dc>)
 80004e2:	600a      	str	r2, [r1, #0]
 80004e4:	4619      	mov	r1, r3
 80004e6:	2000      	movs	r0, #0
 80004e8:	f000 fce0 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_red--);
 80004ec:	4b15      	ldr	r3, [pc, #84]	; (8000544 <fsm_automatic_run+0x2d8>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	1e5a      	subs	r2, r3, #1
 80004f2:	4914      	ldr	r1, [pc, #80]	; (8000544 <fsm_automatic_run+0x2d8>)
 80004f4:	600a      	str	r2, [r1, #0]
 80004f6:	4619      	mov	r1, r3
 80004f8:	2001      	movs	r0, #1
 80004fa:	f000 fcd7 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 80004fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000502:	f000 fbf9 	bl	8000cf8 <setTimer2>
			}
			if(button_flag[0] == 1){
 8000506:	4b15      	ldr	r3, [pc, #84]	; (800055c <fsm_automatic_run+0x2f0>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	2b01      	cmp	r3, #1
 800050c:	f040 8091 	bne.w	8000632 <fsm_automatic_run+0x3c6>
				button_flag[0] = 0;
 8000510:	4b12      	ldr	r3, [pc, #72]	; (800055c <fsm_automatic_run+0x2f0>)
 8000512:	2200      	movs	r2, #0
 8000514:	601a      	str	r2, [r3, #0]
				status = MAN_RED;
 8000516:	4b08      	ldr	r3, [pc, #32]	; (8000538 <fsm_automatic_run+0x2cc>)
 8000518:	220c      	movs	r2, #12
 800051a:	601a      	str	r2, [r3, #0]
				counter_red = config_red;
 800051c:	4b08      	ldr	r3, [pc, #32]	; (8000540 <fsm_automatic_run+0x2d4>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a08      	ldr	r2, [pc, #32]	; (8000544 <fsm_automatic_run+0x2d8>)
 8000522:	6013      	str	r3, [r2, #0]
				set_traffic1_red();
 8000524:	f000 fc32 	bl	8000d8c <set_traffic1_red>
				set_traffic2_red();
 8000528:	f000 fc48 	bl	8000dbc <set_traffic2_red>
				setTimer1(500);
 800052c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000530:	f000 fbc6 	bl	8000cc0 <setTimer1>
			}
			break;
 8000534:	e07d      	b.n	8000632 <fsm_automatic_run+0x3c6>
 8000536:	bf00      	nop
 8000538:	20000060 	.word	0x20000060
 800053c:	20000004 	.word	0x20000004
 8000540:	20000000 	.word	0x20000000
 8000544:	2000000c 	.word	0x2000000c
 8000548:	20000010 	.word	0x20000010
 800054c:	20000064 	.word	0x20000064
 8000550:	20000008 	.word	0x20000008
 8000554:	20000014 	.word	0x20000014
 8000558:	20000068 	.word	0x20000068
 800055c:	20000054 	.word	0x20000054
		case AUTO_YELLOW:
			//turn on yellow1 and red2
			set_traffic1_yellow();
 8000560:	f000 fc74 	bl	8000e4c <set_traffic1_yellow>
			set_traffic2_red();
 8000564:	f000 fc2a 	bl	8000dbc <set_traffic2_red>
			if(timer1_flag){
 8000568:	4b34      	ldr	r3, [pc, #208]	; (800063c <fsm_automatic_run+0x3d0>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d029      	beq.n	80005c4 <fsm_automatic_run+0x358>
				status = AUTO_RED1;
 8000570:	4b33      	ldr	r3, [pc, #204]	; (8000640 <fsm_automatic_run+0x3d4>)
 8000572:	2202      	movs	r2, #2
 8000574:	601a      	str	r2, [r3, #0]
				setTimer1(config_green*1000);
 8000576:	4b33      	ldr	r3, [pc, #204]	; (8000644 <fsm_automatic_run+0x3d8>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800057e:	fb02 f303 	mul.w	r3, r2, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 fb9c 	bl	8000cc0 <setTimer1>
				counter_red = config_red;
 8000588:	4b2f      	ldr	r3, [pc, #188]	; (8000648 <fsm_automatic_run+0x3dc>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a2f      	ldr	r2, [pc, #188]	; (800064c <fsm_automatic_run+0x3e0>)
 800058e:	6013      	str	r3, [r2, #0]
				counter_green = config_green;
 8000590:	4b2c      	ldr	r3, [pc, #176]	; (8000644 <fsm_automatic_run+0x3d8>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a2e      	ldr	r2, [pc, #184]	; (8000650 <fsm_automatic_run+0x3e4>)
 8000596:	6013      	str	r3, [r2, #0]
				display_traffic_7SEG(0, counter_red--);
 8000598:	4b2c      	ldr	r3, [pc, #176]	; (800064c <fsm_automatic_run+0x3e0>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	1e5a      	subs	r2, r3, #1
 800059e:	492b      	ldr	r1, [pc, #172]	; (800064c <fsm_automatic_run+0x3e0>)
 80005a0:	600a      	str	r2, [r1, #0]
 80005a2:	4619      	mov	r1, r3
 80005a4:	2000      	movs	r0, #0
 80005a6:	f000 fc81 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_green--);
 80005aa:	4b29      	ldr	r3, [pc, #164]	; (8000650 <fsm_automatic_run+0x3e4>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	1e5a      	subs	r2, r3, #1
 80005b0:	4927      	ldr	r1, [pc, #156]	; (8000650 <fsm_automatic_run+0x3e4>)
 80005b2:	600a      	str	r2, [r1, #0]
 80005b4:	4619      	mov	r1, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	f000 fc78 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 80005bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005c0:	f000 fb9a 	bl	8000cf8 <setTimer2>
			}
			if(timer2_flag){
 80005c4:	4b23      	ldr	r3, [pc, #140]	; (8000654 <fsm_automatic_run+0x3e8>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d015      	beq.n	80005f8 <fsm_automatic_run+0x38c>
				display_traffic_7SEG(0, counter_yellow--);
 80005cc:	4b22      	ldr	r3, [pc, #136]	; (8000658 <fsm_automatic_run+0x3ec>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	1e5a      	subs	r2, r3, #1
 80005d2:	4921      	ldr	r1, [pc, #132]	; (8000658 <fsm_automatic_run+0x3ec>)
 80005d4:	600a      	str	r2, [r1, #0]
 80005d6:	4619      	mov	r1, r3
 80005d8:	2000      	movs	r0, #0
 80005da:	f000 fc67 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_red--);
 80005de:	4b1b      	ldr	r3, [pc, #108]	; (800064c <fsm_automatic_run+0x3e0>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	1e5a      	subs	r2, r3, #1
 80005e4:	4919      	ldr	r1, [pc, #100]	; (800064c <fsm_automatic_run+0x3e0>)
 80005e6:	600a      	str	r2, [r1, #0]
 80005e8:	4619      	mov	r1, r3
 80005ea:	2001      	movs	r0, #1
 80005ec:	f000 fc5e 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 80005f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005f4:	f000 fb80 	bl	8000cf8 <setTimer2>
			}
			if(button_flag[0] == 1){
 80005f8:	4b18      	ldr	r3, [pc, #96]	; (800065c <fsm_automatic_run+0x3f0>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d11a      	bne.n	8000636 <fsm_automatic_run+0x3ca>
				button_flag[0] = 0;
 8000600:	4b16      	ldr	r3, [pc, #88]	; (800065c <fsm_automatic_run+0x3f0>)
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
				status = MAN_RED;
 8000606:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <fsm_automatic_run+0x3d4>)
 8000608:	220c      	movs	r2, #12
 800060a:	601a      	str	r2, [r3, #0]
				counter_red = config_red;
 800060c:	4b0e      	ldr	r3, [pc, #56]	; (8000648 <fsm_automatic_run+0x3dc>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a0e      	ldr	r2, [pc, #56]	; (800064c <fsm_automatic_run+0x3e0>)
 8000612:	6013      	str	r3, [r2, #0]
				set_traffic1_red();
 8000614:	f000 fbba 	bl	8000d8c <set_traffic1_red>
				set_traffic2_red();
 8000618:	f000 fbd0 	bl	8000dbc <set_traffic2_red>
				setTimer1(500);
 800061c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000620:	f000 fb4e 	bl	8000cc0 <setTimer1>
			}
			break;
 8000624:	e007      	b.n	8000636 <fsm_automatic_run+0x3ca>
		default:
			break;
 8000626:	bf00      	nop
 8000628:	e006      	b.n	8000638 <fsm_automatic_run+0x3cc>
			break;
 800062a:	bf00      	nop
 800062c:	e004      	b.n	8000638 <fsm_automatic_run+0x3cc>
			break;
 800062e:	bf00      	nop
 8000630:	e002      	b.n	8000638 <fsm_automatic_run+0x3cc>
			break;
 8000632:	bf00      	nop
 8000634:	e000      	b.n	8000638 <fsm_automatic_run+0x3cc>
			break;
 8000636:	bf00      	nop
	}
}
 8000638:	bf00      	nop
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000064 	.word	0x20000064
 8000640:	20000060 	.word	0x20000060
 8000644:	20000004 	.word	0x20000004
 8000648:	20000000 	.word	0x20000000
 800064c:	2000000c 	.word	0x2000000c
 8000650:	20000010 	.word	0x20000010
 8000654:	20000068 	.word	0x20000068
 8000658:	20000014 	.word	0x20000014
 800065c:	20000054 	.word	0x20000054

08000660 <fsm_manual_run>:
 *      Author: phamv
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
	switch (status) {
 8000664:	4b6a      	ldr	r3, [pc, #424]	; (8000810 <fsm_manual_run+0x1b0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b0e      	cmp	r3, #14
 800066a:	f000 80e5 	beq.w	8000838 <fsm_manual_run+0x1d8>
 800066e:	2b0e      	cmp	r3, #14
 8000670:	f300 8158 	bgt.w	8000924 <fsm_manual_run+0x2c4>
 8000674:	2b0c      	cmp	r3, #12
 8000676:	d002      	beq.n	800067e <fsm_manual_run+0x1e>
 8000678:	2b0d      	cmp	r3, #13
 800067a:	d064      	beq.n	8000746 <fsm_manual_run+0xe6>
				if(config_yellow >= config_red) config_red = config_yellow + 1;
				config_green = config_red - config_yellow;
			}
			break;
		default:
			break;
 800067c:	e152      	b.n	8000924 <fsm_manual_run+0x2c4>
			display_traffic_7SEG(0, 1);
 800067e:	2101      	movs	r1, #1
 8000680:	2000      	movs	r0, #0
 8000682:	f000 fc13 	bl	8000eac <display_traffic_7SEG>
			display_traffic_7SEG(1, counter_red);
 8000686:	4b63      	ldr	r3, [pc, #396]	; (8000814 <fsm_manual_run+0x1b4>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4619      	mov	r1, r3
 800068c:	2001      	movs	r0, #1
 800068e:	f000 fc0d 	bl	8000eac <display_traffic_7SEG>
			if(timer1_flag){
 8000692:	4b61      	ldr	r3, [pc, #388]	; (8000818 <fsm_manual_run+0x1b8>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d00d      	beq.n	80006b6 <fsm_manual_run+0x56>
				HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 800069a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800069e:	485f      	ldr	r0, [pc, #380]	; (800081c <fsm_manual_run+0x1bc>)
 80006a0:	f000 ffeb 	bl	800167a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 80006a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a8:	485c      	ldr	r0, [pc, #368]	; (800081c <fsm_manual_run+0x1bc>)
 80006aa:	f000 ffe6 	bl	800167a <HAL_GPIO_TogglePin>
				setTimer1(500);
 80006ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006b2:	f000 fb05 	bl	8000cc0 <setTimer1>
			if(button_flag[0] == 1){
 80006b6:	4b5a      	ldr	r3, [pc, #360]	; (8000820 <fsm_manual_run+0x1c0>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	2b01      	cmp	r3, #1
 80006bc:	d111      	bne.n	80006e2 <fsm_manual_run+0x82>
				button_flag[0] = 0;
 80006be:	4b58      	ldr	r3, [pc, #352]	; (8000820 <fsm_manual_run+0x1c0>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
				status = MAN_GREEN;
 80006c4:	4b52      	ldr	r3, [pc, #328]	; (8000810 <fsm_manual_run+0x1b0>)
 80006c6:	220d      	movs	r2, #13
 80006c8:	601a      	str	r2, [r3, #0]
				counter_green = config_green;
 80006ca:	4b56      	ldr	r3, [pc, #344]	; (8000824 <fsm_manual_run+0x1c4>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a56      	ldr	r2, [pc, #344]	; (8000828 <fsm_manual_run+0x1c8>)
 80006d0:	6013      	str	r3, [r2, #0]
				set_traffic1_green();
 80006d2:	f000 fb8b 	bl	8000dec <set_traffic1_green>
				set_traffic2_green();
 80006d6:	f000 fba1 	bl	8000e1c <set_traffic2_green>
				setTimer1(500);
 80006da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006de:	f000 faef 	bl	8000cc0 <setTimer1>
			if(button_flag[1] == 1){
 80006e2:	4b4f      	ldr	r3, [pc, #316]	; (8000820 <fsm_manual_run+0x1c0>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d10e      	bne.n	8000708 <fsm_manual_run+0xa8>
				button_flag[1] = 0;
 80006ea:	4b4d      	ldr	r3, [pc, #308]	; (8000820 <fsm_manual_run+0x1c0>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	605a      	str	r2, [r3, #4]
				counter_red++;
 80006f0:	4b48      	ldr	r3, [pc, #288]	; (8000814 <fsm_manual_run+0x1b4>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	3301      	adds	r3, #1
 80006f6:	4a47      	ldr	r2, [pc, #284]	; (8000814 <fsm_manual_run+0x1b4>)
 80006f8:	6013      	str	r3, [r2, #0]
				if(counter_red > 99) counter_red = 1;
 80006fa:	4b46      	ldr	r3, [pc, #280]	; (8000814 <fsm_manual_run+0x1b4>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	2b63      	cmp	r3, #99	; 0x63
 8000700:	dd02      	ble.n	8000708 <fsm_manual_run+0xa8>
 8000702:	4b44      	ldr	r3, [pc, #272]	; (8000814 <fsm_manual_run+0x1b4>)
 8000704:	2201      	movs	r2, #1
 8000706:	601a      	str	r2, [r3, #0]
			if(button_flag[2] == 1){
 8000708:	4b45      	ldr	r3, [pc, #276]	; (8000820 <fsm_manual_run+0x1c0>)
 800070a:	689b      	ldr	r3, [r3, #8]
 800070c:	2b01      	cmp	r3, #1
 800070e:	f040 810b 	bne.w	8000928 <fsm_manual_run+0x2c8>
				button_flag[2] = 0;
 8000712:	4b43      	ldr	r3, [pc, #268]	; (8000820 <fsm_manual_run+0x1c0>)
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
				config_red = counter_red;
 8000718:	4b3e      	ldr	r3, [pc, #248]	; (8000814 <fsm_manual_run+0x1b4>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a43      	ldr	r2, [pc, #268]	; (800082c <fsm_manual_run+0x1cc>)
 800071e:	6013      	str	r3, [r2, #0]
				if(config_red <= config_green) config_green = config_red - 1;
 8000720:	4b42      	ldr	r3, [pc, #264]	; (800082c <fsm_manual_run+0x1cc>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	4b3f      	ldr	r3, [pc, #252]	; (8000824 <fsm_manual_run+0x1c4>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	429a      	cmp	r2, r3
 800072a:	dc04      	bgt.n	8000736 <fsm_manual_run+0xd6>
 800072c:	4b3f      	ldr	r3, [pc, #252]	; (800082c <fsm_manual_run+0x1cc>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	3b01      	subs	r3, #1
 8000732:	4a3c      	ldr	r2, [pc, #240]	; (8000824 <fsm_manual_run+0x1c4>)
 8000734:	6013      	str	r3, [r2, #0]
				config_yellow = config_red - config_green;
 8000736:	4b3d      	ldr	r3, [pc, #244]	; (800082c <fsm_manual_run+0x1cc>)
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	4b3a      	ldr	r3, [pc, #232]	; (8000824 <fsm_manual_run+0x1c4>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	1ad3      	subs	r3, r2, r3
 8000740:	4a3b      	ldr	r2, [pc, #236]	; (8000830 <fsm_manual_run+0x1d0>)
 8000742:	6013      	str	r3, [r2, #0]
			break;
 8000744:	e0f0      	b.n	8000928 <fsm_manual_run+0x2c8>
			display_traffic_7SEG(0, 2);
 8000746:	2102      	movs	r1, #2
 8000748:	2000      	movs	r0, #0
 800074a:	f000 fbaf 	bl	8000eac <display_traffic_7SEG>
			display_traffic_7SEG(1, counter_green);
 800074e:	4b36      	ldr	r3, [pc, #216]	; (8000828 <fsm_manual_run+0x1c8>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4619      	mov	r1, r3
 8000754:	2001      	movs	r0, #1
 8000756:	f000 fba9 	bl	8000eac <display_traffic_7SEG>
			if(timer1_flag){
 800075a:	4b2f      	ldr	r3, [pc, #188]	; (8000818 <fsm_manual_run+0x1b8>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d00d      	beq.n	800077e <fsm_manual_run+0x11e>
				HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8000762:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000766:	482d      	ldr	r0, [pc, #180]	; (800081c <fsm_manual_run+0x1bc>)
 8000768:	f000 ff87 	bl	800167a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 800076c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000770:	482a      	ldr	r0, [pc, #168]	; (800081c <fsm_manual_run+0x1bc>)
 8000772:	f000 ff82 	bl	800167a <HAL_GPIO_TogglePin>
				setTimer1(500);
 8000776:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800077a:	f000 faa1 	bl	8000cc0 <setTimer1>
			if(button_flag[0] == 1){
 800077e:	4b28      	ldr	r3, [pc, #160]	; (8000820 <fsm_manual_run+0x1c0>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b01      	cmp	r3, #1
 8000784:	d111      	bne.n	80007aa <fsm_manual_run+0x14a>
				button_flag[0] = 0;
 8000786:	4b26      	ldr	r3, [pc, #152]	; (8000820 <fsm_manual_run+0x1c0>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
				status = MAN_YELLOW;
 800078c:	4b20      	ldr	r3, [pc, #128]	; (8000810 <fsm_manual_run+0x1b0>)
 800078e:	220e      	movs	r2, #14
 8000790:	601a      	str	r2, [r3, #0]
				counter_yellow = config_yellow;
 8000792:	4b27      	ldr	r3, [pc, #156]	; (8000830 <fsm_manual_run+0x1d0>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a27      	ldr	r2, [pc, #156]	; (8000834 <fsm_manual_run+0x1d4>)
 8000798:	6013      	str	r3, [r2, #0]
				set_traffic1_yellow();
 800079a:	f000 fb57 	bl	8000e4c <set_traffic1_yellow>
				set_traffic2_yellow();
 800079e:	f000 fb6d 	bl	8000e7c <set_traffic2_yellow>
				setTimer1(500);
 80007a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007a6:	f000 fa8b 	bl	8000cc0 <setTimer1>
			if(button_flag[1] == 1){
 80007aa:	4b1d      	ldr	r3, [pc, #116]	; (8000820 <fsm_manual_run+0x1c0>)
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d10e      	bne.n	80007d0 <fsm_manual_run+0x170>
				button_flag[1] = 0;
 80007b2:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <fsm_manual_run+0x1c0>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	605a      	str	r2, [r3, #4]
				counter_green++;
 80007b8:	4b1b      	ldr	r3, [pc, #108]	; (8000828 <fsm_manual_run+0x1c8>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	3301      	adds	r3, #1
 80007be:	4a1a      	ldr	r2, [pc, #104]	; (8000828 <fsm_manual_run+0x1c8>)
 80007c0:	6013      	str	r3, [r2, #0]
				if(counter_green > 99) counter_green = 1;
 80007c2:	4b19      	ldr	r3, [pc, #100]	; (8000828 <fsm_manual_run+0x1c8>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	2b63      	cmp	r3, #99	; 0x63
 80007c8:	dd02      	ble.n	80007d0 <fsm_manual_run+0x170>
 80007ca:	4b17      	ldr	r3, [pc, #92]	; (8000828 <fsm_manual_run+0x1c8>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	601a      	str	r2, [r3, #0]
			if(button_flag[2] == 1){
 80007d0:	4b13      	ldr	r3, [pc, #76]	; (8000820 <fsm_manual_run+0x1c0>)
 80007d2:	689b      	ldr	r3, [r3, #8]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	f040 80a9 	bne.w	800092c <fsm_manual_run+0x2cc>
				button_flag[2] = 0;
 80007da:	4b11      	ldr	r3, [pc, #68]	; (8000820 <fsm_manual_run+0x1c0>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
				config_green = counter_green;
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <fsm_manual_run+0x1c8>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a0f      	ldr	r2, [pc, #60]	; (8000824 <fsm_manual_run+0x1c4>)
 80007e6:	6013      	str	r3, [r2, #0]
				if(config_green >= config_red) config_red = config_green + 1;
 80007e8:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <fsm_manual_run+0x1c4>)
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <fsm_manual_run+0x1cc>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	db04      	blt.n	80007fe <fsm_manual_run+0x19e>
 80007f4:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <fsm_manual_run+0x1c4>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	3301      	adds	r3, #1
 80007fa:	4a0c      	ldr	r2, [pc, #48]	; (800082c <fsm_manual_run+0x1cc>)
 80007fc:	6013      	str	r3, [r2, #0]
				config_yellow = config_red - config_green;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <fsm_manual_run+0x1cc>)
 8000800:	681a      	ldr	r2, [r3, #0]
 8000802:	4b08      	ldr	r3, [pc, #32]	; (8000824 <fsm_manual_run+0x1c4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	1ad3      	subs	r3, r2, r3
 8000808:	4a09      	ldr	r2, [pc, #36]	; (8000830 <fsm_manual_run+0x1d0>)
 800080a:	6013      	str	r3, [r2, #0]
			break;
 800080c:	e08e      	b.n	800092c <fsm_manual_run+0x2cc>
 800080e:	bf00      	nop
 8000810:	20000060 	.word	0x20000060
 8000814:	2000000c 	.word	0x2000000c
 8000818:	20000064 	.word	0x20000064
 800081c:	40010800 	.word	0x40010800
 8000820:	20000054 	.word	0x20000054
 8000824:	20000004 	.word	0x20000004
 8000828:	20000010 	.word	0x20000010
 800082c:	20000000 	.word	0x20000000
 8000830:	20000008 	.word	0x20000008
 8000834:	20000014 	.word	0x20000014
			display_traffic_7SEG(0, 3);
 8000838:	2103      	movs	r1, #3
 800083a:	2000      	movs	r0, #0
 800083c:	f000 fb36 	bl	8000eac <display_traffic_7SEG>
			display_traffic_7SEG(1, counter_yellow);
 8000840:	4b3d      	ldr	r3, [pc, #244]	; (8000938 <fsm_manual_run+0x2d8>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4619      	mov	r1, r3
 8000846:	2001      	movs	r0, #1
 8000848:	f000 fb30 	bl	8000eac <display_traffic_7SEG>
			if(timer1_flag){
 800084c:	4b3b      	ldr	r3, [pc, #236]	; (800093c <fsm_manual_run+0x2dc>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d00d      	beq.n	8000870 <fsm_manual_run+0x210>
				HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 8000854:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000858:	4839      	ldr	r0, [pc, #228]	; (8000940 <fsm_manual_run+0x2e0>)
 800085a:	f000 ff0e 	bl	800167a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 800085e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000862:	4837      	ldr	r0, [pc, #220]	; (8000940 <fsm_manual_run+0x2e0>)
 8000864:	f000 ff09 	bl	800167a <HAL_GPIO_TogglePin>
				setTimer1(500);
 8000868:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800086c:	f000 fa28 	bl	8000cc0 <setTimer1>
			if(button_flag[0] == 1){
 8000870:	4b34      	ldr	r3, [pc, #208]	; (8000944 <fsm_manual_run+0x2e4>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d124      	bne.n	80008c2 <fsm_manual_run+0x262>
				button_flag[0] = 0;
 8000878:	4b32      	ldr	r3, [pc, #200]	; (8000944 <fsm_manual_run+0x2e4>)
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
				status = AUTO_RED1;
 800087e:	4b32      	ldr	r3, [pc, #200]	; (8000948 <fsm_manual_run+0x2e8>)
 8000880:	2202      	movs	r2, #2
 8000882:	601a      	str	r2, [r3, #0]
				setTimer1(counter_green*1000);
 8000884:	4b31      	ldr	r3, [pc, #196]	; (800094c <fsm_manual_run+0x2ec>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800088c:	fb02 f303 	mul.w	r3, r2, r3
 8000890:	4618      	mov	r0, r3
 8000892:	f000 fa15 	bl	8000cc0 <setTimer1>
				display_traffic_7SEG(0, counter_red--);
 8000896:	4b2e      	ldr	r3, [pc, #184]	; (8000950 <fsm_manual_run+0x2f0>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	1e5a      	subs	r2, r3, #1
 800089c:	492c      	ldr	r1, [pc, #176]	; (8000950 <fsm_manual_run+0x2f0>)
 800089e:	600a      	str	r2, [r1, #0]
 80008a0:	4619      	mov	r1, r3
 80008a2:	2000      	movs	r0, #0
 80008a4:	f000 fb02 	bl	8000eac <display_traffic_7SEG>
				display_traffic_7SEG(1, counter_green--);
 80008a8:	4b28      	ldr	r3, [pc, #160]	; (800094c <fsm_manual_run+0x2ec>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	1e5a      	subs	r2, r3, #1
 80008ae:	4927      	ldr	r1, [pc, #156]	; (800094c <fsm_manual_run+0x2ec>)
 80008b0:	600a      	str	r2, [r1, #0]
 80008b2:	4619      	mov	r1, r3
 80008b4:	2001      	movs	r0, #1
 80008b6:	f000 faf9 	bl	8000eac <display_traffic_7SEG>
				setTimer2(1000);
 80008ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008be:	f000 fa1b 	bl	8000cf8 <setTimer2>
			if(button_flag[1] == 1){
 80008c2:	4b20      	ldr	r3, [pc, #128]	; (8000944 <fsm_manual_run+0x2e4>)
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d10e      	bne.n	80008e8 <fsm_manual_run+0x288>
				button_flag[1] = 0;
 80008ca:	4b1e      	ldr	r3, [pc, #120]	; (8000944 <fsm_manual_run+0x2e4>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	605a      	str	r2, [r3, #4]
				counter_yellow++;
 80008d0:	4b19      	ldr	r3, [pc, #100]	; (8000938 <fsm_manual_run+0x2d8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	3301      	adds	r3, #1
 80008d6:	4a18      	ldr	r2, [pc, #96]	; (8000938 <fsm_manual_run+0x2d8>)
 80008d8:	6013      	str	r3, [r2, #0]
				if(counter_yellow > 99) counter_yellow = 1;
 80008da:	4b17      	ldr	r3, [pc, #92]	; (8000938 <fsm_manual_run+0x2d8>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	2b63      	cmp	r3, #99	; 0x63
 80008e0:	dd02      	ble.n	80008e8 <fsm_manual_run+0x288>
 80008e2:	4b15      	ldr	r3, [pc, #84]	; (8000938 <fsm_manual_run+0x2d8>)
 80008e4:	2201      	movs	r2, #1
 80008e6:	601a      	str	r2, [r3, #0]
			if(button_flag[2] == 1){
 80008e8:	4b16      	ldr	r3, [pc, #88]	; (8000944 <fsm_manual_run+0x2e4>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d11f      	bne.n	8000930 <fsm_manual_run+0x2d0>
				button_flag[2] = 0;
 80008f0:	4b14      	ldr	r3, [pc, #80]	; (8000944 <fsm_manual_run+0x2e4>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
				config_yellow = counter_yellow;
 80008f6:	4b10      	ldr	r3, [pc, #64]	; (8000938 <fsm_manual_run+0x2d8>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4a16      	ldr	r2, [pc, #88]	; (8000954 <fsm_manual_run+0x2f4>)
 80008fc:	6013      	str	r3, [r2, #0]
				if(config_yellow >= config_red) config_red = config_yellow + 1;
 80008fe:	4b15      	ldr	r3, [pc, #84]	; (8000954 <fsm_manual_run+0x2f4>)
 8000900:	681a      	ldr	r2, [r3, #0]
 8000902:	4b15      	ldr	r3, [pc, #84]	; (8000958 <fsm_manual_run+0x2f8>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	429a      	cmp	r2, r3
 8000908:	db04      	blt.n	8000914 <fsm_manual_run+0x2b4>
 800090a:	4b12      	ldr	r3, [pc, #72]	; (8000954 <fsm_manual_run+0x2f4>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	3301      	adds	r3, #1
 8000910:	4a11      	ldr	r2, [pc, #68]	; (8000958 <fsm_manual_run+0x2f8>)
 8000912:	6013      	str	r3, [r2, #0]
				config_green = config_red - config_yellow;
 8000914:	4b10      	ldr	r3, [pc, #64]	; (8000958 <fsm_manual_run+0x2f8>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <fsm_manual_run+0x2f4>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	4a0f      	ldr	r2, [pc, #60]	; (800095c <fsm_manual_run+0x2fc>)
 8000920:	6013      	str	r3, [r2, #0]
			break;
 8000922:	e005      	b.n	8000930 <fsm_manual_run+0x2d0>
			break;
 8000924:	bf00      	nop
 8000926:	e004      	b.n	8000932 <fsm_manual_run+0x2d2>
			break;
 8000928:	bf00      	nop
 800092a:	e002      	b.n	8000932 <fsm_manual_run+0x2d2>
			break;
 800092c:	bf00      	nop
 800092e:	e000      	b.n	8000932 <fsm_manual_run+0x2d2>
			break;
 8000930:	bf00      	nop
	}
}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20000014 	.word	0x20000014
 800093c:	20000064 	.word	0x20000064
 8000940:	40010800 	.word	0x40010800
 8000944:	20000054 	.word	0x20000054
 8000948:	20000060 	.word	0x20000060
 800094c:	20000010 	.word	0x20000010
 8000950:	2000000c 	.word	0x2000000c
 8000954:	20000008 	.word	0x20000008
 8000958:	20000000 	.word	0x20000000
 800095c:	20000004 	.word	0x20000004

08000960 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000964:	f000 fb70 	bl	8001048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000968:	f000 f814 	bl	8000994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800096c:	f000 f89a 	bl	8000aa4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000970:	f000 f84c 	bl	8000a0c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000974:	4805      	ldr	r0, [pc, #20]	; (800098c <main+0x2c>)
 8000976:	f001 fad1 	bl	8001f1c <HAL_TIM_Base_Start_IT>
  status = INIT;
 800097a:	4b05      	ldr	r3, [pc, #20]	; (8000990 <main+0x30>)
 800097c:	2201      	movs	r2, #1
 800097e:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  fsm_automatic_run();
 8000980:	f7ff fc74 	bl	800026c <fsm_automatic_run>
	  fsm_manual_run();
 8000984:	f7ff fe6c 	bl	8000660 <fsm_manual_run>
	  fsm_automatic_run();
 8000988:	e7fa      	b.n	8000980 <main+0x20>
 800098a:	bf00      	nop
 800098c:	20000074 	.word	0x20000074
 8000990:	20000060 	.word	0x20000060

08000994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b090      	sub	sp, #64	; 0x40
 8000998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800099a:	f107 0318 	add.w	r3, r7, #24
 800099e:	2228      	movs	r2, #40	; 0x28
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f001 fe72 	bl	800268c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a8:	1d3b      	adds	r3, r7, #4
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]
 80009b2:	60da      	str	r2, [r3, #12]
 80009b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009b6:	2302      	movs	r3, #2
 80009b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ba:	2301      	movs	r3, #1
 80009bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009be:	2310      	movs	r3, #16
 80009c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009c2:	2300      	movs	r3, #0
 80009c4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c6:	f107 0318 	add.w	r3, r7, #24
 80009ca:	4618      	mov	r0, r3
 80009cc:	f000 fe6e 	bl	80016ac <HAL_RCC_OscConfig>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80009d6:	f000 f8df 	bl	8000b98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009da:	230f      	movs	r3, #15
 80009dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009de:	2300      	movs	r3, #0
 80009e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009e6:	2300      	movs	r3, #0
 80009e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ea:	2300      	movs	r3, #0
 80009ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009ee:	1d3b      	adds	r3, r7, #4
 80009f0:	2100      	movs	r1, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f001 f8da 	bl	8001bac <HAL_RCC_ClockConfig>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80009fe:	f000 f8cb 	bl	8000b98 <Error_Handler>
  }
}
 8000a02:	bf00      	nop
 8000a04:	3740      	adds	r7, #64	; 0x40
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a12:	f107 0308 	add.w	r3, r7, #8
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
 8000a1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a20:	463b      	mov	r3, r7
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a28:	4b1d      	ldr	r3, [pc, #116]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a2e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000a30:	4b1b      	ldr	r3, [pc, #108]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a32:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000a36:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a38:	4b19      	ldr	r3, [pc, #100]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8000a3e:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a40:	220a      	movs	r2, #10
 8000a42:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a44:	4b16      	ldr	r3, [pc, #88]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a4a:	4b15      	ldr	r3, [pc, #84]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a50:	4813      	ldr	r0, [pc, #76]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a52:	f001 fa13 	bl	8001e7c <HAL_TIM_Base_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a5c:	f000 f89c 	bl	8000b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a66:	f107 0308 	add.w	r3, r7, #8
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a6e:	f001 fba9 	bl	80021c4 <HAL_TIM_ConfigClockSource>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a78:	f000 f88e 	bl	8000b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a80:	2300      	movs	r3, #0
 8000a82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a84:	463b      	mov	r3, r7
 8000a86:	4619      	mov	r1, r3
 8000a88:	4805      	ldr	r0, [pc, #20]	; (8000aa0 <MX_TIM2_Init+0x94>)
 8000a8a:	f001 fd71 	bl	8002570 <HAL_TIMEx_MasterConfigSynchronization>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a94:	f000 f880 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a98:	bf00      	nop
 8000a9a:	3718      	adds	r7, #24
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000074 	.word	0x20000074

08000aa4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aaa:	f107 0308 	add.w	r3, r7, #8
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab8:	4b2e      	ldr	r3, [pc, #184]	; (8000b74 <MX_GPIO_Init+0xd0>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	4a2d      	ldr	r2, [pc, #180]	; (8000b74 <MX_GPIO_Init+0xd0>)
 8000abe:	f043 0304 	orr.w	r3, r3, #4
 8000ac2:	6193      	str	r3, [r2, #24]
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <MX_GPIO_Init+0xd0>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	f003 0304 	and.w	r3, r3, #4
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad0:	4b28      	ldr	r3, [pc, #160]	; (8000b74 <MX_GPIO_Init+0xd0>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	4a27      	ldr	r2, [pc, #156]	; (8000b74 <MX_GPIO_Init+0xd0>)
 8000ad6:	f043 0308 	orr.w	r3, r3, #8
 8000ada:	6193      	str	r3, [r2, #24]
 8000adc:	4b25      	ldr	r3, [pc, #148]	; (8000b74 <MX_GPIO_Init+0xd0>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	f003 0308 	and.w	r3, r3, #8
 8000ae4:	603b      	str	r3, [r7, #0]
 8000ae6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_CHECK_Pin|LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f64f 4120 	movw	r1, #64544	; 0xfc20
 8000aee:	4822      	ldr	r0, [pc, #136]	; (8000b78 <MX_GPIO_Init+0xd4>)
 8000af0:	f000 fdab 	bl	800164a <HAL_GPIO_WritePin>
                          |LED_RED2_Pin|LED_GREEN2_Pin|LED_YELLOW2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DRIVER_7SEG_A0_Pin|DRIVER_7SEG_B0_Pin|DRIVER_7SEG_C0_Pin|DRIVER_7SEG_C2_Pin
 8000af4:	2200      	movs	r2, #0
 8000af6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000afa:	4820      	ldr	r0, [pc, #128]	; (8000b7c <MX_GPIO_Init+0xd8>)
 8000afc:	f000 fda5 	bl	800164a <HAL_GPIO_WritePin>
                          |DRIVER_7SEG_D2_Pin|DRIVER_7SEG_A3_Pin|DRIVER_7SEG_B3_Pin|DRIVER_7SEG_C3_Pin
                          |DRIVER_7SEG_D3_Pin|DRIVER_7SEG_D0_Pin|DRIVER_7SEG_A1_Pin|DRIVER_7SEG_B1_Pin
                          |DRIVER_7SEG_C1_Pin|DRIVER_7SEG_D1_Pin|DRIVER_7SEG_A2_Pin|DRIVER_7SEG_B2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin;
 8000b00:	2302      	movs	r3, #2
 8000b02:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b04:	2300      	movs	r3, #0
 8000b06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON0_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f107 0308 	add.w	r3, r7, #8
 8000b10:	4619      	mov	r1, r3
 8000b12:	4819      	ldr	r0, [pc, #100]	; (8000b78 <MX_GPIO_Init+0xd4>)
 8000b14:	f000 fc08 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 8000b18:	230c      	movs	r3, #12
 8000b1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b24:	f107 0308 	add.w	r3, r7, #8
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4813      	ldr	r0, [pc, #76]	; (8000b78 <MX_GPIO_Init+0xd4>)
 8000b2c:	f000 fbfc 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CHECK_Pin LED_RED1_Pin LED_GREEN1_Pin LED_YELLOW1_Pin
                           LED_RED2_Pin LED_GREEN2_Pin LED_YELLOW2_Pin */
  GPIO_InitStruct.Pin = LED_CHECK_Pin|LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin
 8000b30:	f64f 4320 	movw	r3, #64544	; 0xfc20
 8000b34:	60bb      	str	r3, [r7, #8]
                          |LED_RED2_Pin|LED_GREEN2_Pin|LED_YELLOW2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b36:	2301      	movs	r3, #1
 8000b38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b42:	f107 0308 	add.w	r3, r7, #8
 8000b46:	4619      	mov	r1, r3
 8000b48:	480b      	ldr	r0, [pc, #44]	; (8000b78 <MX_GPIO_Init+0xd4>)
 8000b4a:	f000 fbed 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : DRIVER_7SEG_A0_Pin DRIVER_7SEG_B0_Pin DRIVER_7SEG_C0_Pin DRIVER_7SEG_C2_Pin
                           DRIVER_7SEG_D2_Pin DRIVER_7SEG_A3_Pin DRIVER_7SEG_B3_Pin DRIVER_7SEG_C3_Pin
                           DRIVER_7SEG_D3_Pin DRIVER_7SEG_D0_Pin DRIVER_7SEG_A1_Pin DRIVER_7SEG_B1_Pin
                           DRIVER_7SEG_C1_Pin DRIVER_7SEG_D1_Pin DRIVER_7SEG_A2_Pin DRIVER_7SEG_B2_Pin */
  GPIO_InitStruct.Pin = DRIVER_7SEG_A0_Pin|DRIVER_7SEG_B0_Pin|DRIVER_7SEG_C0_Pin|DRIVER_7SEG_C2_Pin
 8000b4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b52:	60bb      	str	r3, [r7, #8]
                          |DRIVER_7SEG_D2_Pin|DRIVER_7SEG_A3_Pin|DRIVER_7SEG_B3_Pin|DRIVER_7SEG_C3_Pin
                          |DRIVER_7SEG_D3_Pin|DRIVER_7SEG_D0_Pin|DRIVER_7SEG_A1_Pin|DRIVER_7SEG_B1_Pin
                          |DRIVER_7SEG_C1_Pin|DRIVER_7SEG_D1_Pin|DRIVER_7SEG_A2_Pin|DRIVER_7SEG_B2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b54:	2301      	movs	r3, #1
 8000b56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b60:	f107 0308 	add.w	r3, r7, #8
 8000b64:	4619      	mov	r1, r3
 8000b66:	4805      	ldr	r0, [pc, #20]	; (8000b7c <MX_GPIO_Init+0xd8>)
 8000b68:	f000 fbde 	bl	8001328 <HAL_GPIO_Init>

}
 8000b6c:	bf00      	nop
 8000b6e:	3718      	adds	r7, #24
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40021000 	.word	0x40021000
 8000b78:	40010800 	.word	0x40010800
 8000b7c:	40010c00 	.word	0x40010c00

08000b80 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
	timer_run();
 8000b88:	f000 f8d2 	bl	8000d30 <timer_run>
	button_reading();
 8000b8c:	f7ff fade 	bl	800014c <button_reading>
}
 8000b90:	bf00      	nop
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b9c:	b672      	cpsid	i
}
 8000b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ba0:	e7fe      	b.n	8000ba0 <Error_Handler+0x8>
	...

08000ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000baa:	4b15      	ldr	r3, [pc, #84]	; (8000c00 <HAL_MspInit+0x5c>)
 8000bac:	699b      	ldr	r3, [r3, #24]
 8000bae:	4a14      	ldr	r2, [pc, #80]	; (8000c00 <HAL_MspInit+0x5c>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6193      	str	r3, [r2, #24]
 8000bb6:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <HAL_MspInit+0x5c>)
 8000bb8:	699b      	ldr	r3, [r3, #24]
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	60bb      	str	r3, [r7, #8]
 8000bc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc2:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <HAL_MspInit+0x5c>)
 8000bc4:	69db      	ldr	r3, [r3, #28]
 8000bc6:	4a0e      	ldr	r2, [pc, #56]	; (8000c00 <HAL_MspInit+0x5c>)
 8000bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bcc:	61d3      	str	r3, [r2, #28]
 8000bce:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <HAL_MspInit+0x5c>)
 8000bd0:	69db      	ldr	r3, [r3, #28]
 8000bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000bda:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <HAL_MspInit+0x60>)
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	4a04      	ldr	r2, [pc, #16]	; (8000c04 <HAL_MspInit+0x60>)
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	3714      	adds	r7, #20
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr
 8000c00:	40021000 	.word	0x40021000
 8000c04:	40010000 	.word	0x40010000

08000c08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c18:	d113      	bne.n	8000c42 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <HAL_TIM_Base_MspInit+0x44>)
 8000c1c:	69db      	ldr	r3, [r3, #28]
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	; (8000c4c <HAL_TIM_Base_MspInit+0x44>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	61d3      	str	r3, [r2, #28]
 8000c26:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <HAL_TIM_Base_MspInit+0x44>)
 8000c28:	69db      	ldr	r3, [r3, #28]
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2100      	movs	r1, #0
 8000c36:	201c      	movs	r0, #28
 8000c38:	f000 fb3f 	bl	80012ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c3c:	201c      	movs	r0, #28
 8000c3e:	f000 fb58 	bl	80012f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000

08000c50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <NMI_Handler+0x4>

08000c56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c5a:	e7fe      	b.n	8000c5a <HardFault_Handler+0x4>

08000c5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c60:	e7fe      	b.n	8000c60 <MemManage_Handler+0x4>

08000c62 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c62:	b480      	push	{r7}
 8000c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c66:	e7fe      	b.n	8000c66 <BusFault_Handler+0x4>

08000c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c6c:	e7fe      	b.n	8000c6c <UsageFault_Handler+0x4>

08000c6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c72:	bf00      	nop
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bc80      	pop	{r7}
 8000c78:	4770      	bx	lr

08000c7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c7e:	bf00      	nop
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bc80      	pop	{r7}
 8000c84:	4770      	bx	lr

08000c86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bc80      	pop	{r7}
 8000c90:	4770      	bx	lr

08000c92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c96:	f000 fa1d 	bl	80010d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ca4:	4802      	ldr	r0, [pc, #8]	; (8000cb0 <TIM2_IRQHandler+0x10>)
 8000ca6:	f001 f985 	bl	8001fb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000074 	.word	0x20000074

08000cb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bc80      	pop	{r7}
 8000cbe:	4770      	bx	lr

08000cc0 <setTimer1>:
#include "timer.h"

int timer1_flag = 0, timer2_flag = 0;
int timer1_counter = 0, timer2_counter = 0;

void setTimer1(int duration){
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIMER_CYCLE;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a08      	ldr	r2, [pc, #32]	; (8000cec <setTimer1+0x2c>)
 8000ccc:	fb82 1203 	smull	r1, r2, r2, r3
 8000cd0:	1092      	asrs	r2, r2, #2
 8000cd2:	17db      	asrs	r3, r3, #31
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	4a06      	ldr	r2, [pc, #24]	; (8000cf0 <setTimer1+0x30>)
 8000cd8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000cda:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <setTimer1+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bc80      	pop	{r7}
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	66666667 	.word	0x66666667
 8000cf0:	2000006c 	.word	0x2000006c
 8000cf4:	20000064 	.word	0x20000064

08000cf8 <setTimer2>:

void setTimer2(int duration){
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TIMER_CYCLE;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a08      	ldr	r2, [pc, #32]	; (8000d24 <setTimer2+0x2c>)
 8000d04:	fb82 1203 	smull	r1, r2, r2, r3
 8000d08:	1092      	asrs	r2, r2, #2
 8000d0a:	17db      	asrs	r3, r3, #31
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	4a06      	ldr	r2, [pc, #24]	; (8000d28 <setTimer2+0x30>)
 8000d10:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000d12:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <setTimer2+0x34>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bc80      	pop	{r7}
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	66666667 	.word	0x66666667
 8000d28:	20000070 	.word	0x20000070
 8000d2c:	20000068 	.word	0x20000068

08000d30 <timer_run>:

void timer_run(){
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8000d34:	4b11      	ldr	r3, [pc, #68]	; (8000d7c <timer_run+0x4c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	dd0b      	ble.n	8000d54 <timer_run+0x24>
		timer1_counter--;
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	; (8000d7c <timer_run+0x4c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	3b01      	subs	r3, #1
 8000d42:	4a0e      	ldr	r2, [pc, #56]	; (8000d7c <timer_run+0x4c>)
 8000d44:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0) timer1_flag = 1;
 8000d46:	4b0d      	ldr	r3, [pc, #52]	; (8000d7c <timer_run+0x4c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d102      	bne.n	8000d54 <timer_run+0x24>
 8000d4e:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <timer_run+0x50>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	601a      	str	r2, [r3, #0]
	}
	if(timer2_counter > 0){
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <timer_run+0x54>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	dd0b      	ble.n	8000d74 <timer_run+0x44>
		timer2_counter--;
 8000d5c:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <timer_run+0x54>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	3b01      	subs	r3, #1
 8000d62:	4a08      	ldr	r2, [pc, #32]	; (8000d84 <timer_run+0x54>)
 8000d64:	6013      	str	r3, [r2, #0]
		if(timer2_counter == 0) timer2_flag = 1;
 8000d66:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <timer_run+0x54>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d102      	bne.n	8000d74 <timer_run+0x44>
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <timer_run+0x58>)
 8000d70:	2201      	movs	r2, #1
 8000d72:	601a      	str	r2, [r3, #0]
	}
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	2000006c 	.word	0x2000006c
 8000d80:	20000064 	.word	0x20000064
 8000d84:	20000070 	.word	0x20000070
 8000d88:	20000068 	.word	0x20000068

08000d8c <set_traffic1_red>:
 *  Created on: Oct 12, 2022
 *      Author: phamv
 */
#include "traffic.h"

void set_traffic1_red(){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000d90:	2200      	movs	r2, #0
 8000d92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d96:	4808      	ldr	r0, [pc, #32]	; (8000db8 <set_traffic1_red+0x2c>)
 8000d98:	f000 fc57 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000da2:	4805      	ldr	r0, [pc, #20]	; (8000db8 <set_traffic1_red+0x2c>)
 8000da4:	f000 fc51 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dae:	4802      	ldr	r0, [pc, #8]	; (8000db8 <set_traffic1_red+0x2c>)
 8000db0:	f000 fc4b 	bl	800164a <HAL_GPIO_WritePin>
}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	40010800 	.word	0x40010800

08000dbc <set_traffic2_red>:

void set_traffic2_red(){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc6:	4808      	ldr	r0, [pc, #32]	; (8000de8 <set_traffic2_red+0x2c>)
 8000dc8:	f000 fc3f 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 8000dcc:	2201      	movs	r2, #1
 8000dce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dd2:	4805      	ldr	r0, [pc, #20]	; (8000de8 <set_traffic2_red+0x2c>)
 8000dd4:	f000 fc39 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_SET);
 8000dd8:	2201      	movs	r2, #1
 8000dda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dde:	4802      	ldr	r0, [pc, #8]	; (8000de8 <set_traffic2_red+0x2c>)
 8000de0:	f000 fc33 	bl	800164a <HAL_GPIO_WritePin>
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40010800 	.word	0x40010800

08000dec <set_traffic1_green>:

void set_traffic1_green(){
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000df0:	2201      	movs	r2, #1
 8000df2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000df6:	4808      	ldr	r0, [pc, #32]	; (8000e18 <set_traffic1_green+0x2c>)
 8000df8:	f000 fc27 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e02:	4805      	ldr	r0, [pc, #20]	; (8000e18 <set_traffic1_green+0x2c>)
 8000e04:	f000 fc21 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e0e:	4802      	ldr	r0, [pc, #8]	; (8000e18 <set_traffic1_green+0x2c>)
 8000e10:	f000 fc1b 	bl	800164a <HAL_GPIO_WritePin>
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40010800 	.word	0x40010800

08000e1c <set_traffic2_green>:

void set_traffic2_green(){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000e20:	2201      	movs	r2, #1
 8000e22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e26:	4808      	ldr	r0, [pc, #32]	; (8000e48 <set_traffic2_green+0x2c>)
 8000e28:	f000 fc0f 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e32:	4805      	ldr	r0, [pc, #20]	; (8000e48 <set_traffic2_green+0x2c>)
 8000e34:	f000 fc09 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e3e:	4802      	ldr	r0, [pc, #8]	; (8000e48 <set_traffic2_green+0x2c>)
 8000e40:	f000 fc03 	bl	800164a <HAL_GPIO_WritePin>
}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40010800 	.word	0x40010800

08000e4c <set_traffic1_yellow>:

void set_traffic1_yellow(){
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e56:	4808      	ldr	r0, [pc, #32]	; (8000e78 <set_traffic1_yellow+0x2c>)
 8000e58:	f000 fbf7 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e62:	4805      	ldr	r0, [pc, #20]	; (8000e78 <set_traffic1_yellow+0x2c>)
 8000e64:	f000 fbf1 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e6e:	4802      	ldr	r0, [pc, #8]	; (8000e78 <set_traffic1_yellow+0x2c>)
 8000e70:	f000 fbeb 	bl	800164a <HAL_GPIO_WritePin>
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40010800 	.word	0x40010800

08000e7c <set_traffic2_yellow>:

void set_traffic2_yellow(){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e86:	4808      	ldr	r0, [pc, #32]	; (8000ea8 <set_traffic2_yellow+0x2c>)
 8000e88:	f000 fbdf 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e92:	4805      	ldr	r0, [pc, #20]	; (8000ea8 <set_traffic2_yellow+0x2c>)
 8000e94:	f000 fbd9 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e9e:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <set_traffic2_yellow+0x2c>)
 8000ea0:	f000 fbd3 	bl	800164a <HAL_GPIO_WritePin>
}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40010800 	.word	0x40010800

08000eac <display_traffic_7SEG>:

void display_traffic_7SEG(int index, unsigned int num){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
	if(index < 0 || index >= 2) return;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	db21      	blt.n	8000f00 <display_traffic_7SEG+0x54>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	dc1e      	bgt.n	8000f00 <display_traffic_7SEG+0x54>
	if(num < 0 || num >= 100) return;
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	2b63      	cmp	r3, #99	; 0x63
 8000ec6:	d81d      	bhi.n	8000f04 <display_traffic_7SEG+0x58>
	display_7SEG(index*2, num/10);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	005a      	lsls	r2, r3, #1
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	490f      	ldr	r1, [pc, #60]	; (8000f0c <display_traffic_7SEG+0x60>)
 8000ed0:	fba1 1303 	umull	r1, r3, r1, r3
 8000ed4:	08db      	lsrs	r3, r3, #3
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4610      	mov	r0, r2
 8000eda:	f000 f819 	bl	8000f10 <display_7SEG>
	display_7SEG(index*2 + 1, num%10);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	1c58      	adds	r0, r3, #1
 8000ee4:	6839      	ldr	r1, [r7, #0]
 8000ee6:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <display_traffic_7SEG+0x60>)
 8000ee8:	fba3 2301 	umull	r2, r3, r3, r1
 8000eec:	08da      	lsrs	r2, r3, #3
 8000eee:	4613      	mov	r3, r2
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	4413      	add	r3, r2
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	1aca      	subs	r2, r1, r3
 8000ef8:	4611      	mov	r1, r2
 8000efa:	f000 f809 	bl	8000f10 <display_7SEG>
 8000efe:	e002      	b.n	8000f06 <display_traffic_7SEG+0x5a>
	if(index < 0 || index >= 2) return;
 8000f00:	bf00      	nop
 8000f02:	e000      	b.n	8000f06 <display_traffic_7SEG+0x5a>
	if(num < 0 || num >= 100) return;
 8000f04:	bf00      	nop
}
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	cccccccd 	.word	0xcccccccd

08000f10 <display_7SEG>:

void display_7SEG(int index, unsigned int num){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
	if(num < 0 || num >= 10) return;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	2b09      	cmp	r3, #9
 8000f1e:	d865      	bhi.n	8000fec <display_7SEG+0xdc>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b03      	cmp	r3, #3
 8000f24:	d864      	bhi.n	8000ff0 <display_7SEG+0xe0>
 8000f26:	a201      	add	r2, pc, #4	; (adr r2, 8000f2c <display_7SEG+0x1c>)
 8000f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f2c:	08000f3d 	.word	0x08000f3d
 8000f30:	08000f4f 	.word	0x08000f4f
 8000f34:	08000f61 	.word	0x08000f61
 8000f38:	08000f7b 	.word	0x08000f7b
	uint16_t pinA, pinB, pinC, pinD;
	switch(index){
	case 0:
		pinA = DRIVER_7SEG_A0_Pin;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	81fb      	strh	r3, [r7, #14]
		pinB = DRIVER_7SEG_B0_Pin;
 8000f40:	2302      	movs	r3, #2
 8000f42:	81bb      	strh	r3, [r7, #12]
		pinC = DRIVER_7SEG_C0_Pin;
 8000f44:	2304      	movs	r3, #4
 8000f46:	817b      	strh	r3, [r7, #10]
		pinD = DRIVER_7SEG_D0_Pin;
 8000f48:	2308      	movs	r3, #8
 8000f4a:	813b      	strh	r3, [r7, #8]
		break;
 8000f4c:	e022      	b.n	8000f94 <display_7SEG+0x84>
	case 1:
		pinA = DRIVER_7SEG_A1_Pin;
 8000f4e:	2310      	movs	r3, #16
 8000f50:	81fb      	strh	r3, [r7, #14]
		pinB = DRIVER_7SEG_B1_Pin;
 8000f52:	2320      	movs	r3, #32
 8000f54:	81bb      	strh	r3, [r7, #12]
		pinC = DRIVER_7SEG_C1_Pin;
 8000f56:	2340      	movs	r3, #64	; 0x40
 8000f58:	817b      	strh	r3, [r7, #10]
		pinD = DRIVER_7SEG_D1_Pin;
 8000f5a:	2380      	movs	r3, #128	; 0x80
 8000f5c:	813b      	strh	r3, [r7, #8]
		break;
 8000f5e:	e019      	b.n	8000f94 <display_7SEG+0x84>
	case 2:
		pinA = DRIVER_7SEG_A2_Pin;
 8000f60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f64:	81fb      	strh	r3, [r7, #14]
		pinB = DRIVER_7SEG_B2_Pin;
 8000f66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f6a:	81bb      	strh	r3, [r7, #12]
		pinC = DRIVER_7SEG_C2_Pin;
 8000f6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f70:	817b      	strh	r3, [r7, #10]
		pinD = DRIVER_7SEG_D2_Pin;
 8000f72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f76:	813b      	strh	r3, [r7, #8]
		break;
 8000f78:	e00c      	b.n	8000f94 <display_7SEG+0x84>
	case 3:
		pinA = DRIVER_7SEG_A3_Pin;
 8000f7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f7e:	81fb      	strh	r3, [r7, #14]
		pinB = DRIVER_7SEG_B3_Pin;
 8000f80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f84:	81bb      	strh	r3, [r7, #12]
		pinC = DRIVER_7SEG_C3_Pin;
 8000f86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f8a:	817b      	strh	r3, [r7, #10]
		pinD = DRIVER_7SEG_D3_Pin;
 8000f8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f90:	813b      	strh	r3, [r7, #8]
		break;
 8000f92:	bf00      	nop
	default:
		return;
	}
	HAL_GPIO_WritePin(GPIOB, pinA, num & 0x01);
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	89fb      	ldrh	r3, [r7, #14]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4815      	ldr	r0, [pc, #84]	; (8000ff8 <display_7SEG+0xe8>)
 8000fa4:	f000 fb51 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pinB, (num >> 1) & 0x01);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	085b      	lsrs	r3, r3, #1
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	89bb      	ldrh	r3, [r7, #12]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	480f      	ldr	r0, [pc, #60]	; (8000ff8 <display_7SEG+0xe8>)
 8000fba:	f000 fb46 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pinC, (num >> 2) & 0x01);
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	089b      	lsrs	r3, r3, #2
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	f003 0301 	and.w	r3, r3, #1
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	897b      	ldrh	r3, [r7, #10]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	480a      	ldr	r0, [pc, #40]	; (8000ff8 <display_7SEG+0xe8>)
 8000fd0:	f000 fb3b 	bl	800164a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pinD, (num >> 3) & 0x01);
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	08db      	lsrs	r3, r3, #3
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	f003 0301 	and.w	r3, r3, #1
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	893b      	ldrh	r3, [r7, #8]
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4804      	ldr	r0, [pc, #16]	; (8000ff8 <display_7SEG+0xe8>)
 8000fe6:	f000 fb30 	bl	800164a <HAL_GPIO_WritePin>
 8000fea:	e002      	b.n	8000ff2 <display_7SEG+0xe2>
	if(num < 0 || num >= 10) return;
 8000fec:	bf00      	nop
 8000fee:	e000      	b.n	8000ff2 <display_7SEG+0xe2>
		return;
 8000ff0:	bf00      	nop
}
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40010c00 	.word	0x40010c00

08000ffc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ffc:	480c      	ldr	r0, [pc, #48]	; (8001030 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ffe:	490d      	ldr	r1, [pc, #52]	; (8001034 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001000:	4a0d      	ldr	r2, [pc, #52]	; (8001038 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001004:	e002      	b.n	800100c <LoopCopyDataInit>

08001006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800100a:	3304      	adds	r3, #4

0800100c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800100c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800100e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001010:	d3f9      	bcc.n	8001006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001012:	4a0a      	ldr	r2, [pc, #40]	; (800103c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001014:	4c0a      	ldr	r4, [pc, #40]	; (8001040 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001018:	e001      	b.n	800101e <LoopFillZerobss>

0800101a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800101a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800101c:	3204      	adds	r2, #4

0800101e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800101e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001020:	d3fb      	bcc.n	800101a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001022:	f7ff fe47 	bl	8000cb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001026:	f001 fb0d 	bl	8002644 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800102a:	f7ff fc99 	bl	8000960 <main>
  bx lr
 800102e:	4770      	bx	lr
  ldr r0, =_sdata
 8001030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001034:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001038:	080026dc 	.word	0x080026dc
  ldr r2, =_sbss
 800103c:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8001040:	200000c0 	.word	0x200000c0

08001044 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001044:	e7fe      	b.n	8001044 <ADC1_2_IRQHandler>
	...

08001048 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <HAL_Init+0x28>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a07      	ldr	r2, [pc, #28]	; (8001070 <HAL_Init+0x28>)
 8001052:	f043 0310 	orr.w	r3, r3, #16
 8001056:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001058:	2003      	movs	r0, #3
 800105a:	f000 f923 	bl	80012a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800105e:	200f      	movs	r0, #15
 8001060:	f000 f808 	bl	8001074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001064:	f7ff fd9e 	bl	8000ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40022000 	.word	0x40022000

08001074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <HAL_InitTick+0x54>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <HAL_InitTick+0x58>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	4619      	mov	r1, r3
 8001086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108a:	fbb3 f3f1 	udiv	r3, r3, r1
 800108e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f93b 	bl	800130e <HAL_SYSTICK_Config>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e00e      	b.n	80010c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b0f      	cmp	r3, #15
 80010a6:	d80a      	bhi.n	80010be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010a8:	2200      	movs	r2, #0
 80010aa:	6879      	ldr	r1, [r7, #4]
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f000 f903 	bl	80012ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b4:	4a06      	ldr	r2, [pc, #24]	; (80010d0 <HAL_InitTick+0x5c>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ba:	2300      	movs	r3, #0
 80010bc:	e000      	b.n	80010c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000018 	.word	0x20000018
 80010cc:	20000020 	.word	0x20000020
 80010d0:	2000001c 	.word	0x2000001c

080010d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010d8:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <HAL_IncTick+0x1c>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <HAL_IncTick+0x20>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4413      	add	r3, r2
 80010e4:	4a03      	ldr	r2, [pc, #12]	; (80010f4 <HAL_IncTick+0x20>)
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr
 80010f0:	20000020 	.word	0x20000020
 80010f4:	200000bc 	.word	0x200000bc

080010f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  return uwTick;
 80010fc:	4b02      	ldr	r3, [pc, #8]	; (8001108 <HAL_GetTick+0x10>)
 80010fe:	681b      	ldr	r3, [r3, #0]
}
 8001100:	4618      	mov	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	200000bc 	.word	0x200000bc

0800110c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <__NVIC_SetPriorityGrouping+0x44>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001122:	68ba      	ldr	r2, [r7, #8]
 8001124:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001128:	4013      	ands	r3, r2
 800112a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001134:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800113e:	4a04      	ldr	r2, [pc, #16]	; (8001150 <__NVIC_SetPriorityGrouping+0x44>)
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	60d3      	str	r3, [r2, #12]
}
 8001144:	bf00      	nop
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	bc80      	pop	{r7}
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001158:	4b04      	ldr	r3, [pc, #16]	; (800116c <__NVIC_GetPriorityGrouping+0x18>)
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	0a1b      	lsrs	r3, r3, #8
 800115e:	f003 0307 	and.w	r3, r3, #7
}
 8001162:	4618      	mov	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	2b00      	cmp	r3, #0
 8001180:	db0b      	blt.n	800119a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	f003 021f 	and.w	r2, r3, #31
 8001188:	4906      	ldr	r1, [pc, #24]	; (80011a4 <__NVIC_EnableIRQ+0x34>)
 800118a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118e:	095b      	lsrs	r3, r3, #5
 8001190:	2001      	movs	r0, #1
 8001192:	fa00 f202 	lsl.w	r2, r0, r2
 8001196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr
 80011a4:	e000e100 	.word	0xe000e100

080011a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	6039      	str	r1, [r7, #0]
 80011b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	db0a      	blt.n	80011d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	490c      	ldr	r1, [pc, #48]	; (80011f4 <__NVIC_SetPriority+0x4c>)
 80011c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c6:	0112      	lsls	r2, r2, #4
 80011c8:	b2d2      	uxtb	r2, r2
 80011ca:	440b      	add	r3, r1
 80011cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011d0:	e00a      	b.n	80011e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	4908      	ldr	r1, [pc, #32]	; (80011f8 <__NVIC_SetPriority+0x50>)
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	f003 030f 	and.w	r3, r3, #15
 80011de:	3b04      	subs	r3, #4
 80011e0:	0112      	lsls	r2, r2, #4
 80011e2:	b2d2      	uxtb	r2, r2
 80011e4:	440b      	add	r3, r1
 80011e6:	761a      	strb	r2, [r3, #24]
}
 80011e8:	bf00      	nop
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e000e100 	.word	0xe000e100
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b089      	sub	sp, #36	; 0x24
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	f1c3 0307 	rsb	r3, r3, #7
 8001216:	2b04      	cmp	r3, #4
 8001218:	bf28      	it	cs
 800121a:	2304      	movcs	r3, #4
 800121c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	3304      	adds	r3, #4
 8001222:	2b06      	cmp	r3, #6
 8001224:	d902      	bls.n	800122c <NVIC_EncodePriority+0x30>
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	3b03      	subs	r3, #3
 800122a:	e000      	b.n	800122e <NVIC_EncodePriority+0x32>
 800122c:	2300      	movs	r3, #0
 800122e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001230:	f04f 32ff 	mov.w	r2, #4294967295
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	43da      	mvns	r2, r3
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	401a      	ands	r2, r3
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001244:	f04f 31ff 	mov.w	r1, #4294967295
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	fa01 f303 	lsl.w	r3, r1, r3
 800124e:	43d9      	mvns	r1, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	4313      	orrs	r3, r2
         );
}
 8001256:	4618      	mov	r0, r3
 8001258:	3724      	adds	r7, #36	; 0x24
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr

08001260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3b01      	subs	r3, #1
 800126c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001270:	d301      	bcc.n	8001276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001272:	2301      	movs	r3, #1
 8001274:	e00f      	b.n	8001296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001276:	4a0a      	ldr	r2, [pc, #40]	; (80012a0 <SysTick_Config+0x40>)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3b01      	subs	r3, #1
 800127c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800127e:	210f      	movs	r1, #15
 8001280:	f04f 30ff 	mov.w	r0, #4294967295
 8001284:	f7ff ff90 	bl	80011a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <SysTick_Config+0x40>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800128e:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <SysTick_Config+0x40>)
 8001290:	2207      	movs	r2, #7
 8001292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	e000e010 	.word	0xe000e010

080012a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7ff ff2d 	bl	800110c <__NVIC_SetPriorityGrouping>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b086      	sub	sp, #24
 80012be:	af00      	add	r7, sp, #0
 80012c0:	4603      	mov	r3, r0
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
 80012c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012cc:	f7ff ff42 	bl	8001154 <__NVIC_GetPriorityGrouping>
 80012d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	68b9      	ldr	r1, [r7, #8]
 80012d6:	6978      	ldr	r0, [r7, #20]
 80012d8:	f7ff ff90 	bl	80011fc <NVIC_EncodePriority>
 80012dc:	4602      	mov	r2, r0
 80012de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e2:	4611      	mov	r1, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff5f 	bl	80011a8 <__NVIC_SetPriority>
}
 80012ea:	bf00      	nop
 80012ec:	3718      	adds	r7, #24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b082      	sub	sp, #8
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	4603      	mov	r3, r0
 80012fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff35 	bl	8001170 <__NVIC_EnableIRQ>
}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff ffa2 	bl	8001260 <SysTick_Config>
 800131c:	4603      	mov	r3, r0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001328:	b480      	push	{r7}
 800132a:	b08b      	sub	sp, #44	; 0x2c
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001336:	2300      	movs	r3, #0
 8001338:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800133a:	e148      	b.n	80015ce <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800133c:	2201      	movs	r2, #1
 800133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	69fa      	ldr	r2, [r7, #28]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	429a      	cmp	r2, r3
 8001356:	f040 8137 	bne.w	80015c8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	4aa3      	ldr	r2, [pc, #652]	; (80015ec <HAL_GPIO_Init+0x2c4>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d05e      	beq.n	8001422 <HAL_GPIO_Init+0xfa>
 8001364:	4aa1      	ldr	r2, [pc, #644]	; (80015ec <HAL_GPIO_Init+0x2c4>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d875      	bhi.n	8001456 <HAL_GPIO_Init+0x12e>
 800136a:	4aa1      	ldr	r2, [pc, #644]	; (80015f0 <HAL_GPIO_Init+0x2c8>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d058      	beq.n	8001422 <HAL_GPIO_Init+0xfa>
 8001370:	4a9f      	ldr	r2, [pc, #636]	; (80015f0 <HAL_GPIO_Init+0x2c8>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d86f      	bhi.n	8001456 <HAL_GPIO_Init+0x12e>
 8001376:	4a9f      	ldr	r2, [pc, #636]	; (80015f4 <HAL_GPIO_Init+0x2cc>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d052      	beq.n	8001422 <HAL_GPIO_Init+0xfa>
 800137c:	4a9d      	ldr	r2, [pc, #628]	; (80015f4 <HAL_GPIO_Init+0x2cc>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d869      	bhi.n	8001456 <HAL_GPIO_Init+0x12e>
 8001382:	4a9d      	ldr	r2, [pc, #628]	; (80015f8 <HAL_GPIO_Init+0x2d0>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d04c      	beq.n	8001422 <HAL_GPIO_Init+0xfa>
 8001388:	4a9b      	ldr	r2, [pc, #620]	; (80015f8 <HAL_GPIO_Init+0x2d0>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d863      	bhi.n	8001456 <HAL_GPIO_Init+0x12e>
 800138e:	4a9b      	ldr	r2, [pc, #620]	; (80015fc <HAL_GPIO_Init+0x2d4>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d046      	beq.n	8001422 <HAL_GPIO_Init+0xfa>
 8001394:	4a99      	ldr	r2, [pc, #612]	; (80015fc <HAL_GPIO_Init+0x2d4>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d85d      	bhi.n	8001456 <HAL_GPIO_Init+0x12e>
 800139a:	2b12      	cmp	r3, #18
 800139c:	d82a      	bhi.n	80013f4 <HAL_GPIO_Init+0xcc>
 800139e:	2b12      	cmp	r3, #18
 80013a0:	d859      	bhi.n	8001456 <HAL_GPIO_Init+0x12e>
 80013a2:	a201      	add	r2, pc, #4	; (adr r2, 80013a8 <HAL_GPIO_Init+0x80>)
 80013a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a8:	08001423 	.word	0x08001423
 80013ac:	080013fd 	.word	0x080013fd
 80013b0:	0800140f 	.word	0x0800140f
 80013b4:	08001451 	.word	0x08001451
 80013b8:	08001457 	.word	0x08001457
 80013bc:	08001457 	.word	0x08001457
 80013c0:	08001457 	.word	0x08001457
 80013c4:	08001457 	.word	0x08001457
 80013c8:	08001457 	.word	0x08001457
 80013cc:	08001457 	.word	0x08001457
 80013d0:	08001457 	.word	0x08001457
 80013d4:	08001457 	.word	0x08001457
 80013d8:	08001457 	.word	0x08001457
 80013dc:	08001457 	.word	0x08001457
 80013e0:	08001457 	.word	0x08001457
 80013e4:	08001457 	.word	0x08001457
 80013e8:	08001457 	.word	0x08001457
 80013ec:	08001405 	.word	0x08001405
 80013f0:	08001419 	.word	0x08001419
 80013f4:	4a82      	ldr	r2, [pc, #520]	; (8001600 <HAL_GPIO_Init+0x2d8>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d013      	beq.n	8001422 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013fa:	e02c      	b.n	8001456 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	623b      	str	r3, [r7, #32]
          break;
 8001402:	e029      	b.n	8001458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	3304      	adds	r3, #4
 800140a:	623b      	str	r3, [r7, #32]
          break;
 800140c:	e024      	b.n	8001458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	3308      	adds	r3, #8
 8001414:	623b      	str	r3, [r7, #32]
          break;
 8001416:	e01f      	b.n	8001458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	330c      	adds	r3, #12
 800141e:	623b      	str	r3, [r7, #32]
          break;
 8001420:	e01a      	b.n	8001458 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d102      	bne.n	8001430 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800142a:	2304      	movs	r3, #4
 800142c:	623b      	str	r3, [r7, #32]
          break;
 800142e:	e013      	b.n	8001458 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d105      	bne.n	8001444 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001438:	2308      	movs	r3, #8
 800143a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69fa      	ldr	r2, [r7, #28]
 8001440:	611a      	str	r2, [r3, #16]
          break;
 8001442:	e009      	b.n	8001458 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001444:	2308      	movs	r3, #8
 8001446:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	69fa      	ldr	r2, [r7, #28]
 800144c:	615a      	str	r2, [r3, #20]
          break;
 800144e:	e003      	b.n	8001458 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001450:	2300      	movs	r3, #0
 8001452:	623b      	str	r3, [r7, #32]
          break;
 8001454:	e000      	b.n	8001458 <HAL_GPIO_Init+0x130>
          break;
 8001456:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	2bff      	cmp	r3, #255	; 0xff
 800145c:	d801      	bhi.n	8001462 <HAL_GPIO_Init+0x13a>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	e001      	b.n	8001466 <HAL_GPIO_Init+0x13e>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3304      	adds	r3, #4
 8001466:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	2bff      	cmp	r3, #255	; 0xff
 800146c:	d802      	bhi.n	8001474 <HAL_GPIO_Init+0x14c>
 800146e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	e002      	b.n	800147a <HAL_GPIO_Init+0x152>
 8001474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001476:	3b08      	subs	r3, #8
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	210f      	movs	r1, #15
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	fa01 f303 	lsl.w	r3, r1, r3
 8001488:	43db      	mvns	r3, r3
 800148a:	401a      	ands	r2, r3
 800148c:	6a39      	ldr	r1, [r7, #32]
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	fa01 f303 	lsl.w	r3, r1, r3
 8001494:	431a      	orrs	r2, r3
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f000 8090 	beq.w	80015c8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014a8:	4b56      	ldr	r3, [pc, #344]	; (8001604 <HAL_GPIO_Init+0x2dc>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	4a55      	ldr	r2, [pc, #340]	; (8001604 <HAL_GPIO_Init+0x2dc>)
 80014ae:	f043 0301 	orr.w	r3, r3, #1
 80014b2:	6193      	str	r3, [r2, #24]
 80014b4:	4b53      	ldr	r3, [pc, #332]	; (8001604 <HAL_GPIO_Init+0x2dc>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	60bb      	str	r3, [r7, #8]
 80014be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014c0:	4a51      	ldr	r2, [pc, #324]	; (8001608 <HAL_GPIO_Init+0x2e0>)
 80014c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c4:	089b      	lsrs	r3, r3, #2
 80014c6:	3302      	adds	r3, #2
 80014c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d0:	f003 0303 	and.w	r3, r3, #3
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	220f      	movs	r2, #15
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	4013      	ands	r3, r2
 80014e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4a49      	ldr	r2, [pc, #292]	; (800160c <HAL_GPIO_Init+0x2e4>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d00d      	beq.n	8001508 <HAL_GPIO_Init+0x1e0>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a48      	ldr	r2, [pc, #288]	; (8001610 <HAL_GPIO_Init+0x2e8>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d007      	beq.n	8001504 <HAL_GPIO_Init+0x1dc>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4a47      	ldr	r2, [pc, #284]	; (8001614 <HAL_GPIO_Init+0x2ec>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d101      	bne.n	8001500 <HAL_GPIO_Init+0x1d8>
 80014fc:	2302      	movs	r3, #2
 80014fe:	e004      	b.n	800150a <HAL_GPIO_Init+0x1e2>
 8001500:	2303      	movs	r3, #3
 8001502:	e002      	b.n	800150a <HAL_GPIO_Init+0x1e2>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <HAL_GPIO_Init+0x1e2>
 8001508:	2300      	movs	r3, #0
 800150a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800150c:	f002 0203 	and.w	r2, r2, #3
 8001510:	0092      	lsls	r2, r2, #2
 8001512:	4093      	lsls	r3, r2
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	4313      	orrs	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800151a:	493b      	ldr	r1, [pc, #236]	; (8001608 <HAL_GPIO_Init+0x2e0>)
 800151c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151e:	089b      	lsrs	r3, r3, #2
 8001520:	3302      	adds	r3, #2
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d006      	beq.n	8001542 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001534:	4b38      	ldr	r3, [pc, #224]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4937      	ldr	r1, [pc, #220]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	4313      	orrs	r3, r2
 800153e:	600b      	str	r3, [r1, #0]
 8001540:	e006      	b.n	8001550 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001542:	4b35      	ldr	r3, [pc, #212]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	43db      	mvns	r3, r3
 800154a:	4933      	ldr	r1, [pc, #204]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 800154c:	4013      	ands	r3, r2
 800154e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d006      	beq.n	800156a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800155c:	4b2e      	ldr	r3, [pc, #184]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 800155e:	685a      	ldr	r2, [r3, #4]
 8001560:	492d      	ldr	r1, [pc, #180]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	604b      	str	r3, [r1, #4]
 8001568:	e006      	b.n	8001578 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800156a:	4b2b      	ldr	r3, [pc, #172]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	43db      	mvns	r3, r3
 8001572:	4929      	ldr	r1, [pc, #164]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 8001574:	4013      	ands	r3, r2
 8001576:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d006      	beq.n	8001592 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001584:	4b24      	ldr	r3, [pc, #144]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	4923      	ldr	r1, [pc, #140]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	608b      	str	r3, [r1, #8]
 8001590:	e006      	b.n	80015a0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001592:	4b21      	ldr	r3, [pc, #132]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 8001594:	689a      	ldr	r2, [r3, #8]
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	43db      	mvns	r3, r3
 800159a:	491f      	ldr	r1, [pc, #124]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 800159c:	4013      	ands	r3, r2
 800159e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d006      	beq.n	80015ba <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015ac:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 80015ae:	68da      	ldr	r2, [r3, #12]
 80015b0:	4919      	ldr	r1, [pc, #100]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	60cb      	str	r3, [r1, #12]
 80015b8:	e006      	b.n	80015c8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015ba:	4b17      	ldr	r3, [pc, #92]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 80015bc:	68da      	ldr	r2, [r3, #12]
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	4915      	ldr	r1, [pc, #84]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ca:	3301      	adds	r3, #1
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	fa22 f303 	lsr.w	r3, r2, r3
 80015d8:	2b00      	cmp	r3, #0
 80015da:	f47f aeaf 	bne.w	800133c <HAL_GPIO_Init+0x14>
  }
}
 80015de:	bf00      	nop
 80015e0:	bf00      	nop
 80015e2:	372c      	adds	r7, #44	; 0x2c
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	10320000 	.word	0x10320000
 80015f0:	10310000 	.word	0x10310000
 80015f4:	10220000 	.word	0x10220000
 80015f8:	10210000 	.word	0x10210000
 80015fc:	10120000 	.word	0x10120000
 8001600:	10110000 	.word	0x10110000
 8001604:	40021000 	.word	0x40021000
 8001608:	40010000 	.word	0x40010000
 800160c:	40010800 	.word	0x40010800
 8001610:	40010c00 	.word	0x40010c00
 8001614:	40011000 	.word	0x40011000
 8001618:	40010400 	.word	0x40010400

0800161c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	887b      	ldrh	r3, [r7, #2]
 800162e:	4013      	ands	r3, r2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d002      	beq.n	800163a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001634:	2301      	movs	r3, #1
 8001636:	73fb      	strb	r3, [r7, #15]
 8001638:	e001      	b.n	800163e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800163a:	2300      	movs	r3, #0
 800163c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800163e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr

0800164a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
 8001652:	460b      	mov	r3, r1
 8001654:	807b      	strh	r3, [r7, #2]
 8001656:	4613      	mov	r3, r2
 8001658:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800165a:	787b      	ldrb	r3, [r7, #1]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001660:	887a      	ldrh	r2, [r7, #2]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001666:	e003      	b.n	8001670 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001668:	887b      	ldrh	r3, [r7, #2]
 800166a:	041a      	lsls	r2, r3, #16
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	611a      	str	r2, [r3, #16]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr

0800167a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800167a:	b480      	push	{r7}
 800167c:	b085      	sub	sp, #20
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
 8001682:	460b      	mov	r3, r1
 8001684:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800168c:	887a      	ldrh	r2, [r7, #2]
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4013      	ands	r3, r2
 8001692:	041a      	lsls	r2, r3, #16
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	43d9      	mvns	r1, r3
 8001698:	887b      	ldrh	r3, [r7, #2]
 800169a:	400b      	ands	r3, r1
 800169c:	431a      	orrs	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	611a      	str	r2, [r3, #16]
}
 80016a2:	bf00      	nop
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr

080016ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d101      	bne.n	80016be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e26c      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	f000 8087 	beq.w	80017da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016cc:	4b92      	ldr	r3, [pc, #584]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f003 030c 	and.w	r3, r3, #12
 80016d4:	2b04      	cmp	r3, #4
 80016d6:	d00c      	beq.n	80016f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016d8:	4b8f      	ldr	r3, [pc, #572]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f003 030c 	and.w	r3, r3, #12
 80016e0:	2b08      	cmp	r3, #8
 80016e2:	d112      	bne.n	800170a <HAL_RCC_OscConfig+0x5e>
 80016e4:	4b8c      	ldr	r3, [pc, #560]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f0:	d10b      	bne.n	800170a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f2:	4b89      	ldr	r3, [pc, #548]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d06c      	beq.n	80017d8 <HAL_RCC_OscConfig+0x12c>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d168      	bne.n	80017d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e246      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001712:	d106      	bne.n	8001722 <HAL_RCC_OscConfig+0x76>
 8001714:	4b80      	ldr	r3, [pc, #512]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a7f      	ldr	r2, [pc, #508]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800171a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800171e:	6013      	str	r3, [r2, #0]
 8001720:	e02e      	b.n	8001780 <HAL_RCC_OscConfig+0xd4>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10c      	bne.n	8001744 <HAL_RCC_OscConfig+0x98>
 800172a:	4b7b      	ldr	r3, [pc, #492]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a7a      	ldr	r2, [pc, #488]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001730:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001734:	6013      	str	r3, [r2, #0]
 8001736:	4b78      	ldr	r3, [pc, #480]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a77      	ldr	r2, [pc, #476]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800173c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001740:	6013      	str	r3, [r2, #0]
 8001742:	e01d      	b.n	8001780 <HAL_RCC_OscConfig+0xd4>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800174c:	d10c      	bne.n	8001768 <HAL_RCC_OscConfig+0xbc>
 800174e:	4b72      	ldr	r3, [pc, #456]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a71      	ldr	r2, [pc, #452]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001754:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001758:	6013      	str	r3, [r2, #0]
 800175a:	4b6f      	ldr	r3, [pc, #444]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a6e      	ldr	r2, [pc, #440]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	e00b      	b.n	8001780 <HAL_RCC_OscConfig+0xd4>
 8001768:	4b6b      	ldr	r3, [pc, #428]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a6a      	ldr	r2, [pc, #424]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800176e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	4b68      	ldr	r3, [pc, #416]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a67      	ldr	r2, [pc, #412]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800177a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800177e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d013      	beq.n	80017b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001788:	f7ff fcb6 	bl	80010f8 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001790:	f7ff fcb2 	bl	80010f8 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b64      	cmp	r3, #100	; 0x64
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e1fa      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a2:	4b5d      	ldr	r3, [pc, #372]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0f0      	beq.n	8001790 <HAL_RCC_OscConfig+0xe4>
 80017ae:	e014      	b.n	80017da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b0:	f7ff fca2 	bl	80010f8 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017b8:	f7ff fc9e 	bl	80010f8 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b64      	cmp	r3, #100	; 0x64
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e1e6      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ca:	4b53      	ldr	r3, [pc, #332]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x10c>
 80017d6:	e000      	b.n	80017da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d063      	beq.n	80018ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017e6:	4b4c      	ldr	r3, [pc, #304]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d00b      	beq.n	800180a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017f2:	4b49      	ldr	r3, [pc, #292]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f003 030c 	and.w	r3, r3, #12
 80017fa:	2b08      	cmp	r3, #8
 80017fc:	d11c      	bne.n	8001838 <HAL_RCC_OscConfig+0x18c>
 80017fe:	4b46      	ldr	r3, [pc, #280]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d116      	bne.n	8001838 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800180a:	4b43      	ldr	r3, [pc, #268]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d005      	beq.n	8001822 <HAL_RCC_OscConfig+0x176>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d001      	beq.n	8001822 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e1ba      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001822:	4b3d      	ldr	r3, [pc, #244]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	4939      	ldr	r1, [pc, #228]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001832:	4313      	orrs	r3, r2
 8001834:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001836:	e03a      	b.n	80018ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d020      	beq.n	8001882 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001840:	4b36      	ldr	r3, [pc, #216]	; (800191c <HAL_RCC_OscConfig+0x270>)
 8001842:	2201      	movs	r2, #1
 8001844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001846:	f7ff fc57 	bl	80010f8 <HAL_GetTick>
 800184a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800184c:	e008      	b.n	8001860 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800184e:	f7ff fc53 	bl	80010f8 <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b02      	cmp	r3, #2
 800185a:	d901      	bls.n	8001860 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800185c:	2303      	movs	r3, #3
 800185e:	e19b      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001860:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0302 	and.w	r3, r3, #2
 8001868:	2b00      	cmp	r3, #0
 800186a:	d0f0      	beq.n	800184e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800186c:	4b2a      	ldr	r3, [pc, #168]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	695b      	ldr	r3, [r3, #20]
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4927      	ldr	r1, [pc, #156]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 800187c:	4313      	orrs	r3, r2
 800187e:	600b      	str	r3, [r1, #0]
 8001880:	e015      	b.n	80018ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001882:	4b26      	ldr	r3, [pc, #152]	; (800191c <HAL_RCC_OscConfig+0x270>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001888:	f7ff fc36 	bl	80010f8 <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001890:	f7ff fc32 	bl	80010f8 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e17a      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a2:	4b1d      	ldr	r3, [pc, #116]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f0      	bne.n	8001890 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d03a      	beq.n	8001930 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d019      	beq.n	80018f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018c2:	4b17      	ldr	r3, [pc, #92]	; (8001920 <HAL_RCC_OscConfig+0x274>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c8:	f7ff fc16 	bl	80010f8 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018d0:	f7ff fc12 	bl	80010f8 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e15a      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e2:	4b0d      	ldr	r3, [pc, #52]	; (8001918 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018ee:	2001      	movs	r0, #1
 80018f0:	f000 faa6 	bl	8001e40 <RCC_Delay>
 80018f4:	e01c      	b.n	8001930 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018f6:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <HAL_RCC_OscConfig+0x274>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fc:	f7ff fbfc 	bl	80010f8 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001902:	e00f      	b.n	8001924 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001904:	f7ff fbf8 	bl	80010f8 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d908      	bls.n	8001924 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e140      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000
 800191c:	42420000 	.word	0x42420000
 8001920:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001924:	4b9e      	ldr	r3, [pc, #632]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	2b00      	cmp	r3, #0
 800192e:	d1e9      	bne.n	8001904 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	2b00      	cmp	r3, #0
 800193a:	f000 80a6 	beq.w	8001a8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800193e:	2300      	movs	r3, #0
 8001940:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001942:	4b97      	ldr	r3, [pc, #604]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d10d      	bne.n	800196a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800194e:	4b94      	ldr	r3, [pc, #592]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	4a93      	ldr	r2, [pc, #588]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001958:	61d3      	str	r3, [r2, #28]
 800195a:	4b91      	ldr	r3, [pc, #580]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001966:	2301      	movs	r3, #1
 8001968:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800196a:	4b8e      	ldr	r3, [pc, #568]	; (8001ba4 <HAL_RCC_OscConfig+0x4f8>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001972:	2b00      	cmp	r3, #0
 8001974:	d118      	bne.n	80019a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001976:	4b8b      	ldr	r3, [pc, #556]	; (8001ba4 <HAL_RCC_OscConfig+0x4f8>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a8a      	ldr	r2, [pc, #552]	; (8001ba4 <HAL_RCC_OscConfig+0x4f8>)
 800197c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001982:	f7ff fbb9 	bl	80010f8 <HAL_GetTick>
 8001986:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001988:	e008      	b.n	800199c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800198a:	f7ff fbb5 	bl	80010f8 <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b64      	cmp	r3, #100	; 0x64
 8001996:	d901      	bls.n	800199c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e0fd      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800199c:	4b81      	ldr	r3, [pc, #516]	; (8001ba4 <HAL_RCC_OscConfig+0x4f8>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d0f0      	beq.n	800198a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d106      	bne.n	80019be <HAL_RCC_OscConfig+0x312>
 80019b0:	4b7b      	ldr	r3, [pc, #492]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019b2:	6a1b      	ldr	r3, [r3, #32]
 80019b4:	4a7a      	ldr	r2, [pc, #488]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019b6:	f043 0301 	orr.w	r3, r3, #1
 80019ba:	6213      	str	r3, [r2, #32]
 80019bc:	e02d      	b.n	8001a1a <HAL_RCC_OscConfig+0x36e>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d10c      	bne.n	80019e0 <HAL_RCC_OscConfig+0x334>
 80019c6:	4b76      	ldr	r3, [pc, #472]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019c8:	6a1b      	ldr	r3, [r3, #32]
 80019ca:	4a75      	ldr	r2, [pc, #468]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019cc:	f023 0301 	bic.w	r3, r3, #1
 80019d0:	6213      	str	r3, [r2, #32]
 80019d2:	4b73      	ldr	r3, [pc, #460]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019d4:	6a1b      	ldr	r3, [r3, #32]
 80019d6:	4a72      	ldr	r2, [pc, #456]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019d8:	f023 0304 	bic.w	r3, r3, #4
 80019dc:	6213      	str	r3, [r2, #32]
 80019de:	e01c      	b.n	8001a1a <HAL_RCC_OscConfig+0x36e>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	2b05      	cmp	r3, #5
 80019e6:	d10c      	bne.n	8001a02 <HAL_RCC_OscConfig+0x356>
 80019e8:	4b6d      	ldr	r3, [pc, #436]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	4a6c      	ldr	r2, [pc, #432]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019ee:	f043 0304 	orr.w	r3, r3, #4
 80019f2:	6213      	str	r3, [r2, #32]
 80019f4:	4b6a      	ldr	r3, [pc, #424]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019f6:	6a1b      	ldr	r3, [r3, #32]
 80019f8:	4a69      	ldr	r2, [pc, #420]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	6213      	str	r3, [r2, #32]
 8001a00:	e00b      	b.n	8001a1a <HAL_RCC_OscConfig+0x36e>
 8001a02:	4b67      	ldr	r3, [pc, #412]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a04:	6a1b      	ldr	r3, [r3, #32]
 8001a06:	4a66      	ldr	r2, [pc, #408]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a08:	f023 0301 	bic.w	r3, r3, #1
 8001a0c:	6213      	str	r3, [r2, #32]
 8001a0e:	4b64      	ldr	r3, [pc, #400]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	4a63      	ldr	r2, [pc, #396]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a14:	f023 0304 	bic.w	r3, r3, #4
 8001a18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d015      	beq.n	8001a4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a22:	f7ff fb69 	bl	80010f8 <HAL_GetTick>
 8001a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a28:	e00a      	b.n	8001a40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a2a:	f7ff fb65 	bl	80010f8 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e0ab      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a40:	4b57      	ldr	r3, [pc, #348]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	f003 0302 	and.w	r3, r3, #2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0ee      	beq.n	8001a2a <HAL_RCC_OscConfig+0x37e>
 8001a4c:	e014      	b.n	8001a78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a4e:	f7ff fb53 	bl	80010f8 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a54:	e00a      	b.n	8001a6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a56:	f7ff fb4f 	bl	80010f8 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e095      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a6c:	4b4c      	ldr	r3, [pc, #304]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1ee      	bne.n	8001a56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a78:	7dfb      	ldrb	r3, [r7, #23]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d105      	bne.n	8001a8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a7e:	4b48      	ldr	r3, [pc, #288]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	4a47      	ldr	r2, [pc, #284]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 8081 	beq.w	8001b96 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a94:	4b42      	ldr	r3, [pc, #264]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 030c 	and.w	r3, r3, #12
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d061      	beq.n	8001b64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	69db      	ldr	r3, [r3, #28]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d146      	bne.n	8001b36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aa8:	4b3f      	ldr	r3, [pc, #252]	; (8001ba8 <HAL_RCC_OscConfig+0x4fc>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aae:	f7ff fb23 	bl	80010f8 <HAL_GetTick>
 8001ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab4:	e008      	b.n	8001ac8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ab6:	f7ff fb1f 	bl	80010f8 <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d901      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e067      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ac8:	4b35      	ldr	r3, [pc, #212]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1f0      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001adc:	d108      	bne.n	8001af0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ade:	4b30      	ldr	r3, [pc, #192]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	492d      	ldr	r1, [pc, #180]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001af0:	4b2b      	ldr	r3, [pc, #172]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a19      	ldr	r1, [r3, #32]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b00:	430b      	orrs	r3, r1
 8001b02:	4927      	ldr	r1, [pc, #156]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b08:	4b27      	ldr	r3, [pc, #156]	; (8001ba8 <HAL_RCC_OscConfig+0x4fc>)
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0e:	f7ff faf3 	bl	80010f8 <HAL_GetTick>
 8001b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b16:	f7ff faef 	bl	80010f8 <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e037      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b28:	4b1d      	ldr	r3, [pc, #116]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d0f0      	beq.n	8001b16 <HAL_RCC_OscConfig+0x46a>
 8001b34:	e02f      	b.n	8001b96 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b36:	4b1c      	ldr	r3, [pc, #112]	; (8001ba8 <HAL_RCC_OscConfig+0x4fc>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3c:	f7ff fadc 	bl	80010f8 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b44:	f7ff fad8 	bl	80010f8 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e020      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b56:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x498>
 8001b62:	e018      	b.n	8001b96 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	69db      	ldr	r3, [r3, #28]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e013      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b70:	4b0b      	ldr	r3, [pc, #44]	; (8001ba0 <HAL_RCC_OscConfig+0x4f4>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a1b      	ldr	r3, [r3, #32]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d106      	bne.n	8001b92 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d001      	beq.n	8001b96 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e000      	b.n	8001b98 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	40007000 	.word	0x40007000
 8001ba8:	42420060 	.word	0x42420060

08001bac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d101      	bne.n	8001bc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e0d0      	b.n	8001d62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bc0:	4b6a      	ldr	r3, [pc, #424]	; (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0307 	and.w	r3, r3, #7
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d910      	bls.n	8001bf0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bce:	4b67      	ldr	r3, [pc, #412]	; (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f023 0207 	bic.w	r2, r3, #7
 8001bd6:	4965      	ldr	r1, [pc, #404]	; (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bde:	4b63      	ldr	r3, [pc, #396]	; (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0307 	and.w	r3, r3, #7
 8001be6:	683a      	ldr	r2, [r7, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d001      	beq.n	8001bf0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e0b8      	b.n	8001d62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d020      	beq.n	8001c3e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0304 	and.w	r3, r3, #4
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d005      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c08:	4b59      	ldr	r3, [pc, #356]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	4a58      	ldr	r2, [pc, #352]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c12:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0308 	and.w	r3, r3, #8
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d005      	beq.n	8001c2c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c20:	4b53      	ldr	r3, [pc, #332]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	4a52      	ldr	r2, [pc, #328]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c26:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c2a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c2c:	4b50      	ldr	r3, [pc, #320]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	494d      	ldr	r1, [pc, #308]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d040      	beq.n	8001ccc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d107      	bne.n	8001c62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c52:	4b47      	ldr	r3, [pc, #284]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d115      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e07f      	b.n	8001d62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d107      	bne.n	8001c7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c6a:	4b41      	ldr	r3, [pc, #260]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d109      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e073      	b.n	8001d62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7a:	4b3d      	ldr	r3, [pc, #244]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e06b      	b.n	8001d62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c8a:	4b39      	ldr	r3, [pc, #228]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f023 0203 	bic.w	r2, r3, #3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	4936      	ldr	r1, [pc, #216]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c9c:	f7ff fa2c 	bl	80010f8 <HAL_GetTick>
 8001ca0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca2:	e00a      	b.n	8001cba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca4:	f7ff fa28 	bl	80010f8 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e053      	b.n	8001d62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cba:	4b2d      	ldr	r3, [pc, #180]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f003 020c 	and.w	r2, r3, #12
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d1eb      	bne.n	8001ca4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ccc:	4b27      	ldr	r3, [pc, #156]	; (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d210      	bcs.n	8001cfc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cda:	4b24      	ldr	r3, [pc, #144]	; (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f023 0207 	bic.w	r2, r3, #7
 8001ce2:	4922      	ldr	r1, [pc, #136]	; (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cea:	4b20      	ldr	r3, [pc, #128]	; (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d001      	beq.n	8001cfc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e032      	b.n	8001d62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0304 	and.w	r3, r3, #4
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d008      	beq.n	8001d1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d08:	4b19      	ldr	r3, [pc, #100]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	4916      	ldr	r1, [pc, #88]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0308 	and.w	r3, r3, #8
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d009      	beq.n	8001d3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d26:	4b12      	ldr	r3, [pc, #72]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	490e      	ldr	r1, [pc, #56]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d3a:	f000 f821 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	4b0b      	ldr	r3, [pc, #44]	; (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	091b      	lsrs	r3, r3, #4
 8001d46:	f003 030f 	and.w	r3, r3, #15
 8001d4a:	490a      	ldr	r1, [pc, #40]	; (8001d74 <HAL_RCC_ClockConfig+0x1c8>)
 8001d4c:	5ccb      	ldrb	r3, [r1, r3]
 8001d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d52:	4a09      	ldr	r2, [pc, #36]	; (8001d78 <HAL_RCC_ClockConfig+0x1cc>)
 8001d54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d56:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <HAL_RCC_ClockConfig+0x1d0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7ff f98a 	bl	8001074 <HAL_InitTick>

  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40022000 	.word	0x40022000
 8001d70:	40021000 	.word	0x40021000
 8001d74:	080026c4 	.word	0x080026c4
 8001d78:	20000018 	.word	0x20000018
 8001d7c:	2000001c 	.word	0x2000001c

08001d80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d80:	b490      	push	{r4, r7}
 8001d82:	b08a      	sub	sp, #40	; 0x28
 8001d84:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d86:	4b2a      	ldr	r3, [pc, #168]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d88:	1d3c      	adds	r4, r7, #4
 8001d8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001d90:	f240 2301 	movw	r3, #513	; 0x201
 8001d94:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61bb      	str	r3, [r7, #24]
 8001d9e:	2300      	movs	r3, #0
 8001da0:	627b      	str	r3, [r7, #36]	; 0x24
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001da6:	2300      	movs	r3, #0
 8001da8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001daa:	4b22      	ldr	r3, [pc, #136]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	f003 030c 	and.w	r3, r3, #12
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d002      	beq.n	8001dc0 <HAL_RCC_GetSysClockFreq+0x40>
 8001dba:	2b08      	cmp	r3, #8
 8001dbc:	d003      	beq.n	8001dc6 <HAL_RCC_GetSysClockFreq+0x46>
 8001dbe:	e02d      	b.n	8001e1c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dc0:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dc2:	623b      	str	r3, [r7, #32]
      break;
 8001dc4:	e02d      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	0c9b      	lsrs	r3, r3, #18
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dd8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d013      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001de4:	4b13      	ldr	r3, [pc, #76]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	0c5b      	lsrs	r3, r3, #17
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001df2:	4413      	add	r3, r2
 8001df4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001df8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	4a0e      	ldr	r2, [pc, #56]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dfe:	fb02 f203 	mul.w	r2, r2, r3
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
 8001e0a:	e004      	b.n	8001e16 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	4a0b      	ldr	r2, [pc, #44]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e10:	fb02 f303 	mul.w	r3, r2, r3
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e18:	623b      	str	r3, [r7, #32]
      break;
 8001e1a:	e002      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e1c:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e1e:	623b      	str	r3, [r7, #32]
      break;
 8001e20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e22:	6a3b      	ldr	r3, [r7, #32]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3728      	adds	r7, #40	; 0x28
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc90      	pop	{r4, r7}
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	080026b4 	.word	0x080026b4
 8001e34:	40021000 	.word	0x40021000
 8001e38:	007a1200 	.word	0x007a1200
 8001e3c:	003d0900 	.word	0x003d0900

08001e40 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e48:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <RCC_Delay+0x34>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a0a      	ldr	r2, [pc, #40]	; (8001e78 <RCC_Delay+0x38>)
 8001e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e52:	0a5b      	lsrs	r3, r3, #9
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	fb02 f303 	mul.w	r3, r2, r3
 8001e5a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e5c:	bf00      	nop
  }
  while (Delay --);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	1e5a      	subs	r2, r3, #1
 8001e62:	60fa      	str	r2, [r7, #12]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1f9      	bne.n	8001e5c <RCC_Delay+0x1c>
}
 8001e68:	bf00      	nop
 8001e6a:	bf00      	nop
 8001e6c:	3714      	adds	r7, #20
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	20000018 	.word	0x20000018
 8001e78:	10624dd3 	.word	0x10624dd3

08001e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e041      	b.n	8001f12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d106      	bne.n	8001ea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7fe feb0 	bl	8000c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3304      	adds	r3, #4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4610      	mov	r0, r2
 8001ebc:	f000 fa6a 	bl	8002394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d001      	beq.n	8001f34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e035      	b.n	8001fa0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2202      	movs	r2, #2
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	68da      	ldr	r2, [r3, #12]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a16      	ldr	r2, [pc, #88]	; (8001fac <HAL_TIM_Base_Start_IT+0x90>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d009      	beq.n	8001f6a <HAL_TIM_Base_Start_IT+0x4e>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f5e:	d004      	beq.n	8001f6a <HAL_TIM_Base_Start_IT+0x4e>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a12      	ldr	r2, [pc, #72]	; (8001fb0 <HAL_TIM_Base_Start_IT+0x94>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d111      	bne.n	8001f8e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2b06      	cmp	r3, #6
 8001f7a:	d010      	beq.n	8001f9e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 0201 	orr.w	r2, r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f8c:	e007      	b.n	8001f9e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f042 0201 	orr.w	r2, r2, #1
 8001f9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	40012c00 	.word	0x40012c00
 8001fb0:	40000400 	.word	0x40000400

08001fb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d122      	bne.n	8002010 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d11b      	bne.n	8002010 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f06f 0202 	mvn.w	r2, #2
 8001fe0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 f9b1 	bl	800235e <HAL_TIM_IC_CaptureCallback>
 8001ffc:	e005      	b.n	800200a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f9a4 	bl	800234c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 f9b3 	bl	8002370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	f003 0304 	and.w	r3, r3, #4
 800201a:	2b04      	cmp	r3, #4
 800201c:	d122      	bne.n	8002064 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b04      	cmp	r3, #4
 800202a:	d11b      	bne.n	8002064 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0204 	mvn.w	r2, #4
 8002034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2202      	movs	r2, #2
 800203a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f987 	bl	800235e <HAL_TIM_IC_CaptureCallback>
 8002050:	e005      	b.n	800205e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f97a 	bl	800234c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f989 	bl	8002370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	2b08      	cmp	r3, #8
 8002070:	d122      	bne.n	80020b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b08      	cmp	r3, #8
 800207e:	d11b      	bne.n	80020b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f06f 0208 	mvn.w	r2, #8
 8002088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2204      	movs	r2, #4
 800208e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f95d 	bl	800235e <HAL_TIM_IC_CaptureCallback>
 80020a4:	e005      	b.n	80020b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f950 	bl	800234c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f95f 	bl	8002370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	f003 0310 	and.w	r3, r3, #16
 80020c2:	2b10      	cmp	r3, #16
 80020c4:	d122      	bne.n	800210c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	f003 0310 	and.w	r3, r3, #16
 80020d0:	2b10      	cmp	r3, #16
 80020d2:	d11b      	bne.n	800210c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f06f 0210 	mvn.w	r2, #16
 80020dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2208      	movs	r2, #8
 80020e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f933 	bl	800235e <HAL_TIM_IC_CaptureCallback>
 80020f8:	e005      	b.n	8002106 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f926 	bl	800234c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 f935 	bl	8002370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b01      	cmp	r3, #1
 8002118:	d10e      	bne.n	8002138 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b01      	cmp	r3, #1
 8002126:	d107      	bne.n	8002138 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0201 	mvn.w	r2, #1
 8002130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7fe fd24 	bl	8000b80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002142:	2b80      	cmp	r3, #128	; 0x80
 8002144:	d10e      	bne.n	8002164 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002150:	2b80      	cmp	r3, #128	; 0x80
 8002152:	d107      	bne.n	8002164 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800215c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 fa67 	bl	8002632 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800216e:	2b40      	cmp	r3, #64	; 0x40
 8002170:	d10e      	bne.n	8002190 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217c:	2b40      	cmp	r3, #64	; 0x40
 800217e:	d107      	bne.n	8002190 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f8f9 	bl	8002382 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f003 0320 	and.w	r3, r3, #32
 800219a:	2b20      	cmp	r3, #32
 800219c:	d10e      	bne.n	80021bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	2b20      	cmp	r3, #32
 80021aa:	d107      	bne.n	80021bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0220 	mvn.w	r2, #32
 80021b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 fa32 	bl	8002620 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d101      	bne.n	80021dc <HAL_TIM_ConfigClockSource+0x18>
 80021d8:	2302      	movs	r3, #2
 80021da:	e0b3      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x180>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2202      	movs	r2, #2
 80021e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80021fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002202:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68fa      	ldr	r2, [r7, #12]
 800220a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002214:	d03e      	beq.n	8002294 <HAL_TIM_ConfigClockSource+0xd0>
 8002216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800221a:	f200 8087 	bhi.w	800232c <HAL_TIM_ConfigClockSource+0x168>
 800221e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002222:	f000 8085 	beq.w	8002330 <HAL_TIM_ConfigClockSource+0x16c>
 8002226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800222a:	d87f      	bhi.n	800232c <HAL_TIM_ConfigClockSource+0x168>
 800222c:	2b70      	cmp	r3, #112	; 0x70
 800222e:	d01a      	beq.n	8002266 <HAL_TIM_ConfigClockSource+0xa2>
 8002230:	2b70      	cmp	r3, #112	; 0x70
 8002232:	d87b      	bhi.n	800232c <HAL_TIM_ConfigClockSource+0x168>
 8002234:	2b60      	cmp	r3, #96	; 0x60
 8002236:	d050      	beq.n	80022da <HAL_TIM_ConfigClockSource+0x116>
 8002238:	2b60      	cmp	r3, #96	; 0x60
 800223a:	d877      	bhi.n	800232c <HAL_TIM_ConfigClockSource+0x168>
 800223c:	2b50      	cmp	r3, #80	; 0x50
 800223e:	d03c      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0xf6>
 8002240:	2b50      	cmp	r3, #80	; 0x50
 8002242:	d873      	bhi.n	800232c <HAL_TIM_ConfigClockSource+0x168>
 8002244:	2b40      	cmp	r3, #64	; 0x40
 8002246:	d058      	beq.n	80022fa <HAL_TIM_ConfigClockSource+0x136>
 8002248:	2b40      	cmp	r3, #64	; 0x40
 800224a:	d86f      	bhi.n	800232c <HAL_TIM_ConfigClockSource+0x168>
 800224c:	2b30      	cmp	r3, #48	; 0x30
 800224e:	d064      	beq.n	800231a <HAL_TIM_ConfigClockSource+0x156>
 8002250:	2b30      	cmp	r3, #48	; 0x30
 8002252:	d86b      	bhi.n	800232c <HAL_TIM_ConfigClockSource+0x168>
 8002254:	2b20      	cmp	r3, #32
 8002256:	d060      	beq.n	800231a <HAL_TIM_ConfigClockSource+0x156>
 8002258:	2b20      	cmp	r3, #32
 800225a:	d867      	bhi.n	800232c <HAL_TIM_ConfigClockSource+0x168>
 800225c:	2b00      	cmp	r3, #0
 800225e:	d05c      	beq.n	800231a <HAL_TIM_ConfigClockSource+0x156>
 8002260:	2b10      	cmp	r3, #16
 8002262:	d05a      	beq.n	800231a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002264:	e062      	b.n	800232c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6818      	ldr	r0, [r3, #0]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	6899      	ldr	r1, [r3, #8]
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f000 f95c 	bl	8002532 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002288:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	609a      	str	r2, [r3, #8]
      break;
 8002292:	e04e      	b.n	8002332 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6818      	ldr	r0, [r3, #0]
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	6899      	ldr	r1, [r3, #8]
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	f000 f945 	bl	8002532 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689a      	ldr	r2, [r3, #8]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022b6:	609a      	str	r2, [r3, #8]
      break;
 80022b8:	e03b      	b.n	8002332 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	6859      	ldr	r1, [r3, #4]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	461a      	mov	r2, r3
 80022c8:	f000 f8bc 	bl	8002444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2150      	movs	r1, #80	; 0x50
 80022d2:	4618      	mov	r0, r3
 80022d4:	f000 f913 	bl	80024fe <TIM_ITRx_SetConfig>
      break;
 80022d8:	e02b      	b.n	8002332 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6818      	ldr	r0, [r3, #0]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	6859      	ldr	r1, [r3, #4]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	461a      	mov	r2, r3
 80022e8:	f000 f8da 	bl	80024a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2160      	movs	r1, #96	; 0x60
 80022f2:	4618      	mov	r0, r3
 80022f4:	f000 f903 	bl	80024fe <TIM_ITRx_SetConfig>
      break;
 80022f8:	e01b      	b.n	8002332 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6818      	ldr	r0, [r3, #0]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	6859      	ldr	r1, [r3, #4]
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	461a      	mov	r2, r3
 8002308:	f000 f89c 	bl	8002444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2140      	movs	r1, #64	; 0x40
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f8f3 	bl	80024fe <TIM_ITRx_SetConfig>
      break;
 8002318:	e00b      	b.n	8002332 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4619      	mov	r1, r3
 8002324:	4610      	mov	r0, r2
 8002326:	f000 f8ea 	bl	80024fe <TIM_ITRx_SetConfig>
        break;
 800232a:	e002      	b.n	8002332 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800232c:	bf00      	nop
 800232e:	e000      	b.n	8002332 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002330:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr

0800235e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr

08002382 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr

08002394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a25      	ldr	r2, [pc, #148]	; (800243c <TIM_Base_SetConfig+0xa8>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d007      	beq.n	80023bc <TIM_Base_SetConfig+0x28>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023b2:	d003      	beq.n	80023bc <TIM_Base_SetConfig+0x28>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4a22      	ldr	r2, [pc, #136]	; (8002440 <TIM_Base_SetConfig+0xac>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d108      	bne.n	80023ce <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a1a      	ldr	r2, [pc, #104]	; (800243c <TIM_Base_SetConfig+0xa8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d007      	beq.n	80023e6 <TIM_Base_SetConfig+0x52>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023dc:	d003      	beq.n	80023e6 <TIM_Base_SetConfig+0x52>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a17      	ldr	r2, [pc, #92]	; (8002440 <TIM_Base_SetConfig+0xac>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d108      	bne.n	80023f8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	4313      	orrs	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a07      	ldr	r2, [pc, #28]	; (800243c <TIM_Base_SetConfig+0xa8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d103      	bne.n	800242c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	691a      	ldr	r2, [r3, #16]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	615a      	str	r2, [r3, #20]
}
 8002432:	bf00      	nop
 8002434:	3714      	adds	r7, #20
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr
 800243c:	40012c00 	.word	0x40012c00
 8002440:	40000400 	.word	0x40000400

08002444 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002444:	b480      	push	{r7}
 8002446:	b087      	sub	sp, #28
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6a1b      	ldr	r3, [r3, #32]
 8002454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6a1b      	ldr	r3, [r3, #32]
 800245a:	f023 0201 	bic.w	r2, r3, #1
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	699b      	ldr	r3, [r3, #24]
 8002466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800246e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	4313      	orrs	r3, r2
 8002478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	f023 030a 	bic.w	r3, r3, #10
 8002480:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002482:	697a      	ldr	r2, [r7, #20]
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	4313      	orrs	r3, r2
 8002488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	621a      	str	r2, [r3, #32]
}
 8002496:	bf00      	nop
 8002498:	371c      	adds	r7, #28
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b087      	sub	sp, #28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	f023 0210 	bic.w	r2, r3, #16
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80024ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	031b      	lsls	r3, r3, #12
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80024dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	011b      	lsls	r3, r3, #4
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	621a      	str	r2, [r3, #32]
}
 80024f4:	bf00      	nop
 80024f6:	371c      	adds	r7, #28
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr

080024fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80024fe:	b480      	push	{r7}
 8002500:	b085      	sub	sp, #20
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
 8002506:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002514:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002516:	683a      	ldr	r2, [r7, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	4313      	orrs	r3, r2
 800251c:	f043 0307 	orr.w	r3, r3, #7
 8002520:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	609a      	str	r2, [r3, #8]
}
 8002528:	bf00      	nop
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr

08002532 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002532:	b480      	push	{r7}
 8002534:	b087      	sub	sp, #28
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
 800253e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800254c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	021a      	lsls	r2, r3, #8
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	431a      	orrs	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	4313      	orrs	r3, r2
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	4313      	orrs	r3, r2
 800255e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	609a      	str	r2, [r3, #8]
}
 8002566:	bf00      	nop
 8002568:	371c      	adds	r7, #28
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002580:	2b01      	cmp	r3, #1
 8002582:	d101      	bne.n	8002588 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002584:	2302      	movs	r3, #2
 8002586:	e041      	b.n	800260c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2202      	movs	r2, #2
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a14      	ldr	r2, [pc, #80]	; (8002618 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d009      	beq.n	80025e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025d4:	d004      	beq.n	80025e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a10      	ldr	r2, [pc, #64]	; (800261c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d10c      	bne.n	80025fa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	40012c00 	.word	0x40012c00
 800261c:	40000400 	.word	0x40000400

08002620 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr

08002632 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <__libc_init_array>:
 8002644:	b570      	push	{r4, r5, r6, lr}
 8002646:	2600      	movs	r6, #0
 8002648:	4d0c      	ldr	r5, [pc, #48]	; (800267c <__libc_init_array+0x38>)
 800264a:	4c0d      	ldr	r4, [pc, #52]	; (8002680 <__libc_init_array+0x3c>)
 800264c:	1b64      	subs	r4, r4, r5
 800264e:	10a4      	asrs	r4, r4, #2
 8002650:	42a6      	cmp	r6, r4
 8002652:	d109      	bne.n	8002668 <__libc_init_array+0x24>
 8002654:	f000 f822 	bl	800269c <_init>
 8002658:	2600      	movs	r6, #0
 800265a:	4d0a      	ldr	r5, [pc, #40]	; (8002684 <__libc_init_array+0x40>)
 800265c:	4c0a      	ldr	r4, [pc, #40]	; (8002688 <__libc_init_array+0x44>)
 800265e:	1b64      	subs	r4, r4, r5
 8002660:	10a4      	asrs	r4, r4, #2
 8002662:	42a6      	cmp	r6, r4
 8002664:	d105      	bne.n	8002672 <__libc_init_array+0x2e>
 8002666:	bd70      	pop	{r4, r5, r6, pc}
 8002668:	f855 3b04 	ldr.w	r3, [r5], #4
 800266c:	4798      	blx	r3
 800266e:	3601      	adds	r6, #1
 8002670:	e7ee      	b.n	8002650 <__libc_init_array+0xc>
 8002672:	f855 3b04 	ldr.w	r3, [r5], #4
 8002676:	4798      	blx	r3
 8002678:	3601      	adds	r6, #1
 800267a:	e7f2      	b.n	8002662 <__libc_init_array+0x1e>
 800267c:	080026d4 	.word	0x080026d4
 8002680:	080026d4 	.word	0x080026d4
 8002684:	080026d4 	.word	0x080026d4
 8002688:	080026d8 	.word	0x080026d8

0800268c <memset>:
 800268c:	4603      	mov	r3, r0
 800268e:	4402      	add	r2, r0
 8002690:	4293      	cmp	r3, r2
 8002692:	d100      	bne.n	8002696 <memset+0xa>
 8002694:	4770      	bx	lr
 8002696:	f803 1b01 	strb.w	r1, [r3], #1
 800269a:	e7f9      	b.n	8002690 <memset+0x4>

0800269c <_init>:
 800269c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800269e:	bf00      	nop
 80026a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026a2:	bc08      	pop	{r3}
 80026a4:	469e      	mov	lr, r3
 80026a6:	4770      	bx	lr

080026a8 <_fini>:
 80026a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026aa:	bf00      	nop
 80026ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ae:	bc08      	pop	{r3}
 80026b0:	469e      	mov	lr, r3
 80026b2:	4770      	bx	lr
