// Seed: 1466583438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[-1] = 1'h0;
  parameter id_6 = ~1;
  wire id_7;
  wire id_8;
  ;
  wire id_9;
endmodule
module module_1 #(
    parameter id_12 = 32'd48
) (
    output wire id_0,
    input wire id_1,
    input wor id_2,
    output tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wire id_6,
    output tri1 id_7,
    output tri0 id_8,
    input wor id_9,
    output wire id_10
);
  assign id_4 = id_2;
  logic _id_12 = 1, id_13;
  assign id_8 = ~id_1 !== 1;
  wire id_14;
  logic [7:0] \id_15 ;
  assign \id_15 [id_12] = id_12;
  always_comb @(posedge "") assign {id_1, 1, id_12} = (id_9);
  module_0 modCall_1 (
      id_13,
      id_13,
      \id_15 ,
      id_13,
      id_14
  );
endmodule
