// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module nnlayer_nnlayer_Pipeline_VITIS_LOOP_47_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        numOfOutNeurons,
        sum_V_out,
        sum_V_out_ap_vld,
        resArray_V_address0,
        resArray_V_ce0,
        resArray_V_we0,
        resArray_V_d0,
        output_V_address0,
        output_V_ce0,
        output_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] numOfOutNeurons;
output  [31:0] sum_V_out;
output   sum_V_out_ap_vld;
output  [3:0] resArray_V_address0;
output   resArray_V_ce0;
output   resArray_V_we0;
output  [15:0] resArray_V_d0;
output  [3:0] output_V_address0;
output   output_V_ce0;
input  [15:0] output_V_q0;

reg ap_idle;
reg sum_V_out_ap_vld;
reg resArray_V_ce0;
reg resArray_V_we0;
reg output_V_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln47_fu_157_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln47_reg_423;
reg   [0:0] icmp_ln47_reg_423_pp0_iter1_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter2_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter3_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter4_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter5_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter6_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter7_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter8_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter9_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter10_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter11_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter12_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter13_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter14_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter15_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter16_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter17_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter18_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter19_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter20_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter21_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter22_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter23_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter24_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter25_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter26_reg;
reg   [0:0] icmp_ln47_reg_423_pp0_iter27_reg;
reg   [3:0] resArray_V_addr_reg_432;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter1_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter2_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter3_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter4_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter5_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter6_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter7_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter8_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter9_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter10_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter11_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter12_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter13_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter14_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter15_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter16_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter17_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter18_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter19_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter20_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter21_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter22_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter23_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter24_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter25_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter26_reg;
reg   [3:0] resArray_V_addr_reg_432_pp0_iter27_reg;
wire   [0:0] tmp_fu_180_p3;
reg   [0:0] tmp_reg_437;
reg   [0:0] tmp_reg_437_pp0_iter2_reg;
reg   [0:0] tmp_reg_437_pp0_iter3_reg;
reg   [0:0] tmp_reg_437_pp0_iter4_reg;
reg   [0:0] tmp_reg_437_pp0_iter5_reg;
reg   [0:0] tmp_reg_437_pp0_iter6_reg;
reg   [0:0] tmp_reg_437_pp0_iter7_reg;
reg   [0:0] tmp_reg_437_pp0_iter8_reg;
reg   [0:0] tmp_reg_437_pp0_iter9_reg;
reg   [0:0] tmp_reg_437_pp0_iter10_reg;
reg   [0:0] tmp_reg_437_pp0_iter11_reg;
reg   [0:0] tmp_reg_437_pp0_iter12_reg;
reg   [0:0] tmp_reg_437_pp0_iter13_reg;
reg   [0:0] tmp_reg_437_pp0_iter14_reg;
reg   [0:0] tmp_reg_437_pp0_iter15_reg;
reg   [0:0] tmp_reg_437_pp0_iter16_reg;
reg   [0:0] tmp_reg_437_pp0_iter17_reg;
reg   [0:0] tmp_reg_437_pp0_iter18_reg;
reg   [0:0] tmp_reg_437_pp0_iter19_reg;
reg   [0:0] tmp_reg_437_pp0_iter20_reg;
reg   [0:0] tmp_reg_437_pp0_iter21_reg;
reg   [0:0] tmp_reg_437_pp0_iter22_reg;
reg   [0:0] tmp_reg_437_pp0_iter23_reg;
reg   [0:0] tmp_reg_437_pp0_iter24_reg;
reg   [0:0] tmp_reg_437_pp0_iter25_reg;
reg   [0:0] tmp_reg_437_pp0_iter26_reg;
reg   [0:0] tmp_reg_437_pp0_iter27_reg;
wire   [15:0] select_ln9_fu_194_p3;
reg   [15:0] select_ln9_reg_441;
reg   [0:0] tmp_1_reg_446;
reg   [0:0] tmp_1_reg_446_pp0_iter2_reg;
wire   [0:0] icmp_ln1547_fu_210_p2;
reg   [0:0] icmp_ln1547_reg_452;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter2_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter3_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter4_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter5_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter6_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter7_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter8_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter9_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter10_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter11_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter12_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter13_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter14_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter15_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter16_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter17_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter18_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter19_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter20_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter21_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter22_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter23_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter24_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter25_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter26_reg;
reg   [0:0] icmp_ln1547_reg_452_pp0_iter27_reg;
wire   [48:0] trunc_ln1201_fu_233_p1;
reg   [48:0] trunc_ln1201_reg_456;
reg   [15:0] tmp_2_cast_reg_461;
wire   [15:0] fixed_fu_274_p3;
reg   [15:0] fixed_reg_467;
reg   [7:0] p_Result_s_reg_473;
(* use_dsp48 = "no" *) wire  signed [15:0] tmp_V_fu_303_p2;
reg   [0:0] tmp_3_reg_489;
reg   [0:0] tmp_3_reg_489_pp0_iter5_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter6_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter7_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter8_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter9_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter10_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter11_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter12_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter13_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter14_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter15_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter16_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter17_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter18_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter19_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter20_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter21_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter22_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter23_reg;
reg   [0:0] tmp_3_reg_489_pp0_iter24_reg;
wire  signed [15:0] grp_fu_395_p2;
reg   [15:0] ap_phi_mux_storemerge8_phi_fu_134_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter1_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter2_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter3_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter4_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter5_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter6_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter7_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter8_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter9_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter10_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter11_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter12_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter13_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter14_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter15_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter16_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter17_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter18_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter19_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter20_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter21_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter22_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter23_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter24_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter25_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter26_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter27_storemerge8_reg_130;
reg   [15:0] ap_phi_reg_pp0_iter28_storemerge8_reg_130;
wire   [63:0] zext_ln50_fu_169_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] sum_V_fu_84;
wire   [31:0] sum_V_1_fu_380_p2;
wire    ap_loop_init;
reg   [4:0] i_fu_88;
wire   [4:0] i_5_fu_163_p2;
reg   [4:0] ap_sig_allocacmp_i_4;
wire    ap_block_pp0_stage0_01001;
wire   [15:0] sub_ln712_fu_188_p2;
wire  signed [23:0] t_fu_216_p3;
wire   [25:0] mul_ln1201_fu_227_p1;
wire   [49:0] mul_ln1201_fu_227_p2;
wire   [48:0] sub_ln1201_fu_247_p2;
wire   [15:0] tmp_1_cast_fu_252_p4;
wire   [15:0] select_ln1201_fu_262_p3;
wire   [15:0] sub_ln1201_1_fu_268_p2;
wire   [15:0] p_Val2_1_fu_290_p3;
wire   [15:0] newFirst_fu_297_p2;
wire   [31:0] zext_ln55_fu_325_p1;
wire   [31:0] shl_ln55_fu_328_p2;
wire   [15:0] grp_fu_312_p2;
wire   [8:0] zext_ln1201_fu_342_p1;
wire  signed [15:0] r_V_fu_338_p1;
wire   [8:0] lshr_ln1201_fu_345_p2;
wire  signed [23:0] grp_fu_401_p2;
wire   [31:0] shl_ln_fu_372_p3;
wire  signed [15:0] grp_fu_395_p0;
wire   [8:0] grp_fu_401_p0;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] grp_fu_401_p00;
reg    ap_condition_529;
reg    ap_condition_433;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_done_reg = 1'b0;
end

nnlayer_mul_24s_26ns_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 50 ))
mul_24s_26ns_50_1_1_U12(
    .din0(t_fu_216_p3),
    .din1(mul_ln1201_fu_227_p1),
    .dout(mul_ln1201_fu_227_p2)
);

nnlayer_sdiv_18ns_16s_16_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_18ns_16s_16_22_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(18'd65536),
    .din1(tmp_V_fu_303_p2),
    .ce(1'b1),
    .dout(grp_fu_312_p2)
);

nnlayer_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_395_p0),
    .din1(tmp_V_fu_303_p2),
    .ce(1'b1),
    .dout(grp_fu_395_p2)
);

nnlayer_mul_mul_9ns_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_9ns_16s_24_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_401_p0),
    .din1(r_V_fu_338_p1),
    .ce(1'b1),
    .dout(grp_fu_401_p2)
);

nnlayer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter27_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_433)) begin
        if ((1'b1 == ap_condition_529)) begin
            ap_phi_reg_pp0_iter2_storemerge8_reg_130 <= 16'd256;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_storemerge8_reg_130 <= ap_phi_reg_pp0_iter1_storemerge8_reg_130;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1547_reg_452_pp0_iter6_reg == 1'd1) & (icmp_ln47_reg_423_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_storemerge8_reg_130 <= grp_fu_395_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_storemerge8_reg_130 <= ap_phi_reg_pp0_iter7_storemerge8_reg_130;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln47_fu_157_p2 == 1'd0))) begin
            i_fu_88 <= i_5_fu_163_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_88 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_V_fu_84 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter28 == 1'b1)) begin
            sum_V_fu_84 <= sum_V_1_fu_380_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1547_reg_452_pp0_iter10_reg <= icmp_ln1547_reg_452_pp0_iter9_reg;
        icmp_ln1547_reg_452_pp0_iter11_reg <= icmp_ln1547_reg_452_pp0_iter10_reg;
        icmp_ln1547_reg_452_pp0_iter12_reg <= icmp_ln1547_reg_452_pp0_iter11_reg;
        icmp_ln1547_reg_452_pp0_iter13_reg <= icmp_ln1547_reg_452_pp0_iter12_reg;
        icmp_ln1547_reg_452_pp0_iter14_reg <= icmp_ln1547_reg_452_pp0_iter13_reg;
        icmp_ln1547_reg_452_pp0_iter15_reg <= icmp_ln1547_reg_452_pp0_iter14_reg;
        icmp_ln1547_reg_452_pp0_iter16_reg <= icmp_ln1547_reg_452_pp0_iter15_reg;
        icmp_ln1547_reg_452_pp0_iter17_reg <= icmp_ln1547_reg_452_pp0_iter16_reg;
        icmp_ln1547_reg_452_pp0_iter18_reg <= icmp_ln1547_reg_452_pp0_iter17_reg;
        icmp_ln1547_reg_452_pp0_iter19_reg <= icmp_ln1547_reg_452_pp0_iter18_reg;
        icmp_ln1547_reg_452_pp0_iter20_reg <= icmp_ln1547_reg_452_pp0_iter19_reg;
        icmp_ln1547_reg_452_pp0_iter21_reg <= icmp_ln1547_reg_452_pp0_iter20_reg;
        icmp_ln1547_reg_452_pp0_iter22_reg <= icmp_ln1547_reg_452_pp0_iter21_reg;
        icmp_ln1547_reg_452_pp0_iter23_reg <= icmp_ln1547_reg_452_pp0_iter22_reg;
        icmp_ln1547_reg_452_pp0_iter24_reg <= icmp_ln1547_reg_452_pp0_iter23_reg;
        icmp_ln1547_reg_452_pp0_iter25_reg <= icmp_ln1547_reg_452_pp0_iter24_reg;
        icmp_ln1547_reg_452_pp0_iter26_reg <= icmp_ln1547_reg_452_pp0_iter25_reg;
        icmp_ln1547_reg_452_pp0_iter27_reg <= icmp_ln1547_reg_452_pp0_iter26_reg;
        icmp_ln1547_reg_452_pp0_iter2_reg <= icmp_ln1547_reg_452;
        icmp_ln1547_reg_452_pp0_iter3_reg <= icmp_ln1547_reg_452_pp0_iter2_reg;
        icmp_ln1547_reg_452_pp0_iter4_reg <= icmp_ln1547_reg_452_pp0_iter3_reg;
        icmp_ln1547_reg_452_pp0_iter5_reg <= icmp_ln1547_reg_452_pp0_iter4_reg;
        icmp_ln1547_reg_452_pp0_iter6_reg <= icmp_ln1547_reg_452_pp0_iter5_reg;
        icmp_ln1547_reg_452_pp0_iter7_reg <= icmp_ln1547_reg_452_pp0_iter6_reg;
        icmp_ln1547_reg_452_pp0_iter8_reg <= icmp_ln1547_reg_452_pp0_iter7_reg;
        icmp_ln1547_reg_452_pp0_iter9_reg <= icmp_ln1547_reg_452_pp0_iter8_reg;
        icmp_ln47_reg_423_pp0_iter10_reg <= icmp_ln47_reg_423_pp0_iter9_reg;
        icmp_ln47_reg_423_pp0_iter11_reg <= icmp_ln47_reg_423_pp0_iter10_reg;
        icmp_ln47_reg_423_pp0_iter12_reg <= icmp_ln47_reg_423_pp0_iter11_reg;
        icmp_ln47_reg_423_pp0_iter13_reg <= icmp_ln47_reg_423_pp0_iter12_reg;
        icmp_ln47_reg_423_pp0_iter14_reg <= icmp_ln47_reg_423_pp0_iter13_reg;
        icmp_ln47_reg_423_pp0_iter15_reg <= icmp_ln47_reg_423_pp0_iter14_reg;
        icmp_ln47_reg_423_pp0_iter16_reg <= icmp_ln47_reg_423_pp0_iter15_reg;
        icmp_ln47_reg_423_pp0_iter17_reg <= icmp_ln47_reg_423_pp0_iter16_reg;
        icmp_ln47_reg_423_pp0_iter18_reg <= icmp_ln47_reg_423_pp0_iter17_reg;
        icmp_ln47_reg_423_pp0_iter19_reg <= icmp_ln47_reg_423_pp0_iter18_reg;
        icmp_ln47_reg_423_pp0_iter20_reg <= icmp_ln47_reg_423_pp0_iter19_reg;
        icmp_ln47_reg_423_pp0_iter21_reg <= icmp_ln47_reg_423_pp0_iter20_reg;
        icmp_ln47_reg_423_pp0_iter22_reg <= icmp_ln47_reg_423_pp0_iter21_reg;
        icmp_ln47_reg_423_pp0_iter23_reg <= icmp_ln47_reg_423_pp0_iter22_reg;
        icmp_ln47_reg_423_pp0_iter24_reg <= icmp_ln47_reg_423_pp0_iter23_reg;
        icmp_ln47_reg_423_pp0_iter25_reg <= icmp_ln47_reg_423_pp0_iter24_reg;
        icmp_ln47_reg_423_pp0_iter26_reg <= icmp_ln47_reg_423_pp0_iter25_reg;
        icmp_ln47_reg_423_pp0_iter27_reg <= icmp_ln47_reg_423_pp0_iter26_reg;
        icmp_ln47_reg_423_pp0_iter2_reg <= icmp_ln47_reg_423_pp0_iter1_reg;
        icmp_ln47_reg_423_pp0_iter3_reg <= icmp_ln47_reg_423_pp0_iter2_reg;
        icmp_ln47_reg_423_pp0_iter4_reg <= icmp_ln47_reg_423_pp0_iter3_reg;
        icmp_ln47_reg_423_pp0_iter5_reg <= icmp_ln47_reg_423_pp0_iter4_reg;
        icmp_ln47_reg_423_pp0_iter6_reg <= icmp_ln47_reg_423_pp0_iter5_reg;
        icmp_ln47_reg_423_pp0_iter7_reg <= icmp_ln47_reg_423_pp0_iter6_reg;
        icmp_ln47_reg_423_pp0_iter8_reg <= icmp_ln47_reg_423_pp0_iter7_reg;
        icmp_ln47_reg_423_pp0_iter9_reg <= icmp_ln47_reg_423_pp0_iter8_reg;
        resArray_V_addr_reg_432_pp0_iter10_reg <= resArray_V_addr_reg_432_pp0_iter9_reg;
        resArray_V_addr_reg_432_pp0_iter11_reg <= resArray_V_addr_reg_432_pp0_iter10_reg;
        resArray_V_addr_reg_432_pp0_iter12_reg <= resArray_V_addr_reg_432_pp0_iter11_reg;
        resArray_V_addr_reg_432_pp0_iter13_reg <= resArray_V_addr_reg_432_pp0_iter12_reg;
        resArray_V_addr_reg_432_pp0_iter14_reg <= resArray_V_addr_reg_432_pp0_iter13_reg;
        resArray_V_addr_reg_432_pp0_iter15_reg <= resArray_V_addr_reg_432_pp0_iter14_reg;
        resArray_V_addr_reg_432_pp0_iter16_reg <= resArray_V_addr_reg_432_pp0_iter15_reg;
        resArray_V_addr_reg_432_pp0_iter17_reg <= resArray_V_addr_reg_432_pp0_iter16_reg;
        resArray_V_addr_reg_432_pp0_iter18_reg <= resArray_V_addr_reg_432_pp0_iter17_reg;
        resArray_V_addr_reg_432_pp0_iter19_reg <= resArray_V_addr_reg_432_pp0_iter18_reg;
        resArray_V_addr_reg_432_pp0_iter20_reg <= resArray_V_addr_reg_432_pp0_iter19_reg;
        resArray_V_addr_reg_432_pp0_iter21_reg <= resArray_V_addr_reg_432_pp0_iter20_reg;
        resArray_V_addr_reg_432_pp0_iter22_reg <= resArray_V_addr_reg_432_pp0_iter21_reg;
        resArray_V_addr_reg_432_pp0_iter23_reg <= resArray_V_addr_reg_432_pp0_iter22_reg;
        resArray_V_addr_reg_432_pp0_iter24_reg <= resArray_V_addr_reg_432_pp0_iter23_reg;
        resArray_V_addr_reg_432_pp0_iter25_reg <= resArray_V_addr_reg_432_pp0_iter24_reg;
        resArray_V_addr_reg_432_pp0_iter26_reg <= resArray_V_addr_reg_432_pp0_iter25_reg;
        resArray_V_addr_reg_432_pp0_iter27_reg <= resArray_V_addr_reg_432_pp0_iter26_reg;
        resArray_V_addr_reg_432_pp0_iter2_reg <= resArray_V_addr_reg_432_pp0_iter1_reg;
        resArray_V_addr_reg_432_pp0_iter3_reg <= resArray_V_addr_reg_432_pp0_iter2_reg;
        resArray_V_addr_reg_432_pp0_iter4_reg <= resArray_V_addr_reg_432_pp0_iter3_reg;
        resArray_V_addr_reg_432_pp0_iter5_reg <= resArray_V_addr_reg_432_pp0_iter4_reg;
        resArray_V_addr_reg_432_pp0_iter6_reg <= resArray_V_addr_reg_432_pp0_iter5_reg;
        resArray_V_addr_reg_432_pp0_iter7_reg <= resArray_V_addr_reg_432_pp0_iter6_reg;
        resArray_V_addr_reg_432_pp0_iter8_reg <= resArray_V_addr_reg_432_pp0_iter7_reg;
        resArray_V_addr_reg_432_pp0_iter9_reg <= resArray_V_addr_reg_432_pp0_iter8_reg;
        tmp_1_reg_446_pp0_iter2_reg <= tmp_1_reg_446;
        tmp_3_reg_489_pp0_iter10_reg <= tmp_3_reg_489_pp0_iter9_reg;
        tmp_3_reg_489_pp0_iter11_reg <= tmp_3_reg_489_pp0_iter10_reg;
        tmp_3_reg_489_pp0_iter12_reg <= tmp_3_reg_489_pp0_iter11_reg;
        tmp_3_reg_489_pp0_iter13_reg <= tmp_3_reg_489_pp0_iter12_reg;
        tmp_3_reg_489_pp0_iter14_reg <= tmp_3_reg_489_pp0_iter13_reg;
        tmp_3_reg_489_pp0_iter15_reg <= tmp_3_reg_489_pp0_iter14_reg;
        tmp_3_reg_489_pp0_iter16_reg <= tmp_3_reg_489_pp0_iter15_reg;
        tmp_3_reg_489_pp0_iter17_reg <= tmp_3_reg_489_pp0_iter16_reg;
        tmp_3_reg_489_pp0_iter18_reg <= tmp_3_reg_489_pp0_iter17_reg;
        tmp_3_reg_489_pp0_iter19_reg <= tmp_3_reg_489_pp0_iter18_reg;
        tmp_3_reg_489_pp0_iter20_reg <= tmp_3_reg_489_pp0_iter19_reg;
        tmp_3_reg_489_pp0_iter21_reg <= tmp_3_reg_489_pp0_iter20_reg;
        tmp_3_reg_489_pp0_iter22_reg <= tmp_3_reg_489_pp0_iter21_reg;
        tmp_3_reg_489_pp0_iter23_reg <= tmp_3_reg_489_pp0_iter22_reg;
        tmp_3_reg_489_pp0_iter24_reg <= tmp_3_reg_489_pp0_iter23_reg;
        tmp_3_reg_489_pp0_iter5_reg <= tmp_3_reg_489;
        tmp_3_reg_489_pp0_iter6_reg <= tmp_3_reg_489_pp0_iter5_reg;
        tmp_3_reg_489_pp0_iter7_reg <= tmp_3_reg_489_pp0_iter6_reg;
        tmp_3_reg_489_pp0_iter8_reg <= tmp_3_reg_489_pp0_iter7_reg;
        tmp_3_reg_489_pp0_iter9_reg <= tmp_3_reg_489_pp0_iter8_reg;
        tmp_reg_437_pp0_iter10_reg <= tmp_reg_437_pp0_iter9_reg;
        tmp_reg_437_pp0_iter11_reg <= tmp_reg_437_pp0_iter10_reg;
        tmp_reg_437_pp0_iter12_reg <= tmp_reg_437_pp0_iter11_reg;
        tmp_reg_437_pp0_iter13_reg <= tmp_reg_437_pp0_iter12_reg;
        tmp_reg_437_pp0_iter14_reg <= tmp_reg_437_pp0_iter13_reg;
        tmp_reg_437_pp0_iter15_reg <= tmp_reg_437_pp0_iter14_reg;
        tmp_reg_437_pp0_iter16_reg <= tmp_reg_437_pp0_iter15_reg;
        tmp_reg_437_pp0_iter17_reg <= tmp_reg_437_pp0_iter16_reg;
        tmp_reg_437_pp0_iter18_reg <= tmp_reg_437_pp0_iter17_reg;
        tmp_reg_437_pp0_iter19_reg <= tmp_reg_437_pp0_iter18_reg;
        tmp_reg_437_pp0_iter20_reg <= tmp_reg_437_pp0_iter19_reg;
        tmp_reg_437_pp0_iter21_reg <= tmp_reg_437_pp0_iter20_reg;
        tmp_reg_437_pp0_iter22_reg <= tmp_reg_437_pp0_iter21_reg;
        tmp_reg_437_pp0_iter23_reg <= tmp_reg_437_pp0_iter22_reg;
        tmp_reg_437_pp0_iter24_reg <= tmp_reg_437_pp0_iter23_reg;
        tmp_reg_437_pp0_iter25_reg <= tmp_reg_437_pp0_iter24_reg;
        tmp_reg_437_pp0_iter26_reg <= tmp_reg_437_pp0_iter25_reg;
        tmp_reg_437_pp0_iter27_reg <= tmp_reg_437_pp0_iter26_reg;
        tmp_reg_437_pp0_iter2_reg <= tmp_reg_437;
        tmp_reg_437_pp0_iter3_reg <= tmp_reg_437_pp0_iter2_reg;
        tmp_reg_437_pp0_iter4_reg <= tmp_reg_437_pp0_iter3_reg;
        tmp_reg_437_pp0_iter5_reg <= tmp_reg_437_pp0_iter4_reg;
        tmp_reg_437_pp0_iter6_reg <= tmp_reg_437_pp0_iter5_reg;
        tmp_reg_437_pp0_iter7_reg <= tmp_reg_437_pp0_iter6_reg;
        tmp_reg_437_pp0_iter8_reg <= tmp_reg_437_pp0_iter7_reg;
        tmp_reg_437_pp0_iter9_reg <= tmp_reg_437_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln47_reg_423 <= icmp_ln47_fu_157_p2;
        icmp_ln47_reg_423_pp0_iter1_reg <= icmp_ln47_reg_423;
        resArray_V_addr_reg_432_pp0_iter1_reg <= resArray_V_addr_reg_432;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_storemerge8_reg_130 <= ap_phi_reg_pp0_iter9_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_storemerge8_reg_130 <= ap_phi_reg_pp0_iter10_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_storemerge8_reg_130 <= ap_phi_reg_pp0_iter11_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_storemerge8_reg_130 <= ap_phi_reg_pp0_iter12_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_storemerge8_reg_130 <= ap_phi_reg_pp0_iter13_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_storemerge8_reg_130 <= ap_phi_reg_pp0_iter14_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_storemerge8_reg_130 <= ap_phi_reg_pp0_iter15_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_storemerge8_reg_130 <= ap_phi_reg_pp0_iter16_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_storemerge8_reg_130 <= ap_phi_reg_pp0_iter17_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_storemerge8_reg_130 <= ap_phi_reg_pp0_iter18_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_storemerge8_reg_130 <= ap_phi_reg_pp0_iter0_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_storemerge8_reg_130 <= ap_phi_reg_pp0_iter19_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_storemerge8_reg_130 <= ap_phi_reg_pp0_iter20_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_storemerge8_reg_130 <= ap_phi_reg_pp0_iter21_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_storemerge8_reg_130 <= ap_phi_reg_pp0_iter22_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_storemerge8_reg_130 <= ap_phi_reg_pp0_iter23_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_storemerge8_reg_130 <= ap_phi_reg_pp0_iter24_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_storemerge8_reg_130 <= ap_phi_reg_pp0_iter25_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_storemerge8_reg_130 <= ap_phi_reg_pp0_iter26_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_storemerge8_reg_130 <= ap_phi_reg_pp0_iter27_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_storemerge8_reg_130 <= ap_phi_reg_pp0_iter2_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_storemerge8_reg_130 <= ap_phi_reg_pp0_iter3_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_storemerge8_reg_130 <= ap_phi_reg_pp0_iter4_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_storemerge8_reg_130 <= ap_phi_reg_pp0_iter5_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_storemerge8_reg_130 <= ap_phi_reg_pp0_iter6_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_storemerge8_reg_130 <= ap_phi_reg_pp0_iter8_storemerge8_reg_130;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_reg_423_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fixed_reg_467 <= fixed_fu_274_p3;
        p_Result_s_reg_473 <= {{fixed_fu_274_p3[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_reg_423 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1547_reg_452 <= icmp_ln1547_fu_210_p2;
        select_ln9_reg_441 <= select_ln9_fu_194_p3;
        tmp_1_reg_446 <= select_ln9_fu_194_p3[32'd15];
        tmp_reg_437 <= output_V_q0[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln47_fu_157_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        resArray_V_addr_reg_432 <= zext_ln50_fu_169_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_reg_423_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_cast_reg_461 <= {{mul_ln1201_fu_227_p2[47:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1547_reg_452_pp0_iter3_reg == 1'd0) & (tmp_reg_437_pp0_iter3_reg == 1'd1) & (icmp_ln47_reg_423_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_reg_489 <= fixed_reg_467[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_446 == 1'd1) & (icmp_ln47_reg_423_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln1201_reg_456 <= trunc_ln1201_fu_233_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln47_fu_157_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter27_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1547_reg_452_pp0_iter27_reg == 1'd0) & (tmp_reg_437_pp0_iter27_reg == 1'd1) & (icmp_ln47_reg_423_pp0_iter27_reg == 1'd0))) begin
        ap_phi_mux_storemerge8_phi_fu_134_p6 = {{grp_fu_401_p2[23:8]}};
    end else begin
        ap_phi_mux_storemerge8_phi_fu_134_p6 = ap_phi_reg_pp0_iter28_storemerge8_reg_130;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_4 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_88;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        resArray_V_ce0 = 1'b1;
    end else begin
        resArray_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        resArray_V_we0 = 1'b1;
    end else begin
        resArray_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_423_pp0_iter26_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_V_out_ap_vld = 1'b1;
    end else begin
        sum_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_433 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_529 = ((icmp_ln1547_fu_210_p2 == 1'd0) & (tmp_fu_180_p3 == 1'd0) & (icmp_ln47_reg_423 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge8_reg_130 = 'bx;

assign fixed_fu_274_p3 = ((tmp_1_reg_446_pp0_iter2_reg[0:0] == 1'b1) ? sub_ln1201_1_fu_268_p2 : tmp_2_cast_reg_461);

assign grp_fu_395_p0 = shl_ln55_fu_328_p2[15:0];

assign grp_fu_401_p0 = grp_fu_401_p00;

assign grp_fu_401_p00 = lshr_ln1201_fu_345_p2;

assign i_5_fu_163_p2 = (ap_sig_allocacmp_i_4 + 5'd1);

assign icmp_ln1547_fu_210_p2 = (($signed(output_V_q0) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_157_p2 = ((ap_sig_allocacmp_i_4 == numOfOutNeurons) ? 1'b1 : 1'b0);

assign lshr_ln1201_fu_345_p2 = 9'd256 >> zext_ln1201_fu_342_p1;

assign mul_ln1201_fu_227_p1 = 50'd24265352;

assign newFirst_fu_297_p2 = (16'd256 - p_Val2_1_fu_290_p3);

assign output_V_address0 = zext_ln50_fu_169_p1;

assign p_Val2_1_fu_290_p3 = {{p_Result_s_reg_473}, {8'd0}};

assign r_V_fu_338_p1 = grp_fu_312_p2[15:0];

assign resArray_V_address0 = resArray_V_addr_reg_432_pp0_iter27_reg;

assign resArray_V_d0 = ap_phi_mux_storemerge8_phi_fu_134_p6;

assign select_ln1201_fu_262_p3 = ((tmp_1_reg_446_pp0_iter2_reg[0:0] == 1'b1) ? tmp_1_cast_fu_252_p4 : tmp_2_cast_reg_461);

assign select_ln9_fu_194_p3 = ((tmp_fu_180_p3[0:0] == 1'b1) ? sub_ln712_fu_188_p2 : output_V_q0);

assign shl_ln55_fu_328_p2 = 32'd1 << zext_ln55_fu_325_p1;

assign shl_ln_fu_372_p3 = {{ap_phi_mux_storemerge8_phi_fu_134_p6}, {16'd0}};

assign sub_ln1201_1_fu_268_p2 = (16'd0 - select_ln1201_fu_262_p3);

assign sub_ln1201_fu_247_p2 = (49'd0 - trunc_ln1201_reg_456);

assign sub_ln712_fu_188_p2 = (16'd0 - output_V_q0);

assign sum_V_1_fu_380_p2 = (shl_ln_fu_372_p3 + sum_V_fu_84);

assign sum_V_out = sum_V_fu_84;

assign t_fu_216_p3 = {{select_ln9_reg_441}, {8'd0}};

assign tmp_1_cast_fu_252_p4 = {{sub_ln1201_fu_247_p2[47:32]}};

assign tmp_V_fu_303_p2 = (fixed_reg_467 + newFirst_fu_297_p2);

assign tmp_fu_180_p3 = output_V_q0[32'd15];

assign trunc_ln1201_fu_233_p1 = mul_ln1201_fu_227_p2[48:0];

assign zext_ln1201_fu_342_p1 = tmp_3_reg_489_pp0_iter24_reg;

assign zext_ln50_fu_169_p1 = ap_sig_allocacmp_i_4;

assign zext_ln55_fu_325_p1 = p_Result_s_reg_473;

endmodule //nnlayer_nnlayer_Pipeline_VITIS_LOOP_47_1
