{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version " "Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 12:48:13 2008 " "Info: Processing started: Wed Apr 30 12:48:13 2008" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buffer -c buffer " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buffer -c buffer" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "nGCS\[3\] " "Info: Assuming node \"nGCS\[3\]\" is an undefined clock" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 130 33 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "nGCS\[3\]" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "nWE " "Info: Assuming node \"nWE\" is an undefined clock" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 141 18 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "nWE" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 136 18 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "wil1_i_i " "Info: Detected ripple clock \"wil1_i_i\" as buffer" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1109 21 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "wil1_i_i" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "wil0_i_i " "Info: Detected ripple clock \"wil0_i_i\" as buffer" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1106 21 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "wil0_i_i" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "wil_clk_exp " "Info: Detected gated clock \"wil_clk_exp\" as buffer" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1051 21 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "wil_clk_exp" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "wr_temp_i_i " "Info: Detected gated clock \"wr_temp_i_i\" as buffer" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 567 21 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "wr_temp_i_i" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "nGCS\[3\] register flag_i_0 register flag_i_0 96.15 MHz 10.4 ns Internal " "Info: Clock \"nGCS\[3\]\" has Internal fmax of 96.15 MHz between source register \"flag_i_0\" and destination register \"flag_i_0\" (period= 10.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns + Longest register register " "Info: + Longest register to register delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag_i_0 1 REG LC37 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC37; Fanout = 37; REG Node = 'flag_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { flag_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(3.100 ns) 5.900 ns flag_i_0 2 REG LC37 37 " "Info: 2: + IC(2.800 ns) + CELL(3.100 ns) = 5.900 ns; Loc. = LC37; Fanout = 37; REG Node = 'flag_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.900 ns" { flag_i_0 flag_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns 52.54 % " "Info: Total cell delay = 3.100 ns ( 52.54 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns 47.46 % " "Info: Total interconnect delay = 2.800 ns ( 47.46 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.900 ns" { flag_i_0 flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.900 ns" { flag_i_0 flag_i_0 } { 0.000ns 2.800ns } { 0.000ns 3.100ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nGCS\[3\] destination 13.500 ns + Shortest register " "Info: + Shortest clock path from clock \"nGCS\[3\]\" to destination register is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns nGCS\[3\] 1 CLK PIN_70 6 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_70; Fanout = 6; CLK Node = 'nGCS\[3\]'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { nGCS[3] } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 130 33 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(4.400 ns) 8.600 ns wr_temp_i_i 2 COMB LC85 9 " "Info: 2: + IC(2.800 ns) + CELL(4.400 ns) = 8.600 ns; Loc. = LC85; Fanout = 9; COMB Node = 'wr_temp_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.200 ns" { nGCS[3] wr_temp_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 567 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 13.500 ns flag_i_0 3 REG LC37 37 " "Info: 3: + IC(2.700 ns) + CELL(2.200 ns) = 13.500 ns; Loc. = LC37; Fanout = 37; REG Node = 'flag_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "4.900 ns" { wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns 59.26 % " "Info: Total cell delay = 8.000 ns ( 59.26 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns 40.74 % " "Info: Total interconnect delay = 5.500 ns ( 40.74 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { nGCS[3] wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { nGCS[3] nGCS[3]~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nGCS\[3\] source 13.500 ns - Longest register " "Info: - Longest clock path from clock \"nGCS\[3\]\" to source register is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns nGCS\[3\] 1 CLK PIN_70 6 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_70; Fanout = 6; CLK Node = 'nGCS\[3\]'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { nGCS[3] } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 130 33 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(4.400 ns) 8.600 ns wr_temp_i_i 2 COMB LC85 9 " "Info: 2: + IC(2.800 ns) + CELL(4.400 ns) = 8.600 ns; Loc. = LC85; Fanout = 9; COMB Node = 'wr_temp_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.200 ns" { nGCS[3] wr_temp_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 567 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 13.500 ns flag_i_0 3 REG LC37 37 " "Info: 3: + IC(2.700 ns) + CELL(2.200 ns) = 13.500 ns; Loc. = LC37; Fanout = 37; REG Node = 'flag_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "4.900 ns" { wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns 59.26 % " "Info: Total cell delay = 8.000 ns ( 59.26 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns 40.74 % " "Info: Total interconnect delay = 5.500 ns ( 40.74 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { nGCS[3] wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { nGCS[3] nGCS[3]~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { nGCS[3] wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { nGCS[3] nGCS[3]~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { nGCS[3] wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { nGCS[3] nGCS[3]~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.900 ns" { flag_i_0 flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.900 ns" { flag_i_0 flag_i_0 } { 0.000ns 2.800ns } { 0.000ns 3.100ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { nGCS[3] wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { nGCS[3] nGCS[3]~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { nGCS[3] wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { nGCS[3] nGCS[3]~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "nWE register flag_i_0 register flag_i_0 96.15 MHz 10.4 ns Internal " "Info: Clock \"nWE\" has Internal fmax of 96.15 MHz between source register \"flag_i_0\" and destination register \"flag_i_0\" (period= 10.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns + Longest register register " "Info: + Longest register to register delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag_i_0 1 REG LC37 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC37; Fanout = 37; REG Node = 'flag_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { flag_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(3.100 ns) 5.900 ns flag_i_0 2 REG LC37 37 " "Info: 2: + IC(2.800 ns) + CELL(3.100 ns) = 5.900 ns; Loc. = LC37; Fanout = 37; REG Node = 'flag_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.900 ns" { flag_i_0 flag_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns 52.54 % " "Info: Total cell delay = 3.100 ns ( 52.54 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns 47.46 % " "Info: Total interconnect delay = 2.800 ns ( 47.46 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.900 ns" { flag_i_0 flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.900 ns" { flag_i_0 flag_i_0 } { 0.000ns 2.800ns } { 0.000ns 3.100ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nWE destination 13.300 ns + Shortest register " "Info: + Shortest clock path from clock \"nWE\" to destination register is 13.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns nWE 1 CLK PIN_50 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_50; Fanout = 1; CLK Node = 'nWE'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { nWE } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 141 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.400 ns) 8.400 ns wr_temp_i_i 2 COMB LC85 9 " "Info: 2: + IC(2.600 ns) + CELL(4.400 ns) = 8.400 ns; Loc. = LC85; Fanout = 9; COMB Node = 'wr_temp_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.000 ns" { nWE wr_temp_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 567 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 13.300 ns flag_i_0 3 REG LC37 37 " "Info: 3: + IC(2.700 ns) + CELL(2.200 ns) = 13.300 ns; Loc. = LC37; Fanout = 37; REG Node = 'flag_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "4.900 ns" { wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns 60.15 % " "Info: Total cell delay = 8.000 ns ( 60.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns 39.85 % " "Info: Total interconnect delay = 5.300 ns ( 39.85 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.300 ns" { nWE wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.300 ns" { nWE nWE~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.600ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nWE source 13.300 ns - Longest register " "Info: - Longest clock path from clock \"nWE\" to source register is 13.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns nWE 1 CLK PIN_50 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_50; Fanout = 1; CLK Node = 'nWE'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { nWE } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 141 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.400 ns) 8.400 ns wr_temp_i_i 2 COMB LC85 9 " "Info: 2: + IC(2.600 ns) + CELL(4.400 ns) = 8.400 ns; Loc. = LC85; Fanout = 9; COMB Node = 'wr_temp_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.000 ns" { nWE wr_temp_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 567 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 13.300 ns flag_i_0 3 REG LC37 37 " "Info: 3: + IC(2.700 ns) + CELL(2.200 ns) = 13.300 ns; Loc. = LC37; Fanout = 37; REG Node = 'flag_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "4.900 ns" { wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns 60.15 % " "Info: Total cell delay = 8.000 ns ( 60.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns 39.85 % " "Info: Total interconnect delay = 5.300 ns ( 39.85 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.300 ns" { nWE wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.300 ns" { nWE nWE~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.600ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.300 ns" { nWE wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.300 ns" { nWE nWE~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.600ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.300 ns" { nWE wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.300 ns" { nWE nWE~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.600ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1147 21 0 } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.900 ns" { flag_i_0 flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.900 ns" { flag_i_0 flag_i_0 } { 0.000ns 2.800ns } { 0.000ns 3.100ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.300 ns" { nWE wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.300 ns" { nWE nWE~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.600ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.300 ns" { nWE wr_temp_i_i flag_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.300 ns" { nWE nWE~out wr_temp_i_i flag_i_0 } { 0.000ns 0.000ns 2.600ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register wigend_bitcnt_4_ register wigend_reg_15_ 55.25 MHz 18.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 55.25 MHz between source register \"wigend_bitcnt_4_\" and destination register \"wigend_reg_15_\" (period= 18.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.500 ns + Longest register register " "Info: + Longest register to register delay is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wigend_bitcnt_4_ 1 REG LC12 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC12; Fanout = 33; REG Node = 'wigend_bitcnt_4_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { wigend_bitcnt_4_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1322 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(4.400 ns) 7.300 ns wigend_bitcnt53_0_a2_exp 2 COMB LC4 52 " "Info: 2: + IC(2.900 ns) + CELL(4.400 ns) = 7.300 ns; Loc. = LC4; Fanout = 52; COMB Node = 'wigend_bitcnt53_0_a2_exp'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.300 ns" { wigend_bitcnt_4_ wigend_bitcnt53_0_a2_exp } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1092 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(3.100 ns) 13.500 ns wigend_reg_15_ 3 REG LC89 2 " "Info: 3: + IC(3.100 ns) + CELL(3.100 ns) = 13.500 ns; Loc. = LC89; Fanout = 2; REG Node = 'wigend_reg_15_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "6.200 ns" { wigend_bitcnt53_0_a2_exp wigend_reg_15_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1200 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns 55.56 % " "Info: Total cell delay = 7.500 ns ( 55.56 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns 44.44 % " "Info: Total interconnect delay = 6.000 ns ( 44.44 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { wigend_bitcnt_4_ wigend_bitcnt53_0_a2_exp wigend_reg_15_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { wigend_bitcnt_4_ wigend_bitcnt53_0_a2_exp wigend_reg_15_ } { 0.000ns 2.900ns 3.100ns } { 0.000ns 4.400ns 3.100ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.100 ns - Smallest " "Info: - Smallest clock skew is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 17.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 16 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 16; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 136 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 5.000 ns wil1_i_i 2 REG LC84 1 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 5.000 ns; Loc. = LC84; Fanout = 1; REG Node = 'wil1_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "2.500 ns" { clk wil1_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1109 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.400 ns) 12.000 ns wil_clk_exp 3 COMB LC1 56 " "Info: 3: + IC(2.600 ns) + CELL(4.400 ns) = 12.000 ns; Loc. = LC1; Fanout = 56; COMB Node = 'wil_clk_exp'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.000 ns" { wil1_i_i wil_clk_exp } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1051 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.200 ns) 17.300 ns wigend_reg_15_ 4 REG LC89 2 " "Info: 4: + IC(3.100 ns) + CELL(2.200 ns) = 17.300 ns; Loc. = LC89; Fanout = 2; REG Node = 'wigend_reg_15_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.300 ns" { wil_clk_exp wigend_reg_15_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1200 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.600 ns 67.05 % " "Info: Total cell delay = 11.600 ns ( 67.05 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns 32.95 % " "Info: Total interconnect delay = 5.700 ns ( 32.95 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.300 ns" { clk wil1_i_i wil_clk_exp wigend_reg_15_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.300 ns" { clk clk~out wil1_i_i wil_clk_exp wigend_reg_15_ } { 0.000ns 0.000ns 0.000ns 2.600ns 3.100ns } { 0.000ns 2.500ns 2.500ns 4.400ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.400 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 16 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 16; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 136 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 5.000 ns wil0_i_i 2 REG LC87 3 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 5.000 ns; Loc. = LC87; Fanout = 3; REG Node = 'wil0_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "2.500 ns" { clk wil0_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1106 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(4.400 ns) 12.100 ns wil_clk_exp 3 COMB LC1 56 " "Info: 3: + IC(2.700 ns) + CELL(4.400 ns) = 12.100 ns; Loc. = LC1; Fanout = 56; COMB Node = 'wil_clk_exp'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.100 ns" { wil0_i_i wil_clk_exp } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1051 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.200 ns) 17.400 ns wigend_bitcnt_4_ 4 REG LC12 33 " "Info: 4: + IC(3.100 ns) + CELL(2.200 ns) = 17.400 ns; Loc. = LC12; Fanout = 33; REG Node = 'wigend_bitcnt_4_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.300 ns" { wil_clk_exp wigend_bitcnt_4_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1322 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.600 ns 66.67 % " "Info: Total cell delay = 11.600 ns ( 66.67 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns 33.33 % " "Info: Total interconnect delay = 5.800 ns ( 33.33 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.400 ns" { clk wil0_i_i wil_clk_exp wigend_bitcnt_4_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.400 ns" { clk clk~out wil0_i_i wil_clk_exp wigend_bitcnt_4_ } { 0.000ns 0.000ns 0.000ns 2.700ns 3.100ns } { 0.000ns 2.500ns 2.500ns 4.400ns 2.200ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.300 ns" { clk wil1_i_i wil_clk_exp wigend_reg_15_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.300 ns" { clk clk~out wil1_i_i wil_clk_exp wigend_reg_15_ } { 0.000ns 0.000ns 0.000ns 2.600ns 3.100ns } { 0.000ns 2.500ns 2.500ns 4.400ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.400 ns" { clk wil0_i_i wil_clk_exp wigend_bitcnt_4_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.400 ns" { clk clk~out wil0_i_i wil_clk_exp wigend_bitcnt_4_ } { 0.000ns 0.000ns 0.000ns 2.700ns 3.100ns } { 0.000ns 2.500ns 2.500ns 4.400ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1322 29 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1200 29 0 } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { wigend_bitcnt_4_ wigend_bitcnt53_0_a2_exp wigend_reg_15_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { wigend_bitcnt_4_ wigend_bitcnt53_0_a2_exp wigend_reg_15_ } { 0.000ns 2.900ns 3.100ns } { 0.000ns 4.400ns 3.100ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.300 ns" { clk wil1_i_i wil_clk_exp wigend_reg_15_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.300 ns" { clk clk~out wil1_i_i wil_clk_exp wigend_reg_15_ } { 0.000ns 0.000ns 0.000ns 2.600ns 3.100ns } { 0.000ns 2.500ns 2.500ns 4.400ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.400 ns" { clk wil0_i_i wil_clk_exp wigend_bitcnt_4_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.400 ns" { clk clk~out wil0_i_i wil_clk_exp wigend_bitcnt_4_ } { 0.000ns 0.000ns 0.000ns 2.700ns 3.100ns } { 0.000ns 2.500ns 2.500ns 4.400ns 2.200ns } } }  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 58 " "Warning: Circuit may not operate. Detected 58 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "wil0_i_i wigend_buf_0_ clk 7.9 ns " "Info: Found hold time violation between source  pin or register \"wil0_i_i\" and destination pin or register \"wigend_buf_0_\" for clock \"clk\" (Hold time is 7.9 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.000 ns + Largest " "Info: + Largest clock skew is 14.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 16 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 16; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 136 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 5.000 ns wil0_i_i 2 REG LC87 3 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 5.000 ns; Loc. = LC87; Fanout = 3; REG Node = 'wil0_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "2.500 ns" { clk wil0_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1106 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(4.400 ns) 12.100 ns wil_clk_exp 3 COMB LC1 56 " "Info: 3: + IC(2.700 ns) + CELL(4.400 ns) = 12.100 ns; Loc. = LC1; Fanout = 56; COMB Node = 'wil_clk_exp'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.100 ns" { wil0_i_i wil_clk_exp } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1051 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.200 ns) 17.400 ns wigend_buf_0_ 4 REG LC13 2 " "Info: 4: + IC(3.100 ns) + CELL(2.200 ns) = 17.400 ns; Loc. = LC13; Fanout = 2; REG Node = 'wigend_buf_0_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.300 ns" { wil_clk_exp wigend_buf_0_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1233 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.600 ns 66.67 % " "Info: Total cell delay = 11.600 ns ( 66.67 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns 33.33 % " "Info: Total interconnect delay = 5.800 ns ( 33.33 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.400 ns" { clk wil0_i_i wil_clk_exp wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.400 ns" { clk clk~out wil0_i_i wil_clk_exp wigend_buf_0_ } { 0.0ns 0.0ns 0.0ns 2.7ns 3.1ns } { 0.0ns 2.5ns 2.5ns 4.4ns 2.2ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 16 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 16; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 136 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns wil0_i_i 2 REG LC87 3 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC87; Fanout = 3; REG Node = 'wil0_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "0.900 ns" { clk wil0_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1106 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns 100.00 % " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "3.400 ns" { clk wil0_i_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil0_i_i } { 0.0ns 0.0ns 0.0ns } { 0.0ns 2.5ns 0.9ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.400 ns" { clk wil0_i_i wil_clk_exp wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.400 ns" { clk clk~out wil0_i_i wil_clk_exp wigend_buf_0_ } { 0.0ns 0.0ns 0.0ns 2.7ns 3.1ns } { 0.0ns 2.5ns 2.5ns 4.4ns 2.2ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "3.400 ns" { clk wil0_i_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil0_i_i } { 0.0ns 0.0ns 0.0ns } { 0.0ns 2.5ns 0.9ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns - " "Info: - Micro clock to output delay of source is 1.600 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1106 21 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.800 ns - Shortest register register " "Info: - Shortest register to register delay is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wil0_i_i 1 REG LC87 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC87; Fanout = 3; REG Node = 'wil0_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { wil0_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1106 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(3.100 ns) 5.800 ns wigend_buf_0_ 2 REG LC13 2 " "Info: 2: + IC(2.700 ns) + CELL(3.100 ns) = 5.800 ns; Loc. = LC13; Fanout = 2; REG Node = 'wigend_buf_0_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.800 ns" { wil0_i_i wigend_buf_0_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1233 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns 53.45 % " "Info: Total cell delay = 3.100 ns ( 53.45 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns 46.55 % " "Info: Total interconnect delay = 2.700 ns ( 46.55 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.800 ns" { wil0_i_i wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.800 ns" { wil0_i_i wigend_buf_0_ } { 0.0ns 2.7ns } { 0.0ns 3.1ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1233 29 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1106 21 0 } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1233 29 0 } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.400 ns" { clk wil0_i_i wil_clk_exp wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.400 ns" { clk clk~out wil0_i_i wil_clk_exp wigend_buf_0_ } { 0.0ns 0.0ns 0.0ns 2.7ns 3.1ns } { 0.0ns 2.5ns 2.5ns 4.4ns 2.2ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "3.400 ns" { clk wil0_i_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil0_i_i } { 0.0ns 0.0ns 0.0ns } { 0.0ns 2.5ns 0.9ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.800 ns" { wil0_i_i wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.800 ns" { wil0_i_i wigend_buf_0_ } { 0.0ns 2.7ns } { 0.0ns 3.1ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "overtime_i_0 wil\[1\] clk 6.700 ns register " "Info: tsu for register \"overtime_i_0\" (data pin = \"wil\[1\]\", clock pin = \"clk\") is 6.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.200 ns + Longest pin register " "Info: + Longest pin to register delay is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns wil\[1\] 1 PIN PIN_46 27 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_46; Fanout = 27; PIN Node = 'wil\[1\]'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { wil[1] } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 133 33 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(3.100 ns) 7.200 ns overtime_i_0 2 REG LC20 38 " "Info: 2: + IC(2.700 ns) + CELL(3.100 ns) = 7.200 ns; Loc. = LC20; Fanout = 38; REG Node = 'overtime_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.800 ns" { wil[1] overtime_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1151 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns 62.50 % " "Info: Total cell delay = 4.500 ns ( 62.50 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns 37.50 % " "Info: Total interconnect delay = 2.700 ns ( 37.50 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.200 ns" { wil[1] overtime_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.200 ns" { wil[1] wil[1]~out overtime_i_0 } { 0.000ns 0.000ns 2.700ns } { 0.000ns 1.400ns 3.100ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1151 21 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 16 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 16; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 136 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns overtime_i_0 2 REG LC20 38 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC20; Fanout = 38; REG Node = 'overtime_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "0.900 ns" { clk overtime_i_0 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1151 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns 100.00 % " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "3.400 ns" { clk overtime_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out overtime_i_0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.200 ns" { wil[1] overtime_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.200 ns" { wil[1] wil[1]~out overtime_i_0 } { 0.000ns 0.000ns 2.700ns } { 0.000ns 1.400ns 3.100ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "3.400 ns" { clk overtime_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out overtime_i_0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[1\] wigend_reg_25_ 34.700 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[1\]\" through register \"wigend_reg_25_\" is 34.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 16 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 16; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 136 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 5.000 ns wil0_i_i 2 REG LC87 3 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 5.000 ns; Loc. = LC87; Fanout = 3; REG Node = 'wil0_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "2.500 ns" { clk wil0_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1106 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(4.400 ns) 12.100 ns wil_clk_exp 3 COMB LC1 56 " "Info: 3: + IC(2.700 ns) + CELL(4.400 ns) = 12.100 ns; Loc. = LC1; Fanout = 56; COMB Node = 'wil_clk_exp'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.100 ns" { wil0_i_i wil_clk_exp } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1051 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.200 ns) 17.400 ns wigend_reg_25_ 4 REG LC48 2 " "Info: 4: + IC(3.100 ns) + CELL(2.200 ns) = 17.400 ns; Loc. = LC48; Fanout = 2; REG Node = 'wigend_reg_25_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.300 ns" { wil_clk_exp wigend_reg_25_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1230 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.600 ns 66.67 % " "Info: Total cell delay = 11.600 ns ( 66.67 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns 33.33 % " "Info: Total interconnect delay = 5.800 ns ( 33.33 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.400 ns" { clk wil0_i_i wil_clk_exp wigend_reg_25_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.400 ns" { clk clk~out wil0_i_i wil_clk_exp wigend_reg_25_ } { 0.000ns 0.000ns 0.000ns 2.700ns 3.100ns } { 0.000ns 2.500ns 2.500ns 4.400ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1230 29 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.700 ns + Longest register pin " "Info: + Longest register to pin delay is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wigend_reg_25_ 1 REG LC48 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC48; Fanout = 2; REG Node = 'wigend_reg_25_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { wigend_reg_25_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1230 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(4.400 ns) 7.100 ns un1_configure_iv_i_i_1_~15 2 COMB LC82 1 " "Info: 2: + IC(2.700 ns) + CELL(4.400 ns) = 7.100 ns; Loc. = LC82; Fanout = 1; COMB Node = 'un1_configure_iv_i_i_1_~15'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.100 ns" { wigend_reg_25_ un1_configure_iv_i_i_1_~15 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 447 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.400 ns) 14.100 ns un1_configure_iv_i_i_1_~18 3 COMB LC62 1 " "Info: 3: + IC(2.600 ns) + CELL(4.400 ns) = 14.100 ns; Loc. = LC62; Fanout = 1; COMB Node = 'un1_configure_iv_i_i_1_~18'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.000 ns" { un1_configure_iv_i_i_1_~15 un1_configure_iv_i_i_1_~18 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 447 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 15.700 ns data\[1\] 4 PIN PIN_28 0 " "Info: 4: + IC(0.000 ns) + CELL(1.600 ns) = 15.700 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "1.600 ns" { un1_configure_iv_i_i_1_~18 data[1] } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 132 33 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns 66.24 % " "Info: Total cell delay = 10.400 ns ( 66.24 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns 33.76 % " "Info: Total interconnect delay = 5.300 ns ( 33.76 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "15.700 ns" { wigend_reg_25_ un1_configure_iv_i_i_1_~15 un1_configure_iv_i_i_1_~18 data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "15.700 ns" { wigend_reg_25_ un1_configure_iv_i_i_1_~15 un1_configure_iv_i_i_1_~18 data[1] } { 0.000ns 2.700ns 2.600ns 0.000ns } { 0.000ns 4.400ns 4.400ns 1.600ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.400 ns" { clk wil0_i_i wil_clk_exp wigend_reg_25_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.400 ns" { clk clk~out wil0_i_i wil_clk_exp wigend_reg_25_ } { 0.000ns 0.000ns 0.000ns 2.700ns 3.100ns } { 0.000ns 2.500ns 2.500ns 4.400ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "15.700 ns" { wigend_reg_25_ un1_configure_iv_i_i_1_~15 un1_configure_iv_i_i_1_~18 data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "15.700 ns" { wigend_reg_25_ un1_configure_iv_i_i_1_~15 un1_configure_iv_i_i_1_~18 data[1] } { 0.000ns 2.700ns 2.600ns 0.000ns } { 0.000ns 4.400ns 4.400ns 1.600ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[4\] data\[1\] 17.200 ns Longest " "Info: Longest tpd from source pin \"addr\[4\]\" to destination pin \"data\[1\]\" is 17.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns addr\[4\] 1 PIN PIN_56 37 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_56; Fanout = 37; PIN Node = 'addr\[4\]'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { addr[4] } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 131 33 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(4.400 ns) 8.600 ns un1_configure_iv_i_i_1_~15 2 COMB LC82 1 " "Info: 2: + IC(2.800 ns) + CELL(4.400 ns) = 8.600 ns; Loc. = LC82; Fanout = 1; COMB Node = 'un1_configure_iv_i_i_1_~15'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.200 ns" { addr[4] un1_configure_iv_i_i_1_~15 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 447 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.400 ns) 15.600 ns un1_configure_iv_i_i_1_~18 3 COMB LC62 1 " "Info: 3: + IC(2.600 ns) + CELL(4.400 ns) = 15.600 ns; Loc. = LC62; Fanout = 1; COMB Node = 'un1_configure_iv_i_i_1_~18'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.000 ns" { un1_configure_iv_i_i_1_~15 un1_configure_iv_i_i_1_~18 } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 447 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 17.200 ns data\[1\] 4 PIN PIN_28 0 " "Info: 4: + IC(0.000 ns) + CELL(1.600 ns) = 17.200 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "1.600 ns" { un1_configure_iv_i_i_1_~18 data[1] } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 132 33 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns 68.60 % " "Info: Total cell delay = 11.800 ns ( 68.60 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns 31.40 % " "Info: Total interconnect delay = 5.400 ns ( 31.40 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "17.200 ns" { addr[4] un1_configure_iv_i_i_1_~15 un1_configure_iv_i_i_1_~18 data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "17.200 ns" { addr[4] addr[4]~out un1_configure_iv_i_i_1_~15 un1_configure_iv_i_i_1_~18 data[1] } { 0.000ns 0.000ns 2.800ns 2.600ns 0.000ns } { 0.000ns 1.400ns 4.400ns 4.400ns 1.600ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "configure_7_ data\[7\] nGCS\[3\] 7.700 ns register " "Info: th for register \"configure_7_\" (data pin = \"data\[7\]\", clock pin = \"nGCS\[3\]\") is 7.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nGCS\[3\] destination 13.500 ns + Longest register " "Info: + Longest clock path from clock \"nGCS\[3\]\" to destination register is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns nGCS\[3\] 1 CLK PIN_70 6 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_70; Fanout = 6; CLK Node = 'nGCS\[3\]'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { nGCS[3] } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 130 33 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(4.400 ns) 8.600 ns wr_temp_i_i 2 COMB LC85 9 " "Info: 2: + IC(2.800 ns) + CELL(4.400 ns) = 8.600 ns; Loc. = LC85; Fanout = 9; COMB Node = 'wr_temp_i_i'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.200 ns" { nGCS[3] wr_temp_i_i } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 567 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 13.500 ns configure_7_ 3 REG LC110 3 " "Info: 3: + IC(2.700 ns) + CELL(2.200 ns) = 13.500 ns; Loc. = LC110; Fanout = 3; REG Node = 'configure_7_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "4.900 ns" { wr_temp_i_i configure_7_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1142 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns 59.26 % " "Info: Total cell delay = 8.000 ns ( 59.26 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns 40.74 % " "Info: Total interconnect delay = 5.500 ns ( 40.74 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { nGCS[3] wr_temp_i_i configure_7_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { nGCS[3] nGCS[3]~out wr_temp_i_i configure_7_ } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1142 29 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[7\] 1 PIN PIN_35 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'data\[7\]'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "" { data[7] } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 132 33 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns data_7_ 2 COMB IO53 1 " "Info: 2: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = IO53; Fanout = 1; COMB Node = 'data_7_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "1.400 ns" { data[7] data_7_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1638 24 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(3.100 ns) 7.100 ns configure_7_ 3 REG LC110 3 " "Info: 3: + IC(2.600 ns) + CELL(3.100 ns) = 7.100 ns; Loc. = LC110; Fanout = 3; REG Node = 'configure_7_'" {  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "5.700 ns" { data_7_ configure_7_ } "NODE_NAME" } "" } } { "buffer.edf" "" { Text "E:/EMB001/project/hardware/buffer/buffer/buffer.edf" 1142 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns 63.38 % " "Info: Total cell delay = 4.500 ns ( 63.38 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns 36.62 % " "Info: Total interconnect delay = 2.600 ns ( 36.62 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.100 ns" { data[7] data_7_ configure_7_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.100 ns" { data[7] data_7_ configure_7_ } { 0.000ns 0.000ns 2.600ns } { 0.000ns 1.400ns 3.100ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "13.500 ns" { nGCS[3] wr_temp_i_i configure_7_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "13.500 ns" { nGCS[3] nGCS[3]~out wr_temp_i_i configure_7_ } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 1.400ns 4.400ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/buffer/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/buffer/db/buffer.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/buffer/" "" "7.100 ns" { data[7] data_7_ configure_7_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.100 ns" { data[7] data_7_ configure_7_ } { 0.000ns 0.000ns 2.600ns } { 0.000ns 1.400ns 3.100ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 12:48:13 2008 " "Info: Processing ended: Wed Apr 30 12:48:13 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
