$date
	Sat Oct 22 18:57:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#505128
b101 !
1"
#505130
b101 &
b101 %
1$
#505131
0"
#505134
b10000 &
b10000 %
#505138
b1000 &
b1000 %
#505142
b100 &
b100 %
#505146
b10 &
b10 %
#505150
b1 &
1#
b1 %
#505154
b0 &
b0 %
0#
0$
#1525430
b1101 &
b1101 %
1$
b1101 !
1"
#1525431
0"
#1525434
b101000 &
b101000 %
#1525438
b10100 &
b10100 %
#1525442
b1010 &
b1010 %
#1525446
b101 &
b101 %
#1525450
b10000 &
b10000 %
#1525454
b1000 &
b1000 %
#1525458
b100 &
b100 %
#1525462
b10 &
b10 %
#1525466
b1 &
b1 %
1#
#1525470
b0 &
0#
b0 %
0$
#2443902
b10100 &
b10100 %
1$
b10100 !
1"
#2443903
0"
#2443906
b1010 &
b1010 %
#2443910
b101 &
b101 %
#2443914
b10000 &
b10000 %
#2443918
b1000 &
b1000 %
#2443922
b100 &
b100 %
#2443926
b10 &
b10 %
#2443930
b1 &
b1 %
1#
#2443934
b0 &
0#
b0 %
0$
#4500012
