{"Source Block": ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@566:622@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_wack <= up_wreq_s;\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr_s)\n          14'h0000: up_rdata <= PCORE_VERSION;\n          14'h0001: up_rdata <= ID;\n          14'h0002: up_rdata <= up_scratch;\n          14'h0003: up_rdata <= up_timer;\n\t  14'h0007: up_rdata <= {FPGA_TECHNOLOGY,FPGA_FAMILY,SPEED_GRADE,DEV_PACKAGE}; // [8,8,8,8]\n          14'h0010: up_rdata <= {31'd0, up_spi_req};\n          14'h0011: up_rdata <= {31'd0, up_spi_gnt};\n          14'h0012: up_rdata <= {24'd0, up_spi_csn};\n          14'h0013: up_rdata <= {24'd0, up_spi_out};\n          14'h0014: up_rdata <= {24'd0, up_spi_in_s};\n          14'h0015: up_rdata <= {31'd0, up_spi_cnt[5]};\n          14'h0020: up_rdata <= {27'd0, up_delay_wdata};\n          14'h0021: up_rdata <= {27'd0, up_delay_rdata_s};\n          14'h0022: up_rdata <= {31'd0, up_delay_locked_s};\n          14'h0030: up_rdata <= {29'd0, up_sync_mode, up_sync_disable_1, up_sync_disable_0};\n          14'h0031: up_rdata <= {30'd0, up_sync_status_1, up_sync_status_0};\n          14'h0040: up_rdata <= {26'd0, up_sysref_mode_e, 3'b0, up_sysref_mode_i};\n          14'h0041: up_rdata <= {31'd0, up_sysref_status};\n          14'h0050: up_rdata <= {24'd0, up_vcal_cnt};\n          14'h0051: up_rdata <= {31'd0, up_vcal_enable};\n          14'h0060: up_rdata <= {30'd0, up_cal_enable};\n          14'h0061: up_rdata <= {30'd0, up_cor_enable};\n          14'h0064: up_rdata <= {16'd0, up_cal_max_0};\n          14'h0065: up_rdata <= {16'd0, up_cal_min_0};\n          14'h0066: up_rdata <= {16'd0, up_cal_max_1};\n          14'h0067: up_rdata <= {16'd0, up_cal_min_1};\n          14'h0068: up_rdata <= {16'd0, up_cor_scale_0};\n          14'h0069: up_rdata <= {16'd0, up_cor_offset_0};\n          14'h006a: up_rdata <= {16'd0, up_cor_scale_1};\n          14'h006b: up_rdata <= {16'd0, up_cor_offset_1};\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n  // calibration at receive clock\n\n  always @(posedge rx_clk) begin\n    rx_cal_enable_m1 <= up_cal_enable;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[585, "\t  14'h0007: up_rdata <= {FPGA_TECHNOLOGY,FPGA_FAMILY,SPEED_GRADE,DEV_PACKAGE}; // [8,8,8,8]\n"]], "Add": [[585, "          14'h0007: up_rdata <= {FPGA_TECHNOLOGY,FPGA_FAMILY,SPEED_GRADE,DEV_PACKAGE}; // [8,8,8,8]\n"]]}}