
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.11+3 (git sha1 UNKNOWN, gcc 11.2.1 -O2 -fexceptions -fstack-protector-strong -m64 -mtune=generic -fasynchronous-unwind-tables -fstack-clash-protection -fcf-protection -fPIC -Os)


-- Executing script file `run.ys' --

1. Executing Verilog-2005 frontend: ../MODEL/adder.sv
Parsing SystemVerilog input from `../MODEL/adder.sv' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../MODEL/count_zeros.sv
Parsing SystemVerilog input from `../MODEL/count_zeros.sv' to AST representation.
Generating RTLIL representation for module `\count_zeros'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../MODEL/crc3_eval.sv
Parsing SystemVerilog input from `../MODEL/crc3_eval.sv' to AST representation.
Generating RTLIL representation for module `\crc_eval'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../MODEL/crc_koder.sv
Parsing SystemVerilog input from `../MODEL/crc_koder.sv' to AST representation.
Generating RTLIL representation for module `\crc_coder'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../MODEL/exe_unit.sv
Parsing SystemVerilog input from `../MODEL/exe_unit.sv' to AST representation.
Generating RTLIL representation for module `\exe_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../MODEL/gray_coder.sv
Parsing SystemVerilog input from `../MODEL/gray_coder.sv' to AST representation.
Generating RTLIL representation for module `\gray_koder2'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../MODEL/onehot2nkb_encoder.sv
Parsing SystemVerilog input from `../MODEL/onehot2nkb_encoder.sv' to AST representation.
Generating RTLIL representation for module `\onehot2nkb_encoder'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../MODEL/sm_to_u2.sv
Parsing SystemVerilog input from `../MODEL/sm_to_u2.sv' to AST representation.
Generating RTLIL representation for module `\sm_to_u2'.
Successfully finished Verilog frontend.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     \onehot2nkb_encoder
Used module:     \gray_koder2
Used module:     \count_zeros
Used module:     \crc_coder
Used module:     \crc_eval
Used module:     \sm_to_u2
Used module:     \adder
Parameter \LEN = 8

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\onehot2nkb_encoder'.
Parameter \LEN = 8
Generating RTLIL representation for module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Parameter \LEN = 8

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\gray_koder2'.
Parameter \LEN = 8
Generating RTLIL representation for module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Parameter \LEN = 8

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\count_zeros'.
Parameter \LEN = 8
Generating RTLIL representation for module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Parameter \WCODE = 8
Parameter \WPOLY = 9

9.5. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_coder'.
Parameter \WCODE = 8
Parameter \WPOLY = 9
Generating RTLIL representation for module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Parameter \WCODE = 8
Parameter \WPOLY = 8

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_eval'.
Parameter \WCODE = 8
Parameter \WPOLY = 8
Generating RTLIL representation for module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Parameter \LEN = 8

9.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sm_to_u2'.
Parameter \LEN = 8
Generating RTLIL representation for module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Parameter \LEN = 8

9.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Parameter \LEN = 8
Generating RTLIL representation for module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.

9.9. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\count_zeros\LEN=s32'00000000000000000000000000001000
Used module:     $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder
Used module:     $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval
Used module:     $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\adder\LEN=s32'00000000000000000000000000001000

9.10. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\count_zeros\LEN=s32'00000000000000000000000000001000
Used module:     $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder
Used module:     $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval
Used module:     $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\adder\LEN=s32'00000000000000000000000000001000
Removing unused module `\sm_to_u2'.
Removing unused module `\onehot2nkb_encoder'.
Removing unused module `\gray_koder2'.
Removing unused module `\exe_unit'.
Removing unused module `\crc_coder'.
Removing unused module `\crc_eval'.
Removing unused module `\count_zeros'.
Removing unused module `\adder'.
Removed 8 unused modules.
Warning: Resizing cell port exe_unit_rtl.crc4.i_poly from 5 bits to 9 bits.
Warning: Resizing cell port exe_unit_rtl.crc3.i_poly from 4 bits to 8 bits.

10. Executing SYNTH pass.

10.1. Executing HIERARCHY pass (managing design hierarchy).

10.1.1. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\count_zeros\LEN=s32'00000000000000000000000000001000
Used module:     $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder
Used module:     $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval
Used module:     $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\adder\LEN=s32'00000000000000000000000000001000

10.1.2. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\count_zeros\LEN=s32'00000000000000000000000000001000
Used module:     $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder
Used module:     $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval
Used module:     $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\adder\LEN=s32'00000000000000000000000000001000
Removed 0 unused modules.

10.2. Executing PROC pass (convert processes to netlists).

10.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/onehot2nkb_encoder.sv:10$123'.
Cleaned up 1 empty switch.

10.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../MODEL/adder.sv:0$228 in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../MODEL/sm_to_u2.sv:0$224 in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Marked 8 switch rules as full_case in process $proc$../MODEL/crc3_eval.sv:13$198 in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Marked 8 switch rules as full_case in process $proc$../MODEL/crc_koder.sv:13$172 in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Marked 16 switch rules as full_case in process $proc$../MODEL/count_zeros.sv:0$138 in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../MODEL/gray_coder.sv:0$134 in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Marked 16 switch rules as full_case in process $proc$../MODEL/onehot2nkb_encoder.sv:10$123 in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Marked 20 switch rules as full_case in process $proc$../MODEL/exe_unit.sv:0$61 in module exe_unit_rtl.
Removed a total of 0 dead cases.

10.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 27 assignments to connections.

10.2.4. Executing PROC_INIT pass (extract init attributes).

10.2.5. Executing PROC_ARST pass (detect async resets in processes).

10.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/adder.sv:0$228'.
     1/2: $2\o_carry[0:0]
     2/2: $1\o_carry[0:0]
Creating decoders for process `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/sm_to_u2.sv:0$224'.
     1/3: $1\tmp[7:0] [7]
     2/3: $1\tmp[7:0] [6:0]
     3/3: $1\o_u2code[7:0]
Creating decoders for process `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$proc$../MODEL/crc3_eval.sv:13$198'.
     1/8: $8\crc_tmp[14:0]
     2/8: $7\crc_tmp[14:0]
     3/8: $6\crc_tmp[14:0]
     4/8: $5\crc_tmp[14:0]
     5/8: $4\crc_tmp[14:0]
     6/8: $3\crc_tmp[14:0]
     7/8: $2\crc_tmp[14:0]
     8/8: $1\crc_tmp[14:0]
Creating decoders for process `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$proc$../MODEL/crc_koder.sv:13$172'.
     1/8: $8\crc_tmp[15:0]
     2/8: $7\crc_tmp[15:0]
     3/8: $6\crc_tmp[15:0]
     4/8: $5\crc_tmp[15:0]
     5/8: $4\crc_tmp[15:0]
     6/8: $3\crc_tmp[15:0]
     7/8: $2\crc_tmp[15:0]
     8/8: $1\crc_tmp[15:0]
Creating decoders for process `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/count_zeros.sv:0$138'.
     1/16: $16\zeros[7:0]
     2/16: $15\zeros[7:0]
     3/16: $14\zeros[7:0]
     4/16: $13\zeros[7:0]
     5/16: $12\zeros[7:0]
     6/16: $11\zeros[7:0]
     7/16: $10\zeros[7:0]
     8/16: $9\zeros[7:0]
     9/16: $8\zeros[7:0]
    10/16: $7\zeros[7:0]
    11/16: $6\zeros[7:0]
    12/16: $5\zeros[7:0]
    13/16: $4\zeros[7:0]
    14/16: $3\zeros[7:0]
    15/16: $2\zeros[7:0]
    16/16: $1\zeros[7:0]
Creating decoders for process `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/gray_coder.sv:0$134'.
     1/1: $1\o_gray[7:0]
Creating decoders for process `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/onehot2nkb_encoder.sv:10$123'.
     1/33: $17\o_nkb[2:0]
     2/33: $16\o_nkb[2:0]
     3/33: $16\s_was1[0:0]
     4/33: $15\s_was1[0:0]
     5/33: $15\o_nkb[2:0]
     6/33: $14\o_nkb[2:0]
     7/33: $14\s_was1[0:0]
     8/33: $13\s_was1[0:0]
     9/33: $13\o_nkb[2:0]
    10/33: $12\o_nkb[2:0]
    11/33: $12\s_was1[0:0]
    12/33: $11\s_was1[0:0]
    13/33: $11\o_nkb[2:0]
    14/33: $10\o_nkb[2:0]
    15/33: $10\s_was1[0:0]
    16/33: $9\s_was1[0:0]
    17/33: $9\o_nkb[2:0]
    18/33: $8\o_nkb[2:0]
    19/33: $8\s_was1[0:0]
    20/33: $7\s_was1[0:0]
    21/33: $7\o_nkb[2:0]
    22/33: $6\o_nkb[2:0]
    23/33: $6\s_was1[0:0]
    24/33: $5\s_was1[0:0]
    25/33: $5\o_nkb[2:0]
    26/33: $4\o_nkb[2:0]
    27/33: $4\s_was1[0:0]
    28/33: $3\s_was1[0:0]
    29/33: $3\o_nkb[2:0]
    30/33: $2\o_nkb[2:0]
    31/33: $2\s_was1[0:0]
    32/33: $1\s_was1[0:0]
    33/33: $1\o_nkb[2:0]
Creating decoders for process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
     1/21: $1\o_PF[0:0]
     2/21: $16\counter[31:0]
     3/21: $15\counter[31:0]
     4/21: $14\counter[31:0]
     5/21: $13\counter[31:0]
     6/21: $12\counter[31:0]
     7/21: $11\counter[31:0]
     8/21: $10\counter[31:0]
     9/21: $9\counter[31:0]
    10/21: $1\o_BF[0:0]
    11/21: $8\counter[31:0]
    12/21: $7\counter[31:0]
    13/21: $6\counter[31:0]
    14/21: $5\counter[31:0]
    15/21: $4\counter[31:0]
    16/21: $3\counter[31:0]
    17/21: $2\counter[31:0]
    18/21: $1\counter[31:0]
    19/21: $1\o_OF[0:0]
    20/21: $1\o_VF[0:0]
    21/21: $1\o_result[7:0]

10.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adder\LEN=s32'00000000000000000000000000001000.\o_sum' from process `$paramod\adder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/adder.sv:0$228'.
No latch inferred for signal `$paramod\adder\LEN=s32'00000000000000000000000000001000.\o_carry' from process `$paramod\adder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/adder.sv:0$228'.
No latch inferred for signal `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.\o_u2code' from process `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/sm_to_u2.sv:0$224'.
No latch inferred for signal `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.\tmp' from process `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/sm_to_u2.sv:0$224'.
No latch inferred for signal `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.\o_crc' from process `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$proc$../MODEL/crc3_eval.sv:13$198'.
No latch inferred for signal `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.\crc_tmp' from process `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$proc$../MODEL/crc3_eval.sv:13$198'.
No latch inferred for signal `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.\poly_tmp' from process `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$proc$../MODEL/crc3_eval.sv:13$198'.
No latch inferred for signal `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$fordecl_block$25.i' from process `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$proc$../MODEL/crc3_eval.sv:13$198'.
No latch inferred for signal `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.\o_crc' from process `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$proc$../MODEL/crc_koder.sv:13$172'.
No latch inferred for signal `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.\crc_tmp' from process `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$proc$../MODEL/crc_koder.sv:13$172'.
No latch inferred for signal `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.\poly_tmp' from process `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$proc$../MODEL/crc_koder.sv:13$172'.
No latch inferred for signal `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$fordecl_block$41.i' from process `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$proc$../MODEL/crc_koder.sv:13$172'.
No latch inferred for signal `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.\o_carry' from process `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/count_zeros.sv:0$138'.
No latch inferred for signal `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.\o_zeros' from process `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/count_zeros.sv:0$138'.
No latch inferred for signal `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.\zeros' from process `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/count_zeros.sv:0$138'.
No latch inferred for signal `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$fordecl_block$5.i' from process `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/count_zeros.sv:0$138'.
No latch inferred for signal `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.\o_gray' from process `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/gray_coder.sv:0$134'.
No latch inferred for signal `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.\o_nkb' from process `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/onehot2nkb_encoder.sv:10$123'.
No latch inferred for signal `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.\s_was1' from process `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/onehot2nkb_encoder.sv:10$123'.
No latch inferred for signal `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$fordecl_block$110.i' from process `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/onehot2nkb_encoder.sv:10$123'.
No latch inferred for signal `\exe_unit_rtl.\o_result' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
No latch inferred for signal `\exe_unit_rtl.\o_OF' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
No latch inferred for signal `\exe_unit_rtl.\o_BF' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
No latch inferred for signal `\exe_unit_rtl.\o_PF' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
No latch inferred for signal `\exe_unit_rtl.\o_VF' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
No latch inferred for signal `\exe_unit_rtl.\counter' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
No latch inferred for signal `\exe_unit_rtl.\main.$fordecl_block$57.i' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
No latch inferred for signal `\exe_unit_rtl.\main.$fordecl_block$59.i' from process `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.

10.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

10.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\adder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/adder.sv:0$228'.
Removing empty process `$paramod\adder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/adder.sv:0$228'.
Found and cleaned up 1 empty switch in `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/sm_to_u2.sv:0$224'.
Removing empty process `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/sm_to_u2.sv:0$224'.
Found and cleaned up 8 empty switches in `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$proc$../MODEL/crc3_eval.sv:13$198'.
Removing empty process `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$proc$../MODEL/crc3_eval.sv:13$198'.
Found and cleaned up 8 empty switches in `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$proc$../MODEL/crc_koder.sv:13$172'.
Removing empty process `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$proc$../MODEL/crc_koder.sv:13$172'.
Found and cleaned up 16 empty switches in `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/count_zeros.sv:0$138'.
Removing empty process `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/count_zeros.sv:0$138'.
Found and cleaned up 1 empty switch in `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/gray_coder.sv:0$134'.
Removing empty process `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/gray_coder.sv:0$134'.
Found and cleaned up 16 empty switches in `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/onehot2nkb_encoder.sv:10$123'.
Removing empty process `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$proc$../MODEL/onehot2nkb_encoder.sv:10$123'.
Found and cleaned up 20 empty switches in `\exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
Removing empty process `exe_unit_rtl.$proc$../MODEL/exe_unit.sv:0$61'.
Cleaned up 72 empty switches.

10.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
<suppressed ~4 debug messages>
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
<suppressed ~16 debug messages>
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
<suppressed ~16 debug messages>
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
<suppressed ~33 debug messages>
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
<suppressed ~2 debug messages>
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module exe_unit_rtl.
<suppressed ~20 debug messages>

10.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~2 debug messages>

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 20 unused cells and 328 unused wires.
<suppressed ~30 debug messages>

10.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval...
Checking module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder...
Checking module $paramod\adder\LEN=s32'00000000000000000000000000001000...
Checking module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000...
Checking module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000...
Checking module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000...
Checking module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000...
Checking module exe_unit_rtl...
Found and reported 0 problems.

10.6. Executing OPT pass (performing simple optimizations).

10.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

10.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$272: { \i_data \i_crc } -> { 1'0 \i_data [6:0] \i_crc }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$296: { \i_data \i_crc } -> { 1'0 \i_data [6:0] \i_crc }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$236.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$359: $13\s_was1[0:0] -> 1'1
      Replacing known input bits on port B of cell $procmux$377: $11\s_was1[0:0] -> 1'1
      Replacing known input bits on port B of cell $procmux$395: $9\s_was1[0:0] -> 1'1
      Replacing known input bits on port B of cell $procmux$413: $7\s_was1[0:0] -> 1'1
      Replacing known input bits on port B of cell $procmux$431: $5\s_was1[0:0] -> 1'1
      Replacing known input bits on port B of cell $procmux$449: $3\s_was1[0:0] -> 1'1
      Replacing known input bits on port B of cell $procmux$467: $1\s_was1[0:0] -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$355.
    dead port 2/2 on $mux $procmux$361.
    dead port 2/2 on $mux $procmux$373.
    dead port 2/2 on $mux $procmux$379.
    dead port 2/2 on $mux $procmux$391.
    dead port 2/2 on $mux $procmux$397.
    dead port 2/2 on $mux $procmux$409.
    dead port 2/2 on $mux $procmux$415.
    dead port 2/2 on $mux $procmux$427.
    dead port 2/2 on $mux $procmux$433.
    dead port 2/2 on $mux $procmux$445.
    dead port 2/2 on $mux $procmux$451.
    dead port 2/2 on $mux $procmux$463.
    dead port 2/2 on $mux $procmux$469.
    dead port 2/2 on $mux $procmux$478.
    dead port 2/2 on $mux $procmux$481.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$248: \i_a -> { 1'0 \i_a [6:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 17 multiplexer ports.
<suppressed ~65 debug messages>

10.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
    New ctrl vector for $mux cell $procmux$413: { }
    New ctrl vector for $mux cell $procmux$359: { }
    New ctrl vector for $mux cell $procmux$377: { }
    New ctrl vector for $mux cell $procmux$431: { }
    New ctrl vector for $mux cell $procmux$449: { }
    New ctrl vector for $mux cell $procmux$467: { }
    New ctrl vector for $mux cell $procmux$395: { }
    New ctrl vector for $mux cell $procmux$487: { }
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 8 changes.

10.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

10.6.6. Executing OPT_DFF pass (perform DFF optimizations).

10.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 42 unused wires.
<suppressed ~3 debug messages>

10.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.6.9. Rerunning OPT passes. (Maybe there is more to do..)

10.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

10.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

10.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.6.13. Executing OPT_DFF pass (perform DFF optimizations).

10.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.6.16. Finished OPT passes. (There is nothing left to do.)

10.7. Executing FSM pass (extract and optimize FSM).

10.7.1. Executing FSM_DETECT pass (finding FSMs in design).

10.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.8. Executing OPT pass (performing simple optimizations).

10.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

10.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

10.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.8.6. Executing OPT_DFF pass (perform DFF optimizations).

10.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.8.9. Finished OPT passes. (There is nothing left to do.)

10.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 15) from mux cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$procmux$251 ($mux).
Removed top 1 bits (of 15) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$204 ($xor).
Removed top 2 bits (of 15) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$207 ($xor).
Removed top 3 bits (of 15) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$210 ($xor).
Removed top 4 bits (of 15) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$213 ($xor).
Removed top 5 bits (of 15) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$216 ($xor).
Removed top 6 bits (of 15) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$219 ($xor).
Removed top 7 bits (of 15) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$222 ($xor).
Removed top 8 bits (of 15) from port Y of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$222 ($xor).
Removed top 8 bits (of 15) from port A of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$222 ($xor).
Removed top 1 bits (of 8) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$222 ($xor).
Removed top 8 bits (of 15) from mux cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$procmux$254 ($mux).
Removed top 8 bits (of 15) from port Y of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$219 ($xor).
Removed top 8 bits (of 15) from port A of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$219 ($xor).
Removed top 2 bits (of 9) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$219 ($xor).
Removed top 8 bits (of 15) from mux cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$procmux$257 ($mux).
Removed top 8 bits (of 15) from port Y of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$216 ($xor).
Removed top 8 bits (of 15) from port A of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$216 ($xor).
Removed top 3 bits (of 10) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$216 ($xor).
Removed top 8 bits (of 15) from mux cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$procmux$260 ($mux).
Removed top 8 bits (of 15) from port Y of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$213 ($xor).
Removed top 8 bits (of 15) from port A of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$213 ($xor).
Removed top 4 bits (of 11) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$213 ($xor).
Removed top 8 bits (of 15) from mux cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$procmux$263 ($mux).
Removed top 8 bits (of 15) from port Y of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$210 ($xor).
Removed top 8 bits (of 15) from port A of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$210 ($xor).
Removed top 5 bits (of 12) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$210 ($xor).
Removed top 8 bits (of 15) from mux cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$procmux$266 ($mux).
Removed top 8 bits (of 15) from port Y of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$207 ($xor).
Removed top 8 bits (of 15) from port A of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$207 ($xor).
Removed top 6 bits (of 13) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$207 ($xor).
Removed top 8 bits (of 15) from mux cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$procmux$269 ($mux).
Removed top 8 bits (of 15) from port Y of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$204 ($xor).
Removed top 8 bits (of 15) from port A of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$204 ($xor).
Removed top 7 bits (of 14) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$204 ($xor).
Removed top 8 bits (of 15) from mux cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$procmux$272 ($mux).
Removed top 8 bits (of 15) from port Y of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$201 ($xor).
Removed top 8 bits (of 15) from port A of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$201 ($xor).
Removed top 14 bits (of 15) from port B of cell $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$201 ($xor).
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$1\crc_tmp[14:0].
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$2\crc_tmp[14:0].
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$3\crc_tmp[14:0].
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$4\crc_tmp[14:0].
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$5\crc_tmp[14:0].
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$6\crc_tmp[14:0].
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$7\crc_tmp[14:0].
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$201_Y.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$204_Y.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$207_Y.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$210_Y.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$213_Y.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$216_Y.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$219_Y.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.$xor$../MODEL/crc3_eval.sv:23$222_Y.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.crc_tmp.
Removed top 8 bits (of 15) from wire $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.poly_tmp.
Removed top 8 bits (of 16) from mux cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$procmux$275 ($mux).
Removed top 1 bits (of 16) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$178 ($xor).
Removed top 2 bits (of 16) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$181 ($xor).
Removed top 3 bits (of 16) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$184 ($xor).
Removed top 4 bits (of 16) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$187 ($xor).
Removed top 5 bits (of 16) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$190 ($xor).
Removed top 6 bits (of 16) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$193 ($xor).
Removed top 7 bits (of 16) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$196 ($xor).
Removed top 8 bits (of 16) from port Y of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$196 ($xor).
Removed top 8 bits (of 16) from port A of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$196 ($xor).
Removed top 1 bits (of 9) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$196 ($xor).
Removed top 8 bits (of 16) from mux cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$procmux$278 ($mux).
Removed top 8 bits (of 16) from port Y of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$193 ($xor).
Removed top 8 bits (of 16) from port A of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$193 ($xor).
Removed top 2 bits (of 10) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$193 ($xor).
Removed top 8 bits (of 16) from mux cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$procmux$281 ($mux).
Removed top 8 bits (of 16) from port Y of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$190 ($xor).
Removed top 8 bits (of 16) from port A of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$190 ($xor).
Removed top 3 bits (of 11) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$190 ($xor).
Removed top 8 bits (of 16) from mux cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$procmux$284 ($mux).
Removed top 8 bits (of 16) from port Y of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$187 ($xor).
Removed top 8 bits (of 16) from port A of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$187 ($xor).
Removed top 4 bits (of 12) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$187 ($xor).
Removed top 8 bits (of 16) from mux cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$procmux$287 ($mux).
Removed top 8 bits (of 16) from port Y of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$184 ($xor).
Removed top 8 bits (of 16) from port A of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$184 ($xor).
Removed top 5 bits (of 13) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$184 ($xor).
Removed top 8 bits (of 16) from mux cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$procmux$290 ($mux).
Removed top 8 bits (of 16) from port Y of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$181 ($xor).
Removed top 8 bits (of 16) from port A of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$181 ($xor).
Removed top 6 bits (of 14) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$181 ($xor).
Removed top 8 bits (of 16) from mux cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$procmux$293 ($mux).
Removed top 8 bits (of 16) from port Y of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$178 ($xor).
Removed top 8 bits (of 16) from port A of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$178 ($xor).
Removed top 7 bits (of 15) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$178 ($xor).
Removed top 8 bits (of 16) from mux cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$procmux$296 ($mux).
Removed top 8 bits (of 16) from port Y of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$175 ($xor).
Removed top 8 bits (of 16) from port A of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$175 ($xor).
Removed top 8 bits (of 16) from port B of cell $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$175 ($xor).
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$1\crc_tmp[15:0].
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$2\crc_tmp[15:0].
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$3\crc_tmp[15:0].
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$4\crc_tmp[15:0].
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$5\crc_tmp[15:0].
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$6\crc_tmp[15:0].
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$7\crc_tmp[15:0].
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$175_Y.
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$178_Y.
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$181_Y.
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$184_Y.
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$187_Y.
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$190_Y.
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$193_Y.
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.$xor$../MODEL/crc_koder.sv:23$196_Y.
Removed top 8 bits (of 16) from wire $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.poly_tmp.
Removed top 7 bits (of 8) from mux cell $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$procmux$344 ($mux).
Removed top 7 bits (of 8) from port A of cell $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$add$../MODEL/count_zeros.sv:24$143 ($add).
Removed top 6 bits (of 8) from port Y of cell $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$add$../MODEL/count_zeros.sv:24$143 ($add).
Removed top 7 bits (of 8) from wire $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$1\zeros[7:0].
Removed top 6 bits (of 8) from wire $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.$add$../MODEL/count_zeros.sv:24$143_Y.
Removed top 1 bits (of 3) from mux cell $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$procmux$389 ($mux).
Removed top 2 bits (of 3) from mux cell $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$procmux$371 ($mux).
Removed top 1 bits (of 3) from mux cell $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$procmux$407 ($mux).
Removed top 1 bits (of 3) from wire $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$10\o_nkb[2:0].
Removed top 1 bits (of 3) from wire $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$12\o_nkb[2:0].
Removed top 2 bits (of 3) from wire $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.$14\o_nkb[2:0].
Removed top 1 bits (of 8) from port Y of cell $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$add$../MODEL/sm_to_u2.sv:18$227 ($add).
Removed top 1 bits (of 8) from port A of cell $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$add$../MODEL/sm_to_u2.sv:18$227 ($add).
Removed top 1 bits (of 8) from port Y of cell $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$not$../MODEL/sm_to_u2.sv:17$226 ($not).
Removed top 1 bits (of 8) from port A of cell $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$not$../MODEL/sm_to_u2.sv:17$226 ($not).
Removed top 1 bits (of 8) from wire $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$add$../MODEL/sm_to_u2.sv:18$227_Y.
Removed top 1 bits (of 8) from wire $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.$not$../MODEL/sm_to_u2.sv:17$226_Y.
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$add$../MODEL/exe_unit.sv:96$74 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$add$../MODEL/exe_unit.sv:96$76 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$add$../MODEL/exe_unit.sv:96$78 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$add$../MODEL/exe_unit.sv:96$80 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$add$../MODEL/exe_unit.sv:96$82 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$add$../MODEL/exe_unit.sv:96$84 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$add$../MODEL/exe_unit.sv:96$86 ($add).
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$eq$../MODEL/exe_unit.sv:99$87 ($eq).
Removed top 30 bits (of 32) from port A of cell exe_unit_rtl.$eq$../MODEL/exe_unit.sv:109$105 ($eq).
Removed top 30 bits (of 32) from port B of cell exe_unit_rtl.$eq$../MODEL/exe_unit.sv:109$105 ($eq).
Removed top 31 bits (of 32) from mux cell exe_unit_rtl.$procmux$514 ($mux).
Removed top 1 bits (of 4) from port B of cell exe_unit_rtl.$procmux$552_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit_rtl.$procmux$559_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit_rtl.$procmux$561_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell exe_unit_rtl.$procmux$562_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell exe_unit_rtl.$procmux$563_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell exe_unit_rtl.$procmux$564_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell exe_unit_rtl.$procmux$565_CMP0 ($eq).
Removed top 31 bits (of 32) from wire exe_unit_rtl.$1\counter[31:0].

10.10. Executing PEEPOPT pass (run peephole optimizers).

10.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 41 unused wires.
<suppressed ~6 debug messages>

10.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000:
  creating $macc model for $add$../MODEL/adder.sv:12$229 ($add).
  creating $alu model for $macc $add$../MODEL/adder.sv:12$229.
  creating $alu cell for $add$../MODEL/adder.sv:12$229: $auto$alumacc.cc:485:replace_alu$613
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000:
  creating $macc model for $add$../MODEL/count_zeros.sv:20$145 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:20$149 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:20$153 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:20$157 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:20$161 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:20$165 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:20$169 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:24$143 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:24$147 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:24$151 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:24$155 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:24$159 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:24$163 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:24$167 ($add).
  creating $macc model for $add$../MODEL/count_zeros.sv:24$171 ($add).
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:24$171.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:24$167.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:24$163.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:24$159.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:24$155.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:24$151.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:24$147.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:24$143.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:20$169.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:20$165.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:20$161.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:20$157.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:20$153.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:20$149.
  creating $alu model for $macc $add$../MODEL/count_zeros.sv:20$145.
  creating $alu cell for $add$../MODEL/count_zeros.sv:20$145: $auto$alumacc.cc:485:replace_alu$616
  creating $alu cell for $add$../MODEL/count_zeros.sv:20$149: $auto$alumacc.cc:485:replace_alu$619
  creating $alu cell for $add$../MODEL/count_zeros.sv:20$153: $auto$alumacc.cc:485:replace_alu$622
  creating $alu cell for $add$../MODEL/count_zeros.sv:20$157: $auto$alumacc.cc:485:replace_alu$625
  creating $alu cell for $add$../MODEL/count_zeros.sv:20$161: $auto$alumacc.cc:485:replace_alu$628
  creating $alu cell for $add$../MODEL/count_zeros.sv:20$165: $auto$alumacc.cc:485:replace_alu$631
  creating $alu cell for $add$../MODEL/count_zeros.sv:20$169: $auto$alumacc.cc:485:replace_alu$634
  creating $alu cell for $add$../MODEL/count_zeros.sv:24$143: $auto$alumacc.cc:485:replace_alu$637
  creating $alu cell for $add$../MODEL/count_zeros.sv:24$147: $auto$alumacc.cc:485:replace_alu$640
  creating $alu cell for $add$../MODEL/count_zeros.sv:24$151: $auto$alumacc.cc:485:replace_alu$643
  creating $alu cell for $add$../MODEL/count_zeros.sv:24$155: $auto$alumacc.cc:485:replace_alu$646
  creating $alu cell for $add$../MODEL/count_zeros.sv:24$159: $auto$alumacc.cc:485:replace_alu$649
  creating $alu cell for $add$../MODEL/count_zeros.sv:24$163: $auto$alumacc.cc:485:replace_alu$652
  creating $alu cell for $add$../MODEL/count_zeros.sv:24$167: $auto$alumacc.cc:485:replace_alu$655
  creating $alu cell for $add$../MODEL/count_zeros.sv:24$171: $auto$alumacc.cc:485:replace_alu$658
  created 15 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000:
  creating $macc model for $add$../MODEL/sm_to_u2.sv:18$227 ($add).
  creating $alu model for $macc $add$../MODEL/sm_to_u2.sv:18$227.
  creating $alu cell for $add$../MODEL/sm_to_u2.sv:18$227: $auto$alumacc.cc:485:replace_alu$661
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module exe_unit_rtl:
  creating $macc model for $add$../MODEL/exe_unit.sv:96$74 ($add).
  creating $macc model for $add$../MODEL/exe_unit.sv:96$76 ($add).
  creating $macc model for $add$../MODEL/exe_unit.sv:96$78 ($add).
  creating $macc model for $add$../MODEL/exe_unit.sv:96$80 ($add).
  creating $macc model for $add$../MODEL/exe_unit.sv:96$82 ($add).
  creating $macc model for $add$../MODEL/exe_unit.sv:96$84 ($add).
  creating $macc model for $add$../MODEL/exe_unit.sv:96$86 ($add).
  creating $alu model for $macc $add$../MODEL/exe_unit.sv:96$86.
  creating $alu model for $macc $add$../MODEL/exe_unit.sv:96$84.
  creating $alu model for $macc $add$../MODEL/exe_unit.sv:96$82.
  creating $alu model for $macc $add$../MODEL/exe_unit.sv:96$80.
  creating $alu model for $macc $add$../MODEL/exe_unit.sv:96$78.
  creating $alu model for $macc $add$../MODEL/exe_unit.sv:96$76.
  creating $alu model for $macc $add$../MODEL/exe_unit.sv:96$74.
  creating $alu cell for $add$../MODEL/exe_unit.sv:96$74: $auto$alumacc.cc:485:replace_alu$664
  creating $alu cell for $add$../MODEL/exe_unit.sv:96$76: $auto$alumacc.cc:485:replace_alu$667
  creating $alu cell for $add$../MODEL/exe_unit.sv:96$78: $auto$alumacc.cc:485:replace_alu$670
  creating $alu cell for $add$../MODEL/exe_unit.sv:96$80: $auto$alumacc.cc:485:replace_alu$673
  creating $alu cell for $add$../MODEL/exe_unit.sv:96$82: $auto$alumacc.cc:485:replace_alu$676
  creating $alu cell for $add$../MODEL/exe_unit.sv:96$84: $auto$alumacc.cc:485:replace_alu$679
  creating $alu cell for $add$../MODEL/exe_unit.sv:96$86: $auto$alumacc.cc:485:replace_alu$682
  created 7 $alu and 0 $macc cells.

10.13. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module exe_unit_rtl that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$../MODEL/exe_unit.sv:77$69 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$562_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$../MODEL/exe_unit.sv:76$68 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$563_CMP.
    No candidates found.

10.14. Executing OPT pass (performing simple optimizations).

10.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
<suppressed ~1 debug messages>
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

10.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

10.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.14.6. Executing OPT_DFF pass (perform DFF optimizations).

10.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
<suppressed ~1 debug messages>
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.14.9. Rerunning OPT passes. (Maybe there is more to do..)

10.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

10.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

10.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.14.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.14.16. Rerunning OPT passes. (Maybe there is more to do..)

10.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

10.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

10.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.14.20. Executing OPT_DFF pass (perform DFF optimizations).

10.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.14.23. Finished OPT passes. (There is nothing left to do.)

10.15. Executing MEMORY pass.

10.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.15.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.15.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.15.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.15.9. Executing MEMORY_COLLECT pass (generating $mem cells).

10.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.17. Executing OPT pass (performing simple optimizations).

10.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
<suppressed ~30 debug messages>
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
<suppressed ~35 debug messages>
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
<suppressed ~2 debug messages>
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
<suppressed ~1 debug messages>
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
<suppressed ~5 debug messages>
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~125 debug messages>

10.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.17.3. Executing OPT_DFF pass (perform DFF optimizations).

10.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 65 unused wires.
<suppressed ~6 debug messages>

10.17.5. Finished fast OPT passes.

10.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.19. Executing OPT pass (performing simple optimizations).

10.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$347: { \i_data [7] $auto$opt_expr.cc:205:group_cell_inputs$724 } -> { 1'0 $auto$opt_expr.cc:205:group_cell_inputs$724 }
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
    Consolidated identical input bits for $mux cell $procmux$254:
      Old ports: A=$6\crc_tmp[14:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$700 $6\crc_tmp[14:0] [0] }, Y=$7\crc_tmp[14:0]
      New ports: A=$6\crc_tmp[14:0] [6:1], B=$auto$opt_expr.cc:205:group_cell_inputs$700, Y=$7\crc_tmp[14:0] [6:1]
      New connections: $7\crc_tmp[14:0] [0] = $6\crc_tmp[14:0] [0]
    Consolidated identical input bits for $mux cell $procmux$257:
      Old ports: A=$5\crc_tmp[14:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$697 $5\crc_tmp[14:0] [1:0] }, Y=$6\crc_tmp[14:0]
      New ports: A=$5\crc_tmp[14:0] [6:2], B=$auto$opt_expr.cc:205:group_cell_inputs$697, Y=$6\crc_tmp[14:0] [6:2]
      New connections: $6\crc_tmp[14:0] [1:0] = $5\crc_tmp[14:0] [1:0]
    Consolidated identical input bits for $mux cell $procmux$260:
      Old ports: A=$4\crc_tmp[14:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$694 $4\crc_tmp[14:0] [2:0] }, Y=$5\crc_tmp[14:0]
      New ports: A=$4\crc_tmp[14:0] [6:3], B=$auto$opt_expr.cc:205:group_cell_inputs$694, Y=$5\crc_tmp[14:0] [6:3]
      New connections: $5\crc_tmp[14:0] [2:0] = $4\crc_tmp[14:0] [2:0]
    Consolidated identical input bits for $mux cell $procmux$263:
      Old ports: A=$3\crc_tmp[14:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$691 $3\crc_tmp[14:0] [3:0] }, Y=$4\crc_tmp[14:0]
      New ports: A=$3\crc_tmp[14:0] [6:4], B=$auto$opt_expr.cc:205:group_cell_inputs$691, Y=$4\crc_tmp[14:0] [6:4]
      New connections: $4\crc_tmp[14:0] [3:0] = $3\crc_tmp[14:0] [3:0]
    Consolidated identical input bits for $mux cell $procmux$266:
      Old ports: A=$2\crc_tmp[14:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$688 $2\crc_tmp[14:0] [4:0] }, Y=$3\crc_tmp[14:0]
      New ports: A=$2\crc_tmp[14:0] [6:5], B=$auto$opt_expr.cc:205:group_cell_inputs$688, Y=$3\crc_tmp[14:0] [6:5]
      New connections: $3\crc_tmp[14:0] [4:0] = $2\crc_tmp[14:0] [4:0]
    Consolidated identical input bits for $mux cell $procmux$269:
      Old ports: A=\i_crc, B={ $auto$opt_expr.cc:205:group_cell_inputs$685 \i_crc [5:0] }, Y=$2\crc_tmp[14:0]
      New ports: A=\i_crc [6], B=$auto$opt_expr.cc:205:group_cell_inputs$685, Y=$2\crc_tmp[14:0] [6]
      New connections: $2\crc_tmp[14:0] [5:0] = \i_crc [5:0]
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
    Consolidated identical input bits for $mux cell $procmux$278:
      Old ports: A=$6\crc_tmp[15:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$721 $6\crc_tmp[15:0] [0] }, Y=$7\crc_tmp[15:0]
      New ports: A=$6\crc_tmp[15:0] [7:1], B=$auto$opt_expr.cc:205:group_cell_inputs$721, Y=$7\crc_tmp[15:0] [7:1]
      New connections: $7\crc_tmp[15:0] [0] = $6\crc_tmp[15:0] [0]
    Consolidated identical input bits for $mux cell $procmux$281:
      Old ports: A=$5\crc_tmp[15:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$718 $5\crc_tmp[15:0] [1:0] }, Y=$6\crc_tmp[15:0]
      New ports: A=$5\crc_tmp[15:0] [7:2], B=$auto$opt_expr.cc:205:group_cell_inputs$718, Y=$6\crc_tmp[15:0] [7:2]
      New connections: $6\crc_tmp[15:0] [1:0] = $5\crc_tmp[15:0] [1:0]
    Consolidated identical input bits for $mux cell $procmux$284:
      Old ports: A=$4\crc_tmp[15:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$715 $4\crc_tmp[15:0] [2:0] }, Y=$5\crc_tmp[15:0]
      New ports: A=$4\crc_tmp[15:0] [7:3], B=$auto$opt_expr.cc:205:group_cell_inputs$715, Y=$5\crc_tmp[15:0] [7:3]
      New connections: $5\crc_tmp[15:0] [2:0] = $4\crc_tmp[15:0] [2:0]
    Consolidated identical input bits for $mux cell $procmux$287:
      Old ports: A=$3\crc_tmp[15:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$712 $3\crc_tmp[15:0] [3:0] }, Y=$4\crc_tmp[15:0]
      New ports: A=$3\crc_tmp[15:0] [7:4], B=$auto$opt_expr.cc:205:group_cell_inputs$712, Y=$4\crc_tmp[15:0] [7:4]
      New connections: $4\crc_tmp[15:0] [3:0] = $3\crc_tmp[15:0] [3:0]
    Consolidated identical input bits for $mux cell $procmux$290:
      Old ports: A=$2\crc_tmp[15:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$709 $2\crc_tmp[15:0] [4:0] }, Y=$3\crc_tmp[15:0]
      New ports: A=$2\crc_tmp[15:0] [7:5], B=$auto$opt_expr.cc:205:group_cell_inputs$709, Y=$3\crc_tmp[15:0] [7:5]
      New connections: $3\crc_tmp[15:0] [4:0] = $2\crc_tmp[15:0] [4:0]
    Consolidated identical input bits for $mux cell $procmux$293:
      Old ports: A=$1\crc_tmp[15:0], B={ $auto$opt_expr.cc:205:group_cell_inputs$706 $1\crc_tmp[15:0] [5:0] }, Y=$2\crc_tmp[15:0]
      New ports: A=$1\crc_tmp[15:0] [7:6], B=$auto$opt_expr.cc:205:group_cell_inputs$706, Y=$2\crc_tmp[15:0] [7:6]
      New connections: $2\crc_tmp[15:0] [5:0] = $1\crc_tmp[15:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$296:
      Old ports: A=\i_crc, B={ $auto$opt_expr.cc:205:group_cell_inputs$703 \i_crc [6:0] }, Y=$1\crc_tmp[15:0]
      New ports: A=\i_crc [7], B=$auto$opt_expr.cc:205:group_cell_inputs$703, Y=$1\crc_tmp[15:0] [7]
      New connections: $1\crc_tmp[15:0] [6:0] = \i_crc [6:0]
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
    Consolidated identical input bits for $mux cell $procmux$341:
      Old ports: A={ 6'000000 $add$../MODEL/count_zeros.sv:24$143_Y }, B={ 7'0000000 $1\zeros[7:0] }, Y=$2\zeros[7:0]
      New ports: A=$add$../MODEL/count_zeros.sv:24$143_Y, B={ 1'0 $1\zeros[7:0] }, Y=$2\zeros[7:0] [1:0]
      New connections: $2\zeros[7:0] [7:2] = 6'000000
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
    Consolidated identical input bits for $mux cell $procmux$389:
      Old ports: A=2'01, B=2'11, Y=$12\o_nkb[2:0]
      New ports: A=1'0, B=1'1, Y=$12\o_nkb[2:0] [1]
      New connections: $12\o_nkb[2:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$407:
      Old ports: A=2'00, B=2'11, Y=$10\o_nkb[2:0]
      New ports: A=1'0, B=1'1, Y=$10\o_nkb[2:0] [0]
      New connections: $10\o_nkb[2:0] [1] = $10\o_nkb[2:0] [0]
    Consolidated identical input bits for $mux cell $procmux$425:
      Old ports: A=3'011, B=3'111, Y=$8\o_nkb[2:0]
      New ports: A=1'0, B=1'1, Y=$8\o_nkb[2:0] [2]
      New connections: $8\o_nkb[2:0] [1:0] = 2'11
    Consolidated identical input bits for $mux cell $procmux$443:
      Old ports: A=3'010, B=3'111, Y=$6\o_nkb[2:0]
      New ports: A=1'0, B=1'1, Y=$6\o_nkb[2:0] [0]
      New connections: $6\o_nkb[2:0] [2:1] = { $6\o_nkb[2:0] [0] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$461:
      Old ports: A=3'001, B=3'111, Y=$4\o_nkb[2:0]
      New ports: A=1'0, B=1'1, Y=$4\o_nkb[2:0] [1]
      New connections: { $4\o_nkb[2:0] [2] $4\o_nkb[2:0] [0] } = { $4\o_nkb[2:0] [1] 1'1 }
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
    Consolidated identical input bits for $mux cell $procmux$475:
      Old ports: A=3'000, B=$4\o_nkb[2:0], Y=$3\o_nkb[2:0]
      New ports: A=2'00, B={ $4\o_nkb[2:0] [1] 1'1 }, Y=$3\o_nkb[2:0] [1:0]
      New connections: $3\o_nkb[2:0] [2] = $3\o_nkb[2:0] [1]
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
    Consolidated identical input bits for $mux cell $procmux$511:
      Old ports: A={ 31'0000000000000000000000000000000 \o_result [0] }, B={ 30'000000000000000000000000000000 $add$../MODEL/exe_unit.sv:106$91_Y [1:0] }, Y=$10\counter[31:0]
      New ports: A={ 1'0 \o_result [0] }, B=$add$../MODEL/exe_unit.sv:106$91_Y [1:0], Y=$10\counter[31:0] [1:0]
      New connections: $10\counter[31:0] [31:2] = 30'000000000000000000000000000000
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 21 changes.

10.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.6. Executing OPT_SHARE pass.

10.19.7. Executing OPT_DFF pass (perform DFF optimizations).

10.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
<suppressed ~21 debug messages>
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
<suppressed ~5 debug messages>
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~117 debug messages>

10.19.10. Rerunning OPT passes. (Maybe there is more to do..)

10.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
    Consolidated identical input bits for $mux cell $procmux$338:
      Old ports: A=$add$../MODEL/count_zeros.sv:20$145_Y, B={ 6'000000 $2\zeros[7:0] [1:0] }, Y=$3\zeros[7:0]
      New ports: A=$add$../MODEL/count_zeros.sv:20$145_Y [2:0], B={ 1'0 $2\zeros[7:0] [1:0] }, Y=$3\zeros[7:0] [2:0]
      New connections: $3\zeros[7:0] [7:3] = 5'00000
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
    Consolidated identical input bits for $mux cell $procmux$508:
      Old ports: A={ 30'000000000000000000000000000000 $10\counter[31:0] [1:0] }, B=$add$../MODEL/exe_unit.sv:106$93_Y, Y=$11\counter[31:0]
      New ports: A={ 1'0 $10\counter[31:0] [1:0] }, B=$add$../MODEL/exe_unit.sv:106$93_Y [2:0], Y=$11\counter[31:0] [2:0]
      New connections: $11\counter[31:0] [31:3] = 29'00000000000000000000000000000
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 2 changes.

10.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.14. Executing OPT_SHARE pass.

10.19.15. Executing OPT_DFF pass (perform DFF optimizations).

10.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 39 unused wires.
<suppressed ~3 debug messages>

10.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
<suppressed ~17 debug messages>
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~113 debug messages>

10.19.18. Rerunning OPT passes. (Maybe there is more to do..)

10.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
    Consolidated identical input bits for $mux cell $procmux$335:
      Old ports: A=$add$../MODEL/count_zeros.sv:24$147_Y, B={ 5'00000 $3\zeros[7:0] [2:0] }, Y=$4\zeros[7:0]
      New ports: A=$add$../MODEL/count_zeros.sv:24$147_Y [3:0], B={ 1'0 $3\zeros[7:0] [2:0] }, Y=$4\zeros[7:0] [3:0]
      New connections: $4\zeros[7:0] [7:4] = 4'0000
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
    Consolidated identical input bits for $mux cell $procmux$505:
      Old ports: A={ 29'00000000000000000000000000000 $11\counter[31:0] [2:0] }, B=$add$../MODEL/exe_unit.sv:106$95_Y, Y=$12\counter[31:0]
      New ports: A={ 1'0 $11\counter[31:0] [2:0] }, B=$add$../MODEL/exe_unit.sv:106$95_Y [3:0], Y=$12\counter[31:0] [3:0]
      New connections: $12\counter[31:0] [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 2 changes.

10.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.22. Executing OPT_SHARE pass.

10.19.23. Executing OPT_DFF pass (perform DFF optimizations).

10.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 32 unused wires.
<suppressed ~2 debug messages>

10.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
<suppressed ~13 debug messages>
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~109 debug messages>

10.19.26. Rerunning OPT passes. (Maybe there is more to do..)

10.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
    Consolidated identical input bits for $mux cell $procmux$332:
      Old ports: A=$add$../MODEL/count_zeros.sv:20$149_Y, B={ 4'0000 $4\zeros[7:0] [3:0] }, Y=$5\zeros[7:0]
      New ports: A=$add$../MODEL/count_zeros.sv:20$149_Y [4:0], B={ 1'0 $4\zeros[7:0] [3:0] }, Y=$5\zeros[7:0] [4:0]
      New connections: $5\zeros[7:0] [7:5] = 3'000
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
    Consolidated identical input bits for $mux cell $procmux$502:
      Old ports: A={ 28'0000000000000000000000000000 $12\counter[31:0] [3:0] }, B=$add$../MODEL/exe_unit.sv:106$97_Y, Y=$13\counter[31:0]
      New ports: A={ 1'0 $12\counter[31:0] [3:0] }, B=$add$../MODEL/exe_unit.sv:106$97_Y [4:0], Y=$13\counter[31:0] [4:0]
      New connections: $13\counter[31:0] [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 2 changes.

10.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.30. Executing OPT_SHARE pass.

10.19.31. Executing OPT_DFF pass (perform DFF optimizations).

10.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 30 unused wires.
<suppressed ~2 debug messages>

10.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~105 debug messages>

10.19.34. Rerunning OPT passes. (Maybe there is more to do..)

10.19.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
    Consolidated identical input bits for $mux cell $procmux$329:
      Old ports: A=$add$../MODEL/count_zeros.sv:24$151_Y, B={ 3'000 $5\zeros[7:0] [4:0] }, Y=$6\zeros[7:0]
      New ports: A=$add$../MODEL/count_zeros.sv:24$151_Y [5:0], B={ 1'0 $5\zeros[7:0] [4:0] }, Y=$6\zeros[7:0] [5:0]
      New connections: $6\zeros[7:0] [7:6] = 2'00
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
    Consolidated identical input bits for $mux cell $procmux$499:
      Old ports: A={ 27'000000000000000000000000000 $13\counter[31:0] [4:0] }, B=$add$../MODEL/exe_unit.sv:106$99_Y, Y=$14\counter[31:0]
      New ports: A={ 1'0 $13\counter[31:0] [4:0] }, B=$add$../MODEL/exe_unit.sv:106$99_Y [5:0], Y=$14\counter[31:0] [5:0]
      New connections: $14\counter[31:0] [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 2 changes.

10.19.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.38. Executing OPT_SHARE pass.

10.19.39. Executing OPT_DFF pass (perform DFF optimizations).

10.19.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 28 unused wires.
<suppressed ~2 debug messages>

10.19.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
<suppressed ~5 debug messages>
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~101 debug messages>

10.19.42. Rerunning OPT passes. (Maybe there is more to do..)

10.19.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
    Consolidated identical input bits for $mux cell $procmux$326:
      Old ports: A=$add$../MODEL/count_zeros.sv:20$153_Y, B={ 2'00 $6\zeros[7:0] [5:0] }, Y=$7\zeros[7:0]
      New ports: A=$add$../MODEL/count_zeros.sv:20$153_Y [6:0], B={ 1'0 $6\zeros[7:0] [5:0] }, Y=$7\zeros[7:0] [6:0]
      New connections: $7\zeros[7:0] [7] = 1'0
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
    Consolidated identical input bits for $mux cell $procmux$496:
      Old ports: A={ 26'00000000000000000000000000 $14\counter[31:0] [5:0] }, B=$add$../MODEL/exe_unit.sv:106$101_Y, Y=$15\counter[31:0]
      New ports: A={ 1'0 $14\counter[31:0] [5:0] }, B=$add$../MODEL/exe_unit.sv:106$101_Y [6:0], Y=$15\counter[31:0] [6:0]
      New connections: $15\counter[31:0] [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 2 changes.

10.19.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.46. Executing OPT_SHARE pass.

10.19.47. Executing OPT_DFF pass (perform DFF optimizations).

10.19.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 26 unused wires.
<suppressed ~2 debug messages>

10.19.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~97 debug messages>

10.19.50. Rerunning OPT passes. (Maybe there is more to do..)

10.19.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
    Consolidated identical input bits for $mux cell $procmux$493:
      Old ports: A={ 25'0000000000000000000000000 $15\counter[31:0] [6:0] }, B=$add$../MODEL/exe_unit.sv:106$103_Y, Y=\counter
      New ports: A={ 1'0 $15\counter[31:0] [6:0] }, B=$add$../MODEL/exe_unit.sv:106$103_Y [7:0], Y=\counter [7:0]
      New connections: \counter [31:8] = 24'000000000000000000000000
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 1 changes.

10.19.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.54. Executing OPT_SHARE pass.

10.19.55. Executing OPT_DFF pass (perform DFF optimizations).

10.19.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

10.19.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~1 debug messages>

10.19.58. Rerunning OPT passes. (Maybe there is more to do..)

10.19.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

10.19.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.62. Executing OPT_SHARE pass.

10.19.63. Executing OPT_DFF pass (perform DFF optimizations).

10.19.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.19.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.
<suppressed ~1 debug messages>

10.19.66. Rerunning OPT passes. (Maybe there is more to do..)

10.19.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exe_unit_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

10.19.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
  Optimizing cells in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
  Optimizing cells in module $paramod\adder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
  Optimizing cells in module \exe_unit_rtl.
Performed a total of 0 changes.

10.19.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.19.70. Executing OPT_SHARE pass.

10.19.71. Executing OPT_DFF pass (perform DFF optimizations).

10.19.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..

10.19.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
Optimizing module exe_unit_rtl.

10.19.74. Finished OPT passes. (There is nothing left to do.)

10.20. Executing TECHMAP pass (map to technology primitives).

10.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.20.2. Continuing TECHMAP pass.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:f99840ec908483ed147148e5b457b3755f98764b$paramod$d21c61fff419f8b6877980d4fcf2e10563ba47ff\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:f99840ec908483ed147148e5b457b3755f98764b$paramod$a1a4fa249770e1efb2c7e65b991a389ff90a216c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$e1270c504307e9914695c839a36c0c6fc6336d88\_90_pmux for cells of type $pmux.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$08c2d337fba0d8fba53e35b89be96dd105931d9e\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~2196 debug messages>

10.21. Executing OPT pass (performing simple optimizations).

10.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
<suppressed ~12 debug messages>
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
<suppressed ~552 debug messages>
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
<suppressed ~1 debug messages>
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
<suppressed ~1 debug messages>
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
<suppressed ~45 debug messages>
Optimizing module exe_unit_rtl.
<suppressed ~262 debug messages>

10.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
<suppressed ~42 debug messages>
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
<suppressed ~135 debug messages>
Removed a total of 60 cells.

10.21.3. Executing OPT_DFF pass (perform DFF optimizations).

10.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 140 unused cells and 1045 unused wires.
<suppressed ~144 debug messages>

10.21.5. Finished fast OPT passes.

10.22. Executing ABC pass (technology mapping using ABC).

10.22.1. Extracting gate netlist of module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval' to `<abc-temp-dir>/input.blif'..
Extracted 56 gates and 77 wires to a netlist network with 21 inputs and 7 outputs.

10.22.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               MUX cells:       27
ABC RESULTS:               NOT cells:       16
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:       11
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:       49
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:        7
Removing temp directory.

10.22.2. Extracting gate netlist of module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder' to `<abc-temp-dir>/input.blif'..
Extracted 72 gates and 96 wires to a netlist network with 24 inputs and 8 outputs.

10.22.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.2.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               MUX cells:       35
ABC RESULTS:               NOT cells:       19
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:       13
ABC RESULTS:               XOR cells:       23
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:        8
Removing temp directory.

10.22.3. Extracting gate netlist of module `$paramod\adder\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 43 gates and 59 wires to a netlist network with 16 inputs and 9 outputs.

10.22.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.3.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

10.22.4. Extracting gate netlist of module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 282 gates and 299 wires to a netlist network with 16 inputs and 8 outputs.

10.22.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       46
ABC RESULTS:               MUX cells:       77
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:       13
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:       30
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:              XNOR cells:       31
ABC RESULTS:               XOR cells:       61
ABC RESULTS:        internal signals:      275
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        8
Removing temp directory.

10.22.5. Extracting gate netlist of module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 14 gates and 23 wires to a netlist network with 8 inputs and 7 outputs.

10.22.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.5.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        7
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

10.22.6. Extracting gate netlist of module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 29 gates and 39 wires to a netlist network with 8 inputs and 3 outputs.

10.22.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       19
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

10.22.7. Extracting gate netlist of module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 26 gates and 34 wires to a netlist network with 8 inputs and 6 outputs.

10.22.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

10.22.8. Extracting gate netlist of module `\exe_unit_rtl' to `<abc-temp-dir>/input.blif'..
Extracted 443 gates and 518 wires to a netlist network with 73 inputs and 12 outputs.

10.22.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.22.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       48
ABC RESULTS:            ANDNOT cells:       73
ABC RESULTS:               MUX cells:       73
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:       19
ABC RESULTS:               NOT cells:       18
ABC RESULTS:                OR cells:      140
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:              XNOR cells:       13
ABC RESULTS:               XOR cells:       14
ABC RESULTS:        internal signals:      433
ABC RESULTS:           input signals:       73
ABC RESULTS:          output signals:       12
Removing temp directory.

10.23. Executing OPT pass (performing simple optimizations).

10.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval.
<suppressed ~26 debug messages>
Optimizing module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder.
<suppressed ~34 debug messages>
Optimizing module $paramod\adder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000.
Optimizing module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000.
<suppressed ~6 debug messages>
Optimizing module exe_unit_rtl.
<suppressed ~14 debug messages>

10.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Finding identical cells in module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Finding identical cells in module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Finding identical cells in module `\exe_unit_rtl'.
Removed a total of 0 cells.

10.23.3. Executing OPT_DFF pass (perform DFF optimizations).

10.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 15 unused cells and 508 unused wires.
<suppressed ~24 debug messages>

10.23.5. Finished fast OPT passes.

10.24. Executing HIERARCHY pass (managing design hierarchy).

10.24.1. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\adder\LEN=s32'00000000000000000000000000001000
Used module:     $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval
Used module:     $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder
Used module:     $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\count_zeros\LEN=s32'00000000000000000000000000001000

10.24.2. Analyzing design hierarchy..
Top module:  \exe_unit_rtl
Used module:     $paramod\adder\LEN=s32'00000000000000000000000000001000
Used module:     $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval
Used module:     $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder
Used module:     $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000
Used module:     $paramod\count_zeros\LEN=s32'00000000000000000000000000001000
Removed 0 unused modules.

10.25. Printing statistics.

=== $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval ===

   Number of wires:                 71
   Number of wire bits:            110
   Number of public wires:           6
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     $_ANDNOT_                       4
     $_MUX_                         27
     $_NOT_                         11
     $_OR_                           2
     $_XNOR_                        11
     $_XOR_                         17

=== $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder ===

   Number of wires:                 88
   Number of wire bits:            139
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 90
     $_ANDNOT_                       4
     $_MUX_                         35
     $_NOT_                         13
     $_OR_                           2
     $_XNOR_                        13
     $_XOR_                         23

=== $paramod\adder\LEN=s32'00000000000000000000000000001000 ===

   Number of wires:                 37
   Number of wire bits:             58
   Number of public wires:           4
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_ANDNOT_                      14
     $_NAND_                         7
     $_NOR_                          3
     $_ORNOT_                        2
     $_XNOR_                         6
     $_XOR_                         10

=== $paramod\count_zeros\LEN=s32'00000000000000000000000000001000 ===

   Number of wires:                278
   Number of wire bits:            306
   Number of public wires:           5
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                281
     $_ANDNOT_                      46
     $_AND_                          1
     $_MUX_                         77
     $_NAND_                         4
     $_NOR_                         13
     $_NOT_                          9
     $_ORNOT_                        9
     $_OR_                          30
     $_XNOR_                        31
     $_XOR_                         61

=== $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000 ===

   Number of wires:                  8
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $_OR_                           7
     $_XOR_                          6

=== $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000 ===

   Number of wires:                 28
   Number of wire bits:             37
   Number of public wires:           2
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $_ANDNOT_                       1
     $_AND_                          1
     $_MUX_                          7
     $_NOR_                          1
     $_OR_                          19

=== $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000 ===

   Number of wires:                 15
   Number of wire bits:             29
   Number of public wires:           2
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_ANDNOT_                       2
     $_MUX_                          6
     $_NOR_                          1
     $_ORNOT_                        1
     $_OR_                           3
     $_XNOR_                         2
     $_XOR_                          4

=== exe_unit_rtl ===

   Number of wires:                416
   Number of wire bits:            515
   Number of public wires:          18
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                417
     $_ANDNOT_                      73
     $_AND_                         48
     $_MUX_                         73
     $_NAND_                         6
     $_NOR_                         19
     $_NOT_                         15
     $_ORNOT_                        9
     $_OR_                         140
     $_XNOR_                        13
     $_XOR_                         14
     $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval      1
     $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder      1
     $paramod\adder\LEN=s32'00000000000000000000000000001000      1
     $paramod\count_zeros\LEN=s32'00000000000000000000000000001000      1
     $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000      1
     $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000      1
     $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000      1

=== design hierarchy ===

   exe_unit_rtl                      1
     $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval      1
     $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder      1
     $paramod\adder\LEN=s32'00000000000000000000000000001000      1
     $paramod\count_zeros\LEN=s32'00000000000000000000000000001000      1
     $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000      1
     $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000      1
     $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000      1

   Number of wires:                941
   Number of wire bits:           1216
   Number of public wires:          45
   Number of public wire bits:     320
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                956
     $_ANDNOT_                     144
     $_AND_                         50
     $_MUX_                        225
     $_NAND_                        17
     $_NOR_                         37
     $_NOT_                         48
     $_ORNOT_                       21
     $_OR_                         203
     $_XNOR_                        76
     $_XOR_                        135

10.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval...
Checking module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder...
Checking module $paramod\adder\LEN=s32'00000000000000000000000000001000...
Checking module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000...
Checking module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000...
Checking module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000...
Checking module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000...
Checking module exe_unit_rtl...
Found and reported 0 problems.

11. Executing ABC pass (technology mapping using ABC).

11.1. Extracting gate netlist of module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval' to `<abc-temp-dir>/input.blif'..
Extracted 72 gates and 93 wires to a netlist network with 21 inputs and 7 outputs.

11.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       28
ABC RESULTS:               XOR cells:       28
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:        7
Removing temp directory.

11.2. Extracting gate netlist of module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder' to `<abc-temp-dir>/input.blif'..
Extracted 90 gates and 114 wires to a netlist network with 24 inputs and 8 outputs.

11.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       36
ABC RESULTS:               XOR cells:       36
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:        8
Removing temp directory.

11.3. Extracting gate netlist of module `$paramod\adder\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 42 gates and 58 wires to a netlist network with 16 inputs and 9 outputs.

11.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       16
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:               XOR cells:       15
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

11.4. Extracting gate netlist of module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 281 gates and 297 wires to a netlist network with 16 inputs and 8 outputs.

11.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       26
ABC RESULTS:               NOT cells:       25
ABC RESULTS:                OR cells:       39
ABC RESULTS:               XOR cells:       32
ABC RESULTS:              ZERO cells:        3
ABC RESULTS:        internal signals:      273
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        8
Removing temp directory.

11.5. Extracting gate netlist of module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 7 outputs.

11.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.5.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        7
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

11.6. Extracting gate netlist of module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 29 gates and 37 wires to a netlist network with 8 inputs and 3 outputs.

11.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       13
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:       23
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

11.7. Extracting gate netlist of module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000' to `<abc-temp-dir>/input.blif'..
Extracted 19 gates and 27 wires to a netlist network with 8 inputs and 6 outputs.

11.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:               XOR cells:        5
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

11.8. Extracting gate netlist of module `\exe_unit_rtl' to `<abc-temp-dir>/input.blif'..
Extracted 410 gates and 483 wires to a netlist network with 73 inputs and 12 outputs.

11.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      177
ABC RESULTS:               NOT cells:       33
ABC RESULTS:                OR cells:      179
ABC RESULTS:               XOR cells:        5
ABC RESULTS:        internal signals:      398
ABC RESULTS:           input signals:       73
ABC RESULTS:          output signals:       12
Removing temp directory.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval..
Finding unused cells or wires in module $paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder..
Finding unused cells or wires in module $paramod\adder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\count_zeros\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\gray_koder2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module $paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000..
Finding unused cells or wires in module \exe_unit_rtl..
Removed 0 unused cells and 1130 unused wires.
<suppressed ~8 debug messages>

13. Executing Verilog backend.
Dumping module `$paramod$01d918334f5fdb256bd1bc92b8dd6ed78a968230\crc_eval'.
Dumping module `$paramod$38252c51adadbb92fc90b03a4fe3ca5a56062348\crc_coder'.
Dumping module `$paramod\adder\LEN=s32'00000000000000000000000000001000'.
Dumping module `$paramod\count_zeros\LEN=s32'00000000000000000000000000001000'.
Dumping module `$paramod\gray_koder2\LEN=s32'00000000000000000000000000001000'.
Dumping module `$paramod\onehot2nkb_encoder\LEN=s32'00000000000000000000000000001000'.
Dumping module `$paramod\sm_to_u2\LEN=s32'00000000000000000000000000001000'.
Dumping module `\exe_unit_rtl'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 8c7e813830, CPU: user 1.52s system 0.04s, MEM: 25.98 MB peak
Yosys 0.11+3 (git sha1 UNKNOWN, gcc 11.2.1 -O2 -fexceptions -fstack-protector-strong -m64 -mtune=generic -fasynchronous-unwind-tables -fstack-clash-protection -fcf-protection -fPIC -Os)
Time spent: 40% 2x abc (0 sec), 16% 42x opt_expr (0 sec), ...
