==============================================================
File generated on Tue Mar 24 14:00:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 103.691 ; gain = 20.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 103.691 ; gain = 20.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 179.859 ; gain = 96.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:180) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 229.789 ; gain = 146.898
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:180) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:180) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 298.777 ; gain = 215.887
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 375.688 ; gain = 292.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.992 seconds; current allocated memory: 313.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 313.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 314.204 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 314.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 314.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 315.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 316.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 318.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 318.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 318.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 318.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 318.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 319.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 319.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 320.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 321.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 321.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 324.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.169 seconds; current allocated memory: 325.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 326.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 327.414 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:01 . Memory (MB): peak = 399.320 ; gain = 316.430
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 61.564 seconds; peak allocated memory: 327.414 MB.
==============================================================
File generated on Tue Mar 24 14:02:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Mar 24 14:14:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.734 ; gain = 19.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.734 ; gain = 19.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 180.070 ; gain = 95.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:180) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 229.805 ; gain = 145.172
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:180) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:180) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 300.055 ; gain = 215.422
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:46 . Memory (MB): peak = 375.211 ; gain = 290.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.625 seconds; current allocated memory: 313.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 314.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 314.221 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 314.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 314.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 315.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 316.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 318.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 318.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 318.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 318.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 318.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 319.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 319.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 320.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 321.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 321.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.641 seconds; current allocated memory: 324.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.318 seconds; current allocated memory: 325.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 326.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 327.419 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:09 . Memory (MB): peak = 399.422 ; gain = 314.789
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 69.766 seconds; peak allocated memory: 327.419 MB.
==============================================================
File generated on Tue Mar 24 14:16:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.484 ; gain = 18.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.484 ; gain = 18.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 179.480 ; gain = 94.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:190) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 222.684 ; gain = 137.664
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:19) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 287.242 ; gain = 202.223
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 336.324 ; gain = 251.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.379 seconds; current allocated memory: 277.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 277.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 277.820 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 278.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 278.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 278.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 279.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 279.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 279.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 280.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 280.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 281.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 281.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 282.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.273 seconds; current allocated memory: 283.654 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 347.164 ; gain = 262.145
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 53.772 seconds; peak allocated memory: 283.654 MB.
==============================================================
File generated on Tue Mar 24 14:19:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 103.355 ; gain = 18.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 103.355 ; gain = 18.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 179.660 ; gain = 94.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:190) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 222.441 ; gain = 137.770
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:19) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 287.289 ; gain = 202.617
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 336.758 ; gain = 252.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.461 seconds; current allocated memory: 277.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 277.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 277.821 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 278.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 278.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 278.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 279.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 279.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 279.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 280.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 280.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 281.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 281.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 282.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 283.655 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:48 . Memory (MB): peak = 347.074 ; gain = 262.402
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 47.674 seconds; peak allocated memory: 283.655 MB.
==============================================================
File generated on Tue Mar 24 14:20:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Mar 24 14:20:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Mar 24 14:30:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.676 ; gain = 18.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.676 ; gain = 18.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 179.633 ; gain = 94.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:190) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 221.434 ; gain = 136.020
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:19) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 286.719 ; gain = 201.305
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 336.633 ; gain = 251.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.414 seconds; current allocated memory: 277.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 277.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 277.821 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 278.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 278.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 278.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 279.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 279.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 279.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 280.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 280.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 281.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 281.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 282.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 283.655 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 346.820 ; gain = 261.406
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 36.397 seconds; peak allocated memory: 283.655 MB.
==============================================================
File generated on Tue Mar 24 14:32:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 103.621 ; gain = 18.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 103.621 ; gain = 18.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 179.930 ; gain = 94.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:190) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 221.492 ; gain = 136.293
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:18) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 287.148 ; gain = 201.949
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 336.293 ; gain = 251.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.58 seconds; current allocated memory: 277.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 277.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 277.805 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 278.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 278.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 278.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 279.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 279.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 279.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 280.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 280.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 281.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 281.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 282.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.073 seconds; current allocated memory: 283.639 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 346.680 ; gain = 261.480
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 38.076 seconds; peak allocated memory: 283.639 MB.
==============================================================
File generated on Tue Mar 24 14:35:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.758 ; gain = 19.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.758 ; gain = 19.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.875 ; gain = 95.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:190) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 222.051 ; gain = 137.469
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:18) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 286.094 ; gain = 201.512
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 336.227 ; gain = 251.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.42 seconds; current allocated memory: 277.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 277.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 277.805 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 278.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 278.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 278.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 279.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 279.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 279.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 280.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 280.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 281.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 281.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 282.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 283.638 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 346.500 ; gain = 261.918
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 35.577 seconds; peak allocated memory: 283.638 MB.
==============================================================
File generated on Tue Mar 24 14:38:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.844 ; gain = 18.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.844 ; gain = 18.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 180.508 ; gain = 95.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:190) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 221.535 ; gain = 136.543
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:18) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 287.953 ; gain = 202.961
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 337.363 ; gain = 252.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.44 seconds; current allocated memory: 277.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 277.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 277.805 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 278.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 278.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 278.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 279.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 279.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 279.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 280.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 280.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 281.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 281.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 282.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 283.639 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 347.328 ; gain = 262.336
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 40.229 seconds; peak allocated memory: 283.639 MB.
==============================================================
File generated on Tue Mar 24 14:44:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from otsu_threshold/src/otsu_threshold.cpp:1:
In file included from otsu_threshold/src/otsu_threshold.cpp:1:
otsu_threshold/src/otsu_threshold.h:181:48: error: use of undeclared identifier 'scale'; did you mean 'Scale'?
    ap_uint<8> val = sr_cast<ap_uint<8> > (sum*scale);
...
==============================================================
File generated on Tue Mar 24 14:44:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.660 ; gain = 19.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.660 ; gain = 19.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:40).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:79).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:82).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:106).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:109).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:112).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:123).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:41).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:80).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:83).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:107).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:110).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:123).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 178.504 ; gain = 94.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 229.246 ; gain = 144.789
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:58) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:38) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:69) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:81) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:58:10) to (otsu_threshold/src/otsu_threshold.h:57:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:26) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 298.961 ; gain = 214.504
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:20).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 372.965 ; gain = 288.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.25 seconds; current allocated memory: 312.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 312.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 313.046 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 313.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 313.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 313.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_normalize'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 315.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 317.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.025 seconds; current allocated memory: 317.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 317.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 317.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 318.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 318.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 318.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 319.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 320.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 320.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_pixel_probability' to 'Threshold_pixel_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 323.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.382 seconds; current allocated memory: 325.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 325.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 326.939 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Threshold_pixel_pg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 398.621 ; gain = 314.164
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 49.48 seconds; peak allocated memory: 326.939 MB.
==============================================================
File generated on Tue Mar 24 14:50:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.523 ; gain = 18.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.523 ; gain = 18.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:40).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:79).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:82).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:106).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:109).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:112).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:123).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:41).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:80).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:83).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:107).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:110).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:123).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 180.375 ; gain = 95.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 230.039 ; gain = 144.828
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:58) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:38) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:69) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:81) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:58:10) to (otsu_threshold/src/otsu_threshold.h:57:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:159:4) to (otsu_threshold/src/otsu_threshold.h:157:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:197) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 298.930 ; gain = 213.719
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:20).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 374.457 ; gain = 289.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.964 seconds; current allocated memory: 313.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 314.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 314.250 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 314.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 314.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 315.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 316.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 318.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 318.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 318.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 318.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 319.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 319.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 319.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 320.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 321.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 321.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 324.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.261 seconds; current allocated memory: 325.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 326.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 327.713 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 399.215 ; gain = 314.004
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 48.202 seconds; peak allocated memory: 327.713 MB.
==============================================================
File generated on Tue Mar 24 14:58:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.465 ; gain = 18.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.465 ; gain = 18.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:36).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:66).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:75).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:78).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:91).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:105).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:108).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:119).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:37).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:76).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:79).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:106).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:109).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:119).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 179.949 ; gain = 95.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:187) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 230.395 ; gain = 145.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:54) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:34) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:65) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:77) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:187) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:54:10) to (otsu_threshold/src/otsu_threshold.h:53:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:148:4) to (otsu_threshold/src/otsu_threshold.h:146:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:187) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 299.836 ; gain = 215.238
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:20).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 375.543 ; gain = 290.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.758 seconds; current allocated memory: 313.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 314.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 314.237 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 314.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 314.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 315.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 316.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 318.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 318.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 318.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 318.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 319.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 319.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 319.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 320.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 321.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 321.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 324.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.276 seconds; current allocated memory: 325.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 326.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.146 seconds; current allocated memory: 327.694 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 399.539 ; gain = 314.941
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 48.524 seconds; peak allocated memory: 327.694 MB.
==============================================================
File generated on Tue Mar 24 14:59:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Mar 24 16:04:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.676 ; gain = 18.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.676 ; gain = 18.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 179.418 ; gain = 94.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 230.066 ; gain = 145.195
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 299.918 ; gain = 215.047
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 375.816 ; gain = 290.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.498 seconds; current allocated memory: 313.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 314.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 314.235 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 314.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 314.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 315.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 316.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 318.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.075 seconds; current allocated memory: 318.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 318.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 318.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 319.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 319.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 319.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 320.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 321.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 321.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 324.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.531 seconds; current allocated memory: 325.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 326.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 327.742 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 399.328 ; gain = 314.457
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 63.027 seconds; peak allocated memory: 327.742 MB.
==============================================================
File generated on Tue Mar 24 16:05:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.547 ; gain = 18.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.547 ; gain = 18.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 180.492 ; gain = 95.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 229.668 ; gain = 144.352
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 300.492 ; gain = 215.176
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 375.301 ; gain = 289.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.444 seconds; current allocated memory: 313.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 314.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 314.235 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 314.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 314.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 315.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 316.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 318.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 318.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 318.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 318.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 319.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 319.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 319.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 320.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 321.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 321.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 324.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.533 seconds; current allocated memory: 325.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 326.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 327.742 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 399.477 ; gain = 314.160
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 51.891 seconds; peak allocated memory: 327.742 MB.
==============================================================
File generated on Tue Mar 24 16:06:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.613 ; gain = 18.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.613 ; gain = 18.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 179.910 ; gain = 94.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 229.113 ; gain = 144.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 298.621 ; gain = 213.613
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 375.355 ; gain = 290.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.417 seconds; current allocated memory: 313.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 314.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 314.235 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 314.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 314.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 315.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 316.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 318.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 318.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 318.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 318.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 319.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 319.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 319.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 320.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 321.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 321.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 324.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.469 seconds; current allocated memory: 325.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 326.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 327.742 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 399.625 ; gain = 314.617
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 52.092 seconds; peak allocated memory: 327.742 MB.
==============================================================
File generated on Tue Mar 24 16:07:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Mar 24 17:42:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.648 ; gain = 18.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.648 ; gain = 18.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 180.258 ; gain = 95.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 230.348 ; gain = 145.504
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 300.203 ; gain = 215.359
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 375.207 ; gain = 290.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.071 seconds; current allocated memory: 313.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 314.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 314.235 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 314.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 314.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 315.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 316.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 318.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 318.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 318.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 318.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 319.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 319.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 319.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 320.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 321.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 321.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 324.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.461 seconds; current allocated memory: 325.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 326.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 327.742 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 400.035 ; gain = 315.191
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 61.011 seconds; peak allocated memory: 327.742 MB.
==============================================================
File generated on Tue Mar 24 17:44:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Mar 24 18:17:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.723 ; gain = 18.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.723 ; gain = 18.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 179.594 ; gain = 94.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 230.176 ; gain = 145.449
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 299.711 ; gain = 214.984
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 375.176 ; gain = 290.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.984 seconds; current allocated memory: 313.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 314.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 314.235 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 314.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 314.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 315.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 316.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 318.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 318.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 318.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 318.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 319.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 319.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 319.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 320.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 321.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 321.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 324.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.492 seconds; current allocated memory: 325.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 326.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 327.742 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 398.988 ; gain = 314.262
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 61.23 seconds; peak allocated memory: 327.742 MB.
==============================================================
File generated on Tue Mar 24 18:18:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Mar 24 18:22:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 24 18:23:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 24 18:28:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 24 18:52:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.785 ; gain = 19.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.785 ; gain = 19.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 180.238 ; gain = 95.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 230.453 ; gain = 145.684
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:182) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 299.609 ; gain = 214.840
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 375.824 ; gain = 291.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.978 seconds; current allocated memory: 313.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 314.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 314.299 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 314.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 314.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 315.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 316.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 318.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 318.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 318.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 318.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 319.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 319.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 320.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 320.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 321.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 322.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 324.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.443 seconds; current allocated memory: 325.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 326.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 327.838 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 399.973 ; gain = 315.203
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 60.338 seconds; peak allocated memory: 327.838 MB.
==============================================================
File generated on Tue Mar 24 18:54:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Mar 25 09:15:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 09:19:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 09:20:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 09:22:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 09:22:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 09:23:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 09:24:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 09:47:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 09:49:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 09:50:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 09:51:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:00:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:01:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:02:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:05:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:05:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:08:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:09:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:18:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:19:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:21:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:27:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:32:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:32:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:34:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:42:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:42:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:47:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 10:51:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.590 ; gain = 18.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.590 ; gain = 18.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 179.977 ; gain = 95.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 229.586 ; gain = 144.621
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:140:4) to (otsu_threshold/src/otsu_threshold.h:138:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 300.594 ; gain = 215.629
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 375.832 ; gain = 290.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.517 seconds; current allocated memory: 314.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 314.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 314.385 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 314.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 315.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 315.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 316.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 318.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 318.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 318.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 319.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 319.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 319.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 320.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 320.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 321.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 322.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 324.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.454 seconds; current allocated memory: 326.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 326.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 328.081 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 400.008 ; gain = 315.043
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 59.882 seconds; peak allocated memory: 328.081 MB.
==============================================================
File generated on Wed Mar 25 10:53:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.727 ; gain = 19.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.727 ; gain = 19.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 179.688 ; gain = 95.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 229.930 ; gain = 145.387
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:140:4) to (otsu_threshold/src/otsu_threshold.h:138:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 299.492 ; gain = 214.949
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 375.734 ; gain = 291.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.019 seconds; current allocated memory: 314.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 314.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 314.384 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 314.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 315.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 315.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 316.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 318.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 318.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 318.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 319.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 319.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 319.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 320.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 320.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 321.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 322.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 324.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.362 seconds; current allocated memory: 326.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 326.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 328.080 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 400.133 ; gain = 315.590
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 57.358 seconds; peak allocated memory: 328.080 MB.
==============================================================
File generated on Wed Mar 25 10:55:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Mar 25 11:32:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.910 ; gain = 19.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.910 ; gain = 19.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::getval' into 'hls::Window<1, 8, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::getval' into 'hls::Window<1, 8, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 181.480 ; gain = 96.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 229.766 ; gain = 144.965
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:140:4) to (otsu_threshold/src/otsu_threshold.h:138:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 301.766 ; gain = 216.965
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 375.855 ; gain = 291.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.802 seconds; current allocated memory: 314.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 314.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 314.828 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 315.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 315.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 315.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_53_i') to 'select' operation ('addr_win_val_V_0_0_2') (combination delay: 10.872 ns) to honor II or Latency constraint in region 'loop_width'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (11.338ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Threshold' consists of the following:
	'load' operation ('addr_win.val[0].V[1]') on local variable 'addr_win.val[0].V[1]' [78]  (0 ns)
	'icmp' operation ('tmp_53_i', otsu_threshold/src/otsu_threshold.h:60) [111]  (1.31 ns)
	'or' operation ('sel_tmp6_demorgan', otsu_threshold/src/otsu_threshold.h:60) [124]  (0.8 ns)
	'xor' operation ('sel_tmp6', otsu_threshold/src/otsu_threshold.h:60) [125]  (0 ns)
	'and' operation ('sel_tmp7', otsu_threshold/src/otsu_threshold.h:60) [126]  (0.8 ns)
	'or' operation ('tmp_4', otsu_threshold/src/otsu_threshold.h:60) [128]  (0.8 ns)
	'select' operation ('sel_tmp8', otsu_threshold/src/otsu_threshold.h:60) [129]  (0.836 ns)
	'select' operation ('sel_tmp10', otsu_threshold/src/otsu_threshold.h:60) [138]  (0.836 ns)
	'select' operation ('p_3_i', otsu_threshold/src/otsu_threshold.h:60) [147]  (0.836 ns)
	'add' operation ('ret.V', otsu_threshold/src/otsu_threshold.h:76) [151]  (0.997 ns)
	'icmp' operation ('tmp_87_i', otsu_threshold/src/otsu_threshold.h:82) [152]  (0.965 ns)
	'select' operation ('p_0361_2_be_i', otsu_threshold/src/otsu_threshold.h:82) [155]  (0 ns)
	'select' operation ('p_0361_2_be_1_i', otsu_threshold/src/otsu_threshold.h:82) [160]  (0.448 ns)
	'select' operation ('p_0361_2_be_2_i', otsu_threshold/src/otsu_threshold.h:82) [165]  (0 ns)
	'select' operation ('addr_V_3_0361_2_be_s', otsu_threshold/src/otsu_threshold.h:82) [170]  (0.448 ns)
	'select' operation ('p_0361_2_be_4_i', otsu_threshold/src/otsu_threshold.h:82) [175]  (0 ns)
	'select' operation ('p_0361_2_be_5_i', otsu_threshold/src/otsu_threshold.h:82) [180]  (0.448 ns)
	'select' operation ('p_0361_2_be_6_i', otsu_threshold/src/otsu_threshold.h:82) [185]  (0.448 ns)
	'select' operation ('storemerge_i', otsu_threshold/src/otsu_threshold.h:98) [194]  (0 ns)
	'select' operation ('sel_tmp18', otsu_threshold/src/otsu_threshold.h:98) [200]  (0.448 ns)
	'select' operation ('addr_win_val_V_0_0_2', otsu_threshold/src/otsu_threshold.h:98) [201]  (0.448 ns)
	'store' operation (otsu_threshold/src/otsu_threshold.h:98) of variable 'addr_win_val_V_0_0_2', otsu_threshold/src/otsu_threshold.h:98 on local variable 'addr_win.val[0].V[1]' [223]  (0.466 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 317.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 319.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.409 seconds; current allocated memory: 319.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 319.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 320.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 320.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 320.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 321.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 321.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 322.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 323.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mux_83_20_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_threspcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threspcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 326.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 3.076 seconds; current allocated memory: 327.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 328.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColotde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 329.753 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshoqcK_U(start_for_ThreshoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColorcU_U(start_for_CvtColorcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIsc4_U(start_for_Mat2AXIsc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColotde_U(start_for_CvtColotde)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 403.086 ; gain = 318.285
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 64.808 seconds; peak allocated memory: 329.753 MB.
==============================================================
File generated on Wed Mar 25 11:35:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.727 ; gain = 19.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.727 ; gain = 19.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::getval' into 'hls::Window<1, 8, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::getval' into 'hls::Window<1, 8, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 8, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 180.082 ; gain = 95.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 229.473 ; gain = 144.941
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:140:4) to (otsu_threshold/src/otsu_threshold.h:138:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 299.797 ; gain = 215.266
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 376.266 ; gain = 291.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.579 seconds; current allocated memory: 314.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 314.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 314.828 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 315.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 315.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 315.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_53_i') to 'select' operation ('addr_win_val_V_0_0_2') (combination delay: 10.872 ns) to honor II or Latency constraint in region 'loop_width'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (11.338ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Threshold' consists of the following:
	'load' operation ('addr_win.val[0].V[1]') on local variable 'addr_win.val[0].V[1]' [78]  (0 ns)
	'icmp' operation ('tmp_53_i', otsu_threshold/src/otsu_threshold.h:60) [111]  (1.31 ns)
	'or' operation ('sel_tmp6_demorgan', otsu_threshold/src/otsu_threshold.h:60) [124]  (0.8 ns)
	'xor' operation ('sel_tmp6', otsu_threshold/src/otsu_threshold.h:60) [125]  (0 ns)
	'and' operation ('sel_tmp7', otsu_threshold/src/otsu_threshold.h:60) [126]  (0.8 ns)
	'or' operation ('tmp_4', otsu_threshold/src/otsu_threshold.h:60) [128]  (0.8 ns)
	'select' operation ('sel_tmp8', otsu_threshold/src/otsu_threshold.h:60) [129]  (0.836 ns)
	'select' operation ('sel_tmp10', otsu_threshold/src/otsu_threshold.h:60) [138]  (0.836 ns)
	'select' operation ('p_3_i', otsu_threshold/src/otsu_threshold.h:60) [147]  (0.836 ns)
	'add' operation ('ret.V', otsu_threshold/src/otsu_threshold.h:76) [151]  (0.997 ns)
	'icmp' operation ('tmp_87_i', otsu_threshold/src/otsu_threshold.h:82) [152]  (0.965 ns)
	'select' operation ('p_0361_2_be_i', otsu_threshold/src/otsu_threshold.h:82) [155]  (0 ns)
	'select' operation ('p_0361_2_be_1_i', otsu_threshold/src/otsu_threshold.h:82) [160]  (0.448 ns)
	'select' operation ('p_0361_2_be_2_i', otsu_threshold/src/otsu_threshold.h:82) [165]  (0 ns)
	'select' operation ('addr_V_3_0361_2_be_s', otsu_threshold/src/otsu_threshold.h:82) [170]  (0.448 ns)
	'select' operation ('p_0361_2_be_4_i', otsu_threshold/src/otsu_threshold.h:82) [175]  (0 ns)
	'select' operation ('p_0361_2_be_5_i', otsu_threshold/src/otsu_threshold.h:82) [180]  (0.448 ns)
	'select' operation ('p_0361_2_be_6_i', otsu_threshold/src/otsu_threshold.h:82) [185]  (0.448 ns)
	'select' operation ('storemerge_i', otsu_threshold/src/otsu_threshold.h:98) [194]  (0 ns)
	'select' operation ('sel_tmp18', otsu_threshold/src/otsu_threshold.h:98) [200]  (0.448 ns)
	'select' operation ('addr_win_val_V_0_0_2', otsu_threshold/src/otsu_threshold.h:98) [201]  (0.448 ns)
	'store' operation (otsu_threshold/src/otsu_threshold.h:98) of variable 'addr_win_val_V_0_0_2', otsu_threshold/src/otsu_threshold.h:98 on local variable 'addr_win.val[0].V[1]' [223]  (0.466 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 317.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 319.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.118 seconds; current allocated memory: 319.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 319.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 320.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 320.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 320.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 321.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 321.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 322.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 323.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mux_83_20_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_threspcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threspcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 326.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 3.223 seconds; current allocated memory: 327.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 328.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColotde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 329.753 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshoqcK_U(start_for_ThreshoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColorcU_U(start_for_CvtColorcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIsc4_U(start_for_Mat2AXIsc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColotde_U(start_for_CvtColotde)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 403.145 ; gain = 318.613
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 53.453 seconds; peak allocated memory: 329.753 MB.
==============================================================
File generated on Wed Mar 25 11:36:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 11:39:06 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 103.961 ; gain = 19.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 103.961 ; gain = 19.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::getval' into 'hls::Window<1, 128, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<20> >::getval' into 'hls::Window<1, 128, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 128, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 180.289 ; gain = 95.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 230.633 ; gain = 145.938
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) accessed through non-constant indices on dimension 1 (otsu_threshold/src/otsu_threshold.h:113:11), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) accessed through non-constant indices on dimension 1 (otsu_threshold/src/otsu_threshold.h:113:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:140:4) to (otsu_threshold/src/otsu_threshold.h:138:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 307.270 ; gain = 222.574
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:30)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 398.320 ; gain = 313.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.401 seconds; current allocated memory: 333.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 333.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 333.596 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 333.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 334.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 334.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.976 seconds; current allocated memory: 347.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.182 seconds; current allocated memory: 354.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.119 seconds; current allocated memory: 355.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 355.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 355.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 355.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 355.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 356.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 357.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 358.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 358.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mux_1287_20_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_threspcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threspcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 2.353 seconds; current allocated memory: 370.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 8.051 seconds; current allocated memory: 371.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 372.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColotde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 373.910 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshoqcK_U(start_for_ThreshoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColorcU_U(start_for_CvtColorcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIsc4_U(start_for_Mat2AXIsc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColotde_U(start_for_CvtColotde)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:15 . Memory (MB): peak = 471.902 ; gain = 387.207
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 74.817 seconds; peak allocated memory: 373.910 MB.
==============================================================
File generated on Wed Mar 25 11:40:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Mar 25 14:13:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.688 ; gain = 18.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.688 ; gain = 18.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::getval' into 'hls::Window<1, 2, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::getval' into 'hls::Window<1, 2, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 2, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 180.129 ; gain = 95.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 229.516 ; gain = 144.484
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (otsu_threshold/src/otsu_threshold.h:112) in function 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (otsu_threshold/src/otsu_threshold.h:111) in function 'hls::Threshold<0, 0, 800, 1024, 256>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (otsu_threshold/src/otsu_threshold.h:111) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:140:4) to (otsu_threshold/src/otsu_threshold.h:138:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 299.625 ; gain = 214.594
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 375.449 ; gain = 290.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.49 seconds; current allocated memory: 313.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 313.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 314.077 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 314.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 314.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 314.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 316.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 317.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 318.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 318.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 318.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 318.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 318.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 319.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 319.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 320.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 321.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 323.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.439 seconds; current allocated memory: 324.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 325.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 326.887 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 397.504 ; gain = 312.473
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 63.994 seconds; peak allocated memory: 326.887 MB.
==============================================================
File generated on Wed Mar 25 14:14:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Mar 25 14:38:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 14:41:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 14:43:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 14:53:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 14:54:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 14:56:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:00:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:04:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:05:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:11:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:13:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:14:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:16:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:24:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 15:31:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:32:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:38:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 15:41:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 15:43:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:46:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 15:50:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.844 ; gain = 19.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.844 ; gain = 19.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 180.625 ; gain = 96.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:191) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 223.820 ; gain = 139.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:19) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 288.578 ; gain = 203.996
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 337.918 ; gain = 253.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.594 seconds; current allocated memory: 279.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 279.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 279.531 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 279.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 280.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 280.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 280.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 281.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 281.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 281.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 282.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 283.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 284.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.194 seconds; current allocated memory: 285.334 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:49 . Memory (MB): peak = 348.266 ; gain = 263.684
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 49.512 seconds; peak allocated memory: 285.334 MB.
==============================================================
File generated on Wed Mar 25 15:57:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.781 ; gain = 18.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.781 ; gain = 18.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 180.594 ; gain = 95.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:191) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 223.027 ; gain = 137.820
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:19) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 288.891 ; gain = 203.684
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 338.148 ; gain = 252.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.477 seconds; current allocated memory: 279.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 279.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 279.531 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 279.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 280.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 280.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 280.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 281.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 281.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 281.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 282.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 283.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 283.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 284.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 285.334 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 348.652 ; gain = 263.445
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 42.204 seconds; peak allocated memory: 285.334 MB.
==============================================================
File generated on Wed Mar 25 15:58:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Mar 25 16:53:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.805 ; gain = 19.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.805 ; gain = 19.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 180.027 ; gain = 95.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:191) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 222.555 ; gain = 137.938
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:19) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 288.750 ; gain = 204.133
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 337.164 ; gain = 252.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.618 seconds; current allocated memory: 277.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 277.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 278.014 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 278.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 278.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 278.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 279.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 279.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 280.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 280.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 280.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 281.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 282.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 282.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.298 seconds; current allocated memory: 283.832 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 347.656 ; gain = 263.039
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 38.939 seconds; peak allocated memory: 283.832 MB.
==============================================================
File generated on Wed Mar 25 16:55:29 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.855 ; gain = 18.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.855 ; gain = 18.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::getval' into 'hls::Window<1, 4, ap_uint<32> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 180.223 ; gain = 95.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'Otsu_threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:191) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 221.723 ; gain = 136.543
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'img_2.data_stream[0].V' (otsu_threshold/src/otsu_threshold.cpp:19) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 287.676 ; gain = 202.496
WARNING: [XFORM 203-561] 'Loop-4' in function 'hls::Threshold<0, 0, 800, 1024, 256>' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:19:30)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc' to 'Block_Mat.exit45_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 337.309 ; gain = 252.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.766 seconds; current allocated memory: 278.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 278.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 278.565 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 278.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 279.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 279.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 279.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 280.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 280.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 280.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 281.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 282.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 282.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 283.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColog8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ov5640_otsu_threshold/OUTPUT_STREAM_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 284.383 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c14_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 347.633 ; gain = 262.453
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 38.838 seconds; peak allocated memory: 284.383 MB.
==============================================================
File generated on Wed Mar 25 16:58:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.965 ; gain = 19.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.965 ; gain = 19.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::getval' into 'hls::Window<1, 4, ap_uint<32> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:33).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:34).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:60).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:69).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:85).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:86).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 182.145 ; gain = 97.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<32> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<32>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 233.109 ; gain = 148.266
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:48) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:31) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:59) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:71) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:20) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<32> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<32>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<32> >::operator()'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:48:10) to (otsu_threshold/src/otsu_threshold.h:47:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:140:7) to (otsu_threshold/src/otsu_threshold.h:138:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<32> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:181) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 301.414 ; gain = 216.570
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 378.484 ; gain = 293.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.312 seconds; current allocated memory: 316.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 317.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 317.228 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 317.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 317.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 318.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_53_2_i') to 'select' operation ('addr_win_val_V_0_0_2') (combination delay: 8.934 ns) to honor II or Latency constraint in region 'loop_width'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Threshold' consists of the following:
	'load' operation ('addr_win.val[0].V[1]') on local variable 'addr_win.val[0].V[1]' [58]  (0 ns)
	'icmp' operation ('tmp_53_i', otsu_threshold/src/otsu_threshold.h:60) [84]  (1.97 ns)
	'or' operation ('sel_tmp6_demorgan', otsu_threshold/src/otsu_threshold.h:60) [93]  (0 ns)
	'xor' operation ('sel_tmp6', otsu_threshold/src/otsu_threshold.h:60) [94]  (0 ns)
	'and' operation ('sel_tmp7', otsu_threshold/src/otsu_threshold.h:60) [95]  (0.8 ns)
	'or' operation ('tmp_4', otsu_threshold/src/otsu_threshold.h:60) [97]  (0.8 ns)
	'select' operation ('p_7_i', otsu_threshold/src/otsu_threshold.h:60) [98]  (0.8 ns)
	'add' operation ('ret.V', otsu_threshold/src/otsu_threshold.h:76) [102]  (0.768 ns)
	'icmp' operation ('tmp_81_1_i', otsu_threshold/src/otsu_threshold.h:76) [108]  (0.98 ns)
	'select' operation ('addr_V_1_0361_2_be_s', otsu_threshold/src/otsu_threshold.h:82) [111]  (0.705 ns)
	'select' operation ('p_0361_2_be_2_i', otsu_threshold/src/otsu_threshold.h:82) [116]  (0.705 ns)
	'select' operation ('storemerge_i', otsu_threshold/src/otsu_threshold.h:98) [125]  (0 ns)
	'select' operation ('sel_tmp8', otsu_threshold/src/otsu_threshold.h:98) [131]  (0.705 ns)
	'select' operation ('addr_win_val_V_0_0_2', otsu_threshold/src/otsu_threshold.h:98) [132]  (0.705 ns)
	'store' operation (otsu_threshold/src/otsu_threshold.h:98) of variable 'addr_win_val_V_0_0_2', otsu_threshold/src/otsu_threshold.h:98 on local variable 'addr_win.val[0].V[1]' [144]  (0.466 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.067 seconds; current allocated memory: 319.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 321.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 321.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 321.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 321.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 322.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 322.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 323.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 323.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 324.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 325.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 327.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.526 seconds; current allocated memory: 328.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 329.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_Threshoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColorcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 330.895 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Threshoocq_U(start_for_Threshoocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColopcA_U(start_for_CvtColopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIqcK_U(start_for_Mat2AXIqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColorcU_U(start_for_CvtColorcU)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 403.453 ; gain = 318.609
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 53.276 seconds; peak allocated memory: 330.895 MB.
==============================================================
File generated on Wed Mar 25 17:01:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:14:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:16:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:23:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:24:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:27:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:28:06 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.629 ; gain = 18.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.629 ; gain = 18.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:40).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:79).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:82).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:106).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:109).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:112).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:123).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:41).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:80).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:83).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:107).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:110).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:123).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.582 ; gain = 94.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 229.543 ; gain = 144.742
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:58) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:38) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:69) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:81) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:58:10) to (otsu_threshold/src/otsu_threshold.h:57:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:26) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 298.883 ; gain = 214.082
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:20).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 372.813 ; gain = 288.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.75 seconds; current allocated memory: 312.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 312.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 313.125 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 313.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 313.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 314.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_normalize'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 315.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 317.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 317.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 317.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 317.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 318.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 318.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 319.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 319.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 320.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 321.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_pixel_probability' to 'Threshold_pixel_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 323.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.569 seconds; current allocated memory: 325.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 325.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 327.050 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Threshold_pixel_pg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 399.254 ; gain = 314.453
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 51.088 seconds; peak allocated memory: 327.050 MB.
==============================================================
File generated on Wed Mar 25 17:29:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:40:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:47:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 17:50:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.742 ; gain = 39.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 103.742 ; gain = 39.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:40).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:70).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:79).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:82).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:106).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:109).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:112).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:123).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:41).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:80).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:83).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:107).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:110).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:113).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:123).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 179.668 ; gain = 115.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 229.523 ; gain = 165.023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:58) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:38) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:69) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:81) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:17) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:21) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:58:10) to (otsu_threshold/src/otsu_threshold.h:57:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:141:4) to (otsu_threshold/src/otsu_threshold.h:139:26) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:169) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 298.633 ; gain = 234.133
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:20).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 373.973 ; gain = 309.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.368 seconds; current allocated memory: 312.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 312.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 313.141 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 313.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 313.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 314.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_normalize'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 315.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 317.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 317.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 317.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 317.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 318.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 318.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 319.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 319.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 320.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 320.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_pixel_probability' to 'Threshold_pixel_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 323.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.246 seconds; current allocated memory: 325.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 325.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 327.034 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Threshold_pixel_pg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 399.395 ; gain = 334.895
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 58.878 seconds; peak allocated memory: 327.034 MB.
==============================================================
File generated on Wed Mar 25 17:51:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Mar 25 18:01:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 18:07:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 18:10:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 25 18:11:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 18:29:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Mar 25 18:30:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.609 ; gain = 18.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.609 ; gain = 18.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:36).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:64).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:75).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:91).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:97).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:105).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:115).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:37).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:73).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:76).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:89).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:103).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:106).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:115).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 180.684 ; gain = 96.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:188) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 228.711 ; gain = 144.051
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:52) in function 'hls::Threshold<0, 0, 800, 1024, 256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:34) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:63) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:74) in function 'hls::Threshold<0, 0, 800, 1024, 256>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<ap_uint<8>, float>' into 'hls::Threshold<0, 0, 800, 1024, 256>' (otsu_threshold/src/otsu_threshold.h:188) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024, 256>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:52:10) to (otsu_threshold/src/otsu_threshold.h:51:36) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:148:4) to (otsu_threshold/src/otsu_threshold.h:146:27) in function 'hls::Threshold<0, 0, 800, 1024, 256>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::Threshold<0, 0, 800, 1024, 256>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/otsu_threshold.h:188) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 299.711 ; gain = 215.051
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024, 256>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:17:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hls::data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:18).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 375.742 ; gain = 291.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.049 seconds; current allocated memory: 314.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 314.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 314.409 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 314.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 315.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 315.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 316.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 318.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 318.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 318.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 319.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 319.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 319.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 320.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 320.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 321.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 322.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold_hls_data_V' to 'Threshold_hls_dateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_uitofp_32ns_32_4_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fpext_32ns_64_1_1' to 'ov5640_otsu_thresmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_thresncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_thresocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.036 seconds; current allocated memory: 324.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 2.421 seconds; current allocated memory: 326.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 326.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_ThreshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColosc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 328.077 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hls_dateOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oufYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshopcA_U(start_for_ThreshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIrcU_U(start_for_Mat2AXIrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColosc4_U(start_for_CvtColosc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 399.625 ; gain = 314.965
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 58.823 seconds; peak allocated memory: 328.077 MB.
==============================================================
File generated on Wed Mar 25 18:31:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Mar 25 19:30:06 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Mar 29 09:29:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 29 10:58:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 29 11:13:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 29 11:27:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 29 11:43:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 29 11:45:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:30:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from otsu_threshold/src/otsu_threshold.cpp:1:
In file included from otsu_threshold/src/otsu_threshold.cpp:1:
otsu_threshold/src/otsu_threshold.h:14:1: error: expected ')'
{
^
otsu_threshold/src/otsu_threshold.h:10:15: note: to match this '('
void Threshold(
              ^
otsu_threshold/src/otsu_threshold.h:192:24: error: use of undeclared identifier 'threshold'; did you mean 'Threshold'?
 Threshold(_src, _dst, threshold);
                       ^~~~~~~~~
                       Threshold
otsu_threshold/src/otsu_threshold.h:10:6: note: 'Threshold' declared here
void Threshold(
     ^
otsu_threshold/src/otsu_threshold.h:192:2: error: no matching function for call to 'Threshold'
 Threshold(_src, _dst, threshold);
 ^~~~~~~~~
otsu_threshold/src/otsu_threshold.cpp:29:2: note: in instantiation of function template specialization 'hls::Otsu_threshold<0, 0, 800, 1024>' requested here
 hls::Otsu_threshold<(((0) & ((1 << 11) - 1)) + (((1)-1) << 11)),(((0) & ((1 << 11) - 1)) + (((1)-1) << 11)),800,1024>(img_1,img_2);
 ^
otsu_threshold/src/otsu_threshold.h:10:6: note: candidate function [with SRC_T = 0, DST_T = 0, ROW = 800, COL = 1024] not viable: no overload of 'Threshold' matching 'ap_uint<8>' for 3rd argument
void Threshold(
     ^
F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1465:6: note: candidate function template not viable: requires 5 arguments, but 3 were provided
void Threshold(
     ^
3 errors generated.
==============================================================
File generated on Mon Mar 30 10:31:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from otsu_threshold/src/otsu_threshold.cpp:1:
In file included from otsu_threshold/src/otsu_threshold.cpp:1:
otsu_threshold/src/otsu_threshold.h:18:48: error: use of undeclared identifier 'N'
    ap_uint<BitWidth<ROW*COL>::Value> hist_out[N];
                                               ^
otsu_threshold/src/otsu_threshold.h:39:19: error: use of undeclared identifier 'N'
    for(int i=0;i<N;i++) {
                  ^
otsu_threshold/src/otsu_threshold.h:119:35: error: use of undeclared identifier 'N'
    loop_normalize: for(int i=0;i<N;i++){
                                  ^
3 errors generated.
==============================================================
File generated on Mon Mar 30 10:32:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from otsu_threshold/src/otsu_threshold.cpp:1:
In file included from otsu_threshold/src/otsu_threshold.cpp:1:
otsu_threshold/src/otsu_threshold.h:39:19: error: use of undeclared identifier 'N'
    for(int i=0;i<N;i++) {
                  ^
otsu_threshold/src/otsu_threshold.h:119:35: error: use of undeclared identifier 'N'
    loop_normalize: for(int i=0;i<N;i++){
                                  ^
2 errors generated.
==============================================================
File generated on Mon Mar 30 10:33:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from otsu_threshold/src/otsu_threshold.cpp:1:
In file included from otsu_threshold/src/otsu_threshold.cpp:1:
otsu_threshold/src/otsu_threshold.h:119:35: error: use of undeclared identifier 'N'
    loop_normalize: for(int i=0;i<N;i++){
                                  ^
1 error generated.
==============================================================
File generated on Mon Mar 30 10:33:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.672 ; gain = 18.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 103.672 ; gain = 18.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:35).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:63).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:74).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:87).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:90).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:101).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:36).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:75).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:91).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:105).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 165.188 ; gain = 79.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 203.789 ; gain = 118.535
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:51) in function 'hls::Threshold<0, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:33) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:62) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:73) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024>65'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:51:10) to (otsu_threshold/src/otsu_threshold.h:50:36) in function 'hls::Threshold<0, 0, 800, 1024>65'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:119:32) in function 'hls::Threshold<0, 0, 800, 1024>65'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 269.020 ; gain = 183.766
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024>65' to 'Threshold65' (otsu_threshold/src/otsu_threshold.h:18:35)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:18).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 339.223 ; gain = 253.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.016 seconds; current allocated memory: 280.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 280.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 280.720 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 281.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 281.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 281.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 282.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 282.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 282.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 282.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 283.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 283.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 283.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 284.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 284.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 285.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 285.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Threshold65_hist_out_V' to 'Threshold65_hist_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold65'.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 286.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 287.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 288.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold65_U0' to 'start_for_ThreshofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 289.234 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold65_hist_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ThreshofYi_U(start_for_ThreshofYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColog8j_U(start_for_CvtColog8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIhbi_U(start_for_Mat2AXIhbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoibs_U(start_for_CvtColoibs)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 354.367 ; gain = 269.113
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 52.859 seconds; peak allocated memory: 289.234 MB.
==============================================================
File generated on Mon Mar 30 10:36:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:38:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:39:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:42:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:43:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:44:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:45:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:47:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:50:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:51:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:53:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:54:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:55:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:56:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 10:57:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Mar 30 11:00:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.969 ; gain = 19.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 103.969 ; gain = 19.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:35).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:63).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:74).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:87).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:90).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:101).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:36).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:75).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:91).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:105).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 164.949 ; gain = 80.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 204.992 ; gain = 120.234
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:51) in function 'hls::Threshold<0, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:33) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:62) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:73) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:51:10) to (otsu_threshold/src/otsu_threshold.h:50:36) in function 'hls::Threshold<0, 0, 800, 1024>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:147:4) to (otsu_threshold/src/otsu_threshold.h:145:27) in function 'hls::Threshold<0, 0, 800, 1024>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 268.414 ; gain = 183.656
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:18:46)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:18).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 338.926 ; gain = 254.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.103 seconds; current allocated memory: 280.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 280.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 280.774 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 281.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 281.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 281.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 282.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 283.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 283.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 284.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 284.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 284.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 284.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 285.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 285.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 286.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 287.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hls_threshold_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 288.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 1.786 seconds; current allocated memory: 289.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 290.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_Threshomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColopcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 291.596 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Threshomb6_U(start_for_Threshomb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoncg_U(start_for_CvtColoncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIocq_U(start_for_Mat2AXIocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColopcA_U(start_for_CvtColopcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 358.629 ; gain = 273.871
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 46.413 seconds; peak allocated memory: 291.596 MB.
==============================================================
File generated on Mon Mar 30 11:01:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.848 ; gain = 19.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 103.848 ; gain = 19.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:35).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:63).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:74).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:87).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:90).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:101).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:36).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:75).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:91).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:105).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 165.082 ; gain = 80.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 205.020 ; gain = 120.215
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:51) in function 'hls::Threshold<0, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:33) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:62) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:73) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:51:10) to (otsu_threshold/src/otsu_threshold.h:50:36) in function 'hls::Threshold<0, 0, 800, 1024>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:147:4) to (otsu_threshold/src/otsu_threshold.h:145:27) in function 'hls::Threshold<0, 0, 800, 1024>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 268.867 ; gain = 184.063
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:18:46)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:18).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 339.258 ; gain = 254.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.761 seconds; current allocated memory: 280.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 280.774 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 281.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 281.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 281.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 282.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 283.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 283.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 284.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 284.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 284.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 284.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 285.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 285.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 286.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 287.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hls_threshold_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 288.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 1.643 seconds; current allocated memory: 289.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 290.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_Threshomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColopcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 291.596 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Threshomb6_U(start_for_Threshomb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoncg_U(start_for_CvtColoncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIocq_U(start_for_Mat2AXIocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColopcA_U(start_for_CvtColopcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 358.953 ; gain = 274.148
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 46.299 seconds; peak allocated memory: 291.596 MB.
==============================================================
File generated on Mon Mar 30 11:02:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.887 ; gain = 18.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.887 ; gain = 18.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:35).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:63).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:74).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:87).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:90).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:101).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:36).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:75).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:91).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:105).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 164.840 ; gain = 79.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 204.961 ; gain = 119.625
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:51) in function 'hls::Threshold<0, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:33) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:62) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:73) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:51:10) to (otsu_threshold/src/otsu_threshold.h:50:36) in function 'hls::Threshold<0, 0, 800, 1024>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:147:4) to (otsu_threshold/src/otsu_threshold.h:145:27) in function 'hls::Threshold<0, 0, 800, 1024>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 267.879 ; gain = 182.543
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:18:46)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:18).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 338.680 ; gain = 253.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.418 seconds; current allocated memory: 280.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 280.774 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 281.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 281.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 281.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 282.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 283.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 283.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 284.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 284.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 284.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 284.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 285.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 285.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 286.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 287.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hls_threshold_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 288.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 1.586 seconds; current allocated memory: 289.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 290.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_Threshomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColopcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 291.596 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Threshomb6_U(start_for_Threshomb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoncg_U(start_for_CvtColoncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIocq_U(start_for_Mat2AXIocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColopcA_U(start_for_CvtColopcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 358.770 ; gain = 273.434
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 45.612 seconds; peak allocated memory: 291.596 MB.
==============================================================
File generated on Mon Mar 30 11:11:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'otsu_threshold/src/otsu_threshold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.746 ; gain = 19.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.746 ; gain = 19.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<800, 1024, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<800, 1024, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::init' into 'hls::Mat<800, 1024, 4096>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::init' into 'hls::Mat<800, 1024, 0>::Mat.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::write' into 'hls::Mat<800, 1024, 4096>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::read' into 'hls::Mat<800, 1024, 4096>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::write' into 'hls::Mat<800, 1024, 0>::operator<<' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::getval' into 'hls::Window<1, 4, ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:35).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:63).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:74).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:87).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:90).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:96).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:98).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:101).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:104).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<8> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::getval' into 'hls::Window<1, 4, ap_uint<20> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:36).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:72).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:75).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:88).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:91).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:95).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:102).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:105).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 4, ap_uint<20> >::operator()' into 'hls::Threshold<0, 0, 800, 1024>' (otsu_threshold/src/otsu_threshold.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::Otsu_threshold<0, 0, 800, 1024>' into 'ov5640_otsu_threshold' (otsu_threshold/src/otsu_threshold.cpp:29).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::read' into 'hls::Mat<800, 1024, 0>::operator>>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<800, 1024, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 165.039 ; gain = 80.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 205.465 ; gain = 120.898
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (otsu_threshold/src/otsu_threshold.h:51) in function 'hls::Threshold<0, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (otsu_threshold/src/otsu_threshold.h:33) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (otsu_threshold/src/otsu_threshold.h:62) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (otsu_threshold/src/otsu_threshold.h:73) in function 'hls::Threshold<0, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (otsu_threshold/src/otsu_threshold.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr_win.val.V' (otsu_threshold/src/otsu_threshold.h:16) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'hist_win.val.V' (otsu_threshold/src/otsu_threshold.h:19) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_otsu_threshold', detected/extracted 6 process function(s): 
	 'Block_Mat.exit49_proc'
	 'hls::AXIvideo2Mat<24, 800, 1024, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>'
	 'hls::Threshold<0, 0, 800, 1024>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>'
	 'hls::Mat2AXIvideo<24, 800, 1024, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:51:10) to (otsu_threshold/src/otsu_threshold.h:50:36) in function 'hls::Threshold<0, 0, 800, 1024>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (otsu_threshold/src/otsu_threshold.h:147:4) to (otsu_threshold/src/otsu_threshold.h:145:27) in function 'hls::Threshold<0, 0, 800, 1024>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 269.223 ; gain = 184.656
WARNING: [XFORM 203-631] Renaming function 'hls::Threshold<0, 0, 800, 1024>' to 'Threshold' (otsu_threshold/src/otsu_threshold.h:18:46)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 800, 1024, 4096>' to 'Mat2AXIvideo' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 800, 1024>' to 'CvtColor' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 800, 1024>' to 'CvtColor.1' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 800, 1024, 4096>' to 'AXIvideo2Mat' (F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit49_proc' to 'Block_Mat.exit49_pro' (otsu_threshold/src/otsu_threshold.cpp:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist_out.V' (otsu_threshold/src/otsu_threshold.h:18).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 339.871 ; gain = 255.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ov5640_otsu_threshold' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit49_pro' to 'Block_Mat_exit49_pro'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.878 seconds; current allocated memory: 280.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 280.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 280.773 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 281.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.386ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1495->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (2.82 ns)
	'add' operation of DSP[51] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (2.73 ns)
	'add' operation of DSP[53] ('ret.V', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->F:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 281.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 281.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 282.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 283.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 283.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 284.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 284.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 284.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 284.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 285.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit49_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit49_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 285.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 286.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_22ns_8ns_29_1_1' to 'ov5640_otsu_thresbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_23ns_8ns_29ns_30_1_1' to 'ov5640_otsu_threscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mac_muladd_20ns_8ns_29ns_29_1_1' to 'ov5640_otsu_thresdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 287.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hls_threshold_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Threshold_hist_out_V' to 'Threshold_hist_oueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fsub_32ns_32ns_32_4_full_dsp_1' to 'ov5640_otsu_thresg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fmul_32ns_32ns_32_3_max_dsp_1' to 'ov5640_otsu_threshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fdiv_32ns_32ns_32_12_1' to 'ov5640_otsu_thresibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_sitofp_32ns_32_4_1' to 'ov5640_otsu_thresjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_fcmp_32ns_32ns_1_1_1' to 'ov5640_otsu_threskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_otsu_threshold_mul_mul_20ns_9ns_29_1_1' to 'ov5640_otsu_threslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threshbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresibs': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_thresjbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_otsu_threslbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 288.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 289.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 290.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_otsu_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_otsu_threshold/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_otsu_threshold' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'rows' and 'cols' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Threshold_U0' to 'start_for_Threshomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColopcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_otsu_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 291.580 MB.
INFO: [RTMG 210-278] Implementing memory 'Threshold_hist_oueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Threshomb6_U(start_for_Threshomb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoncg_U(start_for_CvtColoncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIocq_U(start_for_Mat2AXIocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColopcA_U(start_for_CvtColopcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 359.414 ; gain = 274.848
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_otsu_threshold.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_otsu_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_otsu_threshold.
INFO: [HLS 200-112] Total elapsed time: 51.852 seconds; peak allocated memory: 291.580 MB.
==============================================================
File generated on Mon Mar 30 11:12:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Mar 31 10:26:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 31 10:30:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 31 10:37:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 31 10:48:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 31 11:50:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 31 11:52:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Mar 31 16:58:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
