#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Sep  2 14:37:02 2017
# Process ID: 17433
# Current directory: /media/udit01/files/practice/DSpractice/CustomStackLinkedList
# Command line: vivado
# Log file: /media/udit01/files/practice/DSpractice/CustomStackLinkedList/vivado.log
# Journal file: /media/udit01/files/practice/DSpractice/CustomStackLinkedList/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/udit01/files/opt/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 5987.891 ; gain = 67.207 ; free physical = 120 ; free virtual = 10758
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  2 14:45:47 2017...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 6056.945 ; gain = 0.000 ; free physical = 231 ; free virtual = 10467
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test failure. Please check the waveform
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6109.504 ; gain = 43.840 ; free physical = 178 ; free virtual = 10455
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 6109.504 ; gain = 52.559 ; free physical = 179 ; free virtual = 10456
add_bp {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd} 120
remove_bps -file {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd} -line 120
run 1100 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files  -fileset sim_1 /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/Downloads/lab5_gcd_tb.vhd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_behav xil_defaultlib.lab5_gcd -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd
Built simulation snapshot lab5_gcd_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  2 14:51:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_behav -key {Behavioral:sim_1:Functional:lab5_gcd} -tclbatch {lab5_gcd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6138.707 ; gain = 26.145 ; free physical = 534 ; free virtual = 10521
add_force {/lab5_gcd/a_i} -radix hex {88 0ns}
add_force {/lab5_gcd/b_i} -radix hex {1 0ns}
add_force {/lab5_gcd/b_i} -radix hex {11 0ns}
add_force {/lab5_gcd/push_i} -radix bin {1 4ns} -cancel_after 5ns
add_force {/lab5_gcd/pushbutton} -radix bin {1 0ns}
add_force {/lab5_gcd/clk} -radix bin {1 0ns} {0 5ps} -repeat_every 10ps
run 1100 ns
save_wave_config {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg
set_property xsim.view /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg [get_filesets sim_1]
add_force {/lab5_gcd/push_i} -radix bin {1 0ns} {0 500ps} -repeat_every 1000ps
run 1100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_behav xil_defaultlib.lab5_gcd -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd
Built simulation snapshot lab5_gcd_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  2 15:14:07 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_behav -key {Behavioral:sim_1:Functional:lab5_gcd} -tclbatch {lab5_gcd.tcl} -view {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg
source lab5_gcd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6171.043 ; gain = 0.000 ; free physical = 492 ; free virtual = 10194
add_force {/lab5_gcd/a_i} -radix hex {88 0ns}
add_force {/lab5_gcd/b_i} -radix hex {11 0ns}
add_force {/lab5_gcd/push_i} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/lab5_gcd/clk} -radix hex {1 0ns} {0 5ps} -repeat_every 10ps
run 1100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_behav xil_defaultlib.lab5_gcd -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd
Built simulation snapshot lab5_gcd_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  2 15:18:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_behav -key {Behavioral:sim_1:Functional:lab5_gcd} -tclbatch {lab5_gcd.tcl} -view {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg
source lab5_gcd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab5_gcd/a_i} -radix hex {88 0ns}
add_force {/lab5_gcd/b_i} -radix hex {11 0ns}
add_force {/lab5_gcd/push_i} -radix bin {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/lab5_gcd/clk} -radix bin {1 0ns} {0 5ps} -repeat_every 10ps
run 1100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_behav xil_defaultlib.lab5_gcd -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd
Built simulation snapshot lab5_gcd_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  2 15:23:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_behav -key {Behavioral:sim_1:Functional:lab5_gcd} -tclbatch {lab5_gcd.tcl} -view {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg
source lab5_gcd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab5_gcd/a_i} -radix hex {88 0ns}
add_force {/lab5_gcd/b_i} -radix hex {11 0ns}
add_force {/lab5_gcd/push_i} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/lab5_gcd/clk} -radix hex {1 0ns} {0 5ps} -repeat_every 10ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
add_force {/lab5_gcd/push_i} -radix hex {0 0ns}
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
run 1100 ps
save_wave_config {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_behav xil_defaultlib.lab5_gcd -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd
Built simulation snapshot lab5_gcd_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 22:55:14 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6243.148 ; gain = 0.000 ; free physical = 796 ; free virtual = 10287
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_behav -key {Behavioral:sim_1:Functional:lab5_gcd} -tclbatch {lab5_gcd.tcl} -view {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg
source lab5_gcd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 6246.836 ; gain = 3.688 ; free physical = 781 ; free virtual = 10283
add_force {/lab5_gcd/a_i} -radix hex {88 0ns}
add_force {/lab5_gcd/b_i} -radix hex {11 0ns}
add_force {/lab5_gcd/push_i} -radix hex {1 20ns} {0 70000ps} -repeat_every 100000ps
add_force {/lab5_gcd/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/lab5_gcd/push_i} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 1100 ns
add_force {/lab5_gcd/push_i} -radix bin {0 0ns}
run 100 ns
add_force {/lab5_gcd/a_i} -radix hex {11 0ns}
add_force {/lab5_gcd/push_i} -radix hex {1 50ns} -cancel_after 150ns
run 300 ns
add_force {/lab5_gcd/pushbutton} -radix hex {1 0ns}
run 300 ns
add_force {/lab5_gcd/a_i} -radix hex {77 0ns}
run 300 ns
add_force {/lab5_gcd/push_i} -radix hex {1 10ns} -cancel_after 20ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_behav xil_defaultlib.lab5_gcd -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd
Built simulation snapshot lab5_gcd_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 23:11:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_behav -key {Behavioral:sim_1:Functional:lab5_gcd} -tclbatch {lab5_gcd.tcl} -view {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg
source lab5_gcd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab5_gcd/a_i} -radix hex {88 0ns}
add_force {/lab5_gcd/b_i} -radix hex {11 0ns}
add_force {/lab5_gcd/push_i} -radix hex {1 15ns} -cancel_after 20ns
add_force {/lab5_gcd/pushbutton} -radix hex {1 0ns}
add_force {/lab5_gcd/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 300 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /media/udit01/files/linuxDownloads/FINAL/lab5_gcd_tb.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_behav xil_defaultlib.lab5_gcd -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd
Built simulation snapshot lab5_gcd_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 23:17:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_behav -key {Behavioral:sim_1:Functional:lab5_gcd} -tclbatch {lab5_gcd.tcl} -view {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg
source lab5_gcd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
run 1200 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/udit01/Desktop/215/lab5_gcd_tb.vhd
update_compile_order -fileset sim_1
remove_files  /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd
remove_files  -fileset sim_1 /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
remove_files  /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd
update_compile_order -fileset sim_1
remove_files  -fileset sim_1 /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/FINAL/lab5_gcd_tb.vhd
remove_files  -fileset sim_1 /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd_behav.wcfg
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse /home/udit01/Desktop/215/lab5_gcd_tb.vhd
add_files -norecurse {/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd}
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 23:21:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1200 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 23:29:29 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1200 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 23:30:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1200 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:10:36 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6791.773 ; gain = 0.000 ; free physical = 1114 ; free virtual = 9951
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Incorrect cathode value
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Incorrect cathode value
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 6791.984 ; gain = 0.211 ; free physical = 1096 ; free virtual = 9942
run 1200 ns
Error: Incorrect cathode value
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Test failure. Please check the waveform
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd
set_property is_enabled false [get_files  /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/215/lab5_gcd_tb.vhd]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /media/udit01/files/linuxDownloads/lab5_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:16:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1200 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:17:32 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1200 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:18:33 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6920.047 ; gain = 0.211 ; free physical = 516 ; free virtual = 9408
run 1200 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:19:29 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Incorrect cathode value0
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1200 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:22:59 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Incorrect cathode value0
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 170 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value0
Time: 190 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 510 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1200 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:30:48 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1200 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:45:45 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6976.137 ; gain = 0.266 ; free physical = 830 ; free virtual = 9667
run 1500 ns
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 1130 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 1200 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 1210 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 1220 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 1230 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 1240 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 1250 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 1260 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 1270 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1280 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1290 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1300 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1310 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1400 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1440 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
run 1500 ns
run 1500 ns
run 1500 ns
run 1500 ns
run 1500 ns
run 1500 ns
run 1500 ns
run 1500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:05 . Memory (MB): peak = 232.227 ; gain = 0.000 ; free physical = 837 ; free virtual = 9674
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:49:25 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7020.859 ; gain = 0.000 ; free physical = 908 ; free virtual = 9745
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7021.070 ; gain = 0.211 ; free physical = 909 ; free virtual = 9746
run 1500 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 14:57:38 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1500 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
ERROR: [VRFC 10-91] a0 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:101]
ERROR: [VRFC 10-283] actual of formal out port a0 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:101]
ERROR: [VRFC 10-91] a1 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:102]
ERROR: [VRFC 10-283] actual of formal out port a1 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:102]
ERROR: [VRFC 10-91] b0 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:103]
ERROR: [VRFC 10-283] actual of formal out port b0 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:103]
ERROR: [VRFC 10-91] b1 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:104]
ERROR: [VRFC 10-283] actual of formal out port b1 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:104]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
ERROR: [VRFC 10-1412] syntax error near OUT [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:79]
ERROR: [VRFC 10-91] a0 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:106]
ERROR: [VRFC 10-283] actual of formal out port a0 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:106]
ERROR: [VRFC 10-91] a1 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:107]
ERROR: [VRFC 10-283] actual of formal out port a1 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:107]
ERROR: [VRFC 10-91] b0 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:108]
ERROR: [VRFC 10-283] actual of formal out port b0 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:108]
ERROR: [VRFC 10-91] b1 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:109]
ERROR: [VRFC 10-283] actual of formal out port b1 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:109]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:116]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:116]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:118]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:118]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:138]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:138]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:141]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:141]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:143]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:143]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
ERROR: [VRFC 10-1412] syntax error near OUT [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:79]
ERROR: [VRFC 10-91] a0 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:106]
ERROR: [VRFC 10-283] actual of formal out port a0 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:106]
ERROR: [VRFC 10-91] a1 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:107]
ERROR: [VRFC 10-283] actual of formal out port a1 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:107]
ERROR: [VRFC 10-91] b0 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:108]
ERROR: [VRFC 10-283] actual of formal out port b0 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:108]
ERROR: [VRFC 10-91] b1 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:109]
ERROR: [VRFC 10-283] actual of formal out port b1 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:109]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:116]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:116]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:118]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:118]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:138]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:138]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:141]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:141]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:143]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:143]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
run all
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
ERROR: [VRFC 10-1412] syntax error near OUT [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:79]
ERROR: [VRFC 10-91] a0 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:106]
ERROR: [VRFC 10-283] actual of formal out port a0 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:106]
ERROR: [VRFC 10-91] a1 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:107]
ERROR: [VRFC 10-283] actual of formal out port a1 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:107]
ERROR: [VRFC 10-91] b0 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:108]
ERROR: [VRFC 10-283] actual of formal out port b0 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:108]
ERROR: [VRFC 10-91] b1 is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:109]
ERROR: [VRFC 10-283] actual of formal out port b1 cannot be an expression [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:109]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:116]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:116]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:118]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:118]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:138]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:138]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:141]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:141]
ERROR: [VRFC 10-91] clk_period is not declared [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:143]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd:143]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7092.895 ; gain = 0.000 ; free physical = 183 ; free virtual = 9314
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 15:04:33 2017...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 7092.895 ; gain = 0.000 ; free physical = 232 ; free virtual = 9353
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 7119.117 ; gain = 26.223 ; free physical = 212 ; free virtual = 9344
run 1500 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 7134.914 ; gain = 0.016 ; free physical = 149 ; free virtual = 8469
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 7134.914 ; gain = 0.000 ; free physical = 257 ; free virtual = 8587
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 15:12:44 2017...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 7134.914 ; gain = 0.000 ; free physical = 261 ; free virtual = 8620
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 7135.125 ; gain = 0.211 ; free physical = 215 ; free virtual = 8612
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:18 . Memory (MB): peak = 7135.125 ; gain = 0.211 ; free physical = 215 ; free virtual = 8612
run 1500 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 7150.930 ; gain = 0.020 ; free physical = 333 ; free virtual = 9105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 15:14:51 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 7150.930 ; gain = 0.000 ; free physical = 218 ; free virtual = 9185
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 0 := Test failure. Please check the waveform3
Time: 160 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 7150.930 ; gain = 0.000 ; free physical = 214 ; free virtual = 9182
run 1500 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Sep  4 15:33:53 2017] Launched synth_1...
Run output will be captured here: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.runs/synth_1/runme.log
[Mon Sep  4 15:33:53 2017] Launched impl_1...
Run output will be captured here: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_gcd_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab5_gcd_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/imports/1SEPT/lab4_seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INV4_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity OR6_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB16CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity D2_4E_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity M2_1_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity CB2CE_HXILINX_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Gcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Fcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ecathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Dcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Ccathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Bcathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Acathode_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity binary_to_7_segment_display_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity msb_of_counter_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity bit4_to_bus_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity Multiplexer_16to4_MUSER_lab4_seven_segment_display
INFO: [VRFC 10-307] analyzing entity lab4_seven_segment_display
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sources_1/new/lab5_gcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter32bit
INFO: [VRFC 10-307] analyzing entity lab5_gcd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab5_gcd_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/udit01/files/opt/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 89f93dd96d2b4071ae571b1130427e45 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab5_gcd_tb_behav xil_defaultlib.lab5_gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.CB16CE_HXILINX_lab4_seven_segment_display [cb16ce_hxilinx_lab4_seven_segmen...]
Compiling architecture m2_1_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.M2_1_HXILINX_lab4_seven_segment_display [m2_1_hxilinx_lab4_seven_segment_...]
Compiling architecture behavioral of entity xil_defaultlib.CB2CE_HXILINX_lab4_seven_segment_display [cb2ce_hxilinx_lab4_seven_segment...]
Compiling architecture d2_4e_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.D2_4E_HXILINX_lab4_seven_segment_display [d2_4e_hxilinx_lab4_seven_segment...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture and2_v of entity unisim.AND2 [and2_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture or4_v of entity unisim.OR4 [or4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_16to4_MUSER_lab4_seven_segment_display [multiplexer_16to4_muser_lab4_sev...]
Compiling architecture inv4_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.INV4_HXILINX_lab4_seven_segment_display [inv4_hxilinx_lab4_seven_segment_...]
Compiling architecture buf_v of entity unisim.BUF [buf_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_to_bus_MUSER_lab4_seven_segment_display [bit4_to_bus_muser_lab4_seven_seg...]
Compiling architecture behavioral of entity xil_defaultlib.msb_of_counter_MUSER_lab4_seven_segment_display [msb_of_counter_muser_lab4_seven_...]
Compiling architecture or6_hxilinx_lab4_seven_segment_display_v of entity xil_defaultlib.OR6_HXILINX_lab4_seven_segment_display [or6_hxilinx_lab4_seven_segment_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture and2b2_v of entity unisim.AND2B2 [and2b2_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture and2b1_v of entity unisim.AND2B1 [and2b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture and3b1_v of entity unisim.AND3B1 [and3b1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture and3b2_v of entity unisim.AND3B2 [and3b2_default]
Compiling architecture behavioral of entity xil_defaultlib.Acathode_MUSER_lab4_seven_segment_display [acathode_muser_lab4_seven_segmen...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture or5_v of entity unisim.OR5 [or5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture and3b3_v of entity unisim.AND3B3 [and3b3_default]
Compiling architecture behavioral of entity xil_defaultlib.Bcathode_MUSER_lab4_seven_segment_display [bcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ccathode_MUSER_lab4_seven_segment_display [ccathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Dcathode_MUSER_lab4_seven_segment_display [dcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Ecathode_MUSER_lab4_seven_segment_display [ecathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Fcathode_MUSER_lab4_seven_segment_display [fcathode_muser_lab4_seven_segmen...]
Compiling architecture behavioral of entity xil_defaultlib.Gcathode_MUSER_lab4_seven_segment_display [gcathode_muser_lab4_seven_segmen...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_7_segment_display_MUSER_lab4_seven_segment_display [binary_to_7_segment_display_muse...]
Compiling architecture behavioral of entity xil_defaultlib.lab4_seven_segment_display [lab4_seven_segment_display_defau...]
Compiling architecture behavioral of entity xil_defaultlib.counter32bit [counter32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.lab5_gcd [lab5_gcd_default]
Compiling architecture behavior of entity xil_defaultlib.lab5_gcd_tb
Built simulation snapshot lab5_gcd_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav/xsim.dir/lab5_gcd_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep  4 15:38:40 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7178.066 ; gain = 0.000 ; free physical = 497 ; free virtual = 9599
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_gcd_tb_behav -key {Behavioral:sim_1:Functional:lab5_gcd_tb} -tclbatch {lab5_gcd_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab5_gcd_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error test 1 := Test failure. Please check the waveform3
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 480 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 490 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value1
Time: 500 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 2 :=Test failure. Please check the waveform3
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 800 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 810 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 820 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value2
Time: 830 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 900 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 910 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 920 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value3
Time: 930 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 940 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 950 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 960 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value4
Time: 970 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 980 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 990 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Incorrect cathode value5
Time: 1 us  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_gcd_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 7183.051 ; gain = 4.984 ; free physical = 491 ; free virtual = 9594
run 1500 ns
Error: Incorrect cathode value5
Time: 1010 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 4 :=Test failure. Please check the waveform3
Time: 1100 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 5 :=Test failure. Please check the waveform3
Time: 1140 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Error test 6 :=Test failure. Please check the waveform3
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
Error: Something wrong, try again
Time: 1180 ns  Iteration: 0  Process: /lab5_gcd_tb/stim_proc  File: /home/udit01/Desktop/215/lab5_gcd/lab5_gcd/lab5_gcd.srcs/sim_1/imports/linuxDownloads/lab5_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  4 15:51:57 2017...
