
*** Running vivado
    with args -log FFT32_pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT32_pipeline.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May  7 22:09:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source FFT32_pipeline.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 514.820 ; gain = 197.875
Command: read_checkpoint -auto_incremental -incremental C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_FFT32_pipeline_v2/DSP_in_VLSI_HW5_FFT32_pipeline_v2.srcs/utils_1/imports/synth_1/FFT32_pipeline.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_FFT32_pipeline_v2/DSP_in_VLSI_HW5_FFT32_pipeline_v2.srcs/utils_1/imports/synth_1/FFT32_pipeline.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FFT32_pipeline -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Device 21-9227] Part: xc7a200tfbg676-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1427.754 ; gain = 453.727
---------------------------------------------------------------------------------
WARNING: [Synth 8-10940] macro 'WORD_LEN' is redefined [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/commutator.v:1]
WARNING: [Synth 8-10940] macro 'WORD_LEN' is redefined [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:3]
INFO: [Synth 8-6157] synthesizing module 'FFT32_pipeline' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/FFT32_pipeline.v:6]
INFO: [Synth 8-6157] synthesizing module 'commutator' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/commutator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'commutator' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/commutator.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay_element' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
	Parameter DELAY bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_element' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
INFO: [Synth 8-6157] synthesizing module 'butterfly_unit' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/butterfly_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_unit' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/butterfly_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'ROM32' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/ROM32.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ROM32' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/ROM32.v:5]
INFO: [Synth 8-6157] synthesizing module 'twiddle_mul' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/twiddle_mul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'twiddle_mul' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/twiddle_mul.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay_element__parameterized0' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
	Parameter DELAY bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_element__parameterized0' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM16' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/ROM16.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ROM16' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/ROM16.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'i_addr' does not match port width (3) of module 'ROM16' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/FFT32_pipeline.v:265]
INFO: [Synth 8-6157] synthesizing module 'delay_element__parameterized1' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
	Parameter DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_element__parameterized1' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM8' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/ROM8.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ROM8' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/ROM8.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'i_addr' does not match port width (2) of module 'ROM8' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/FFT32_pipeline.v:367]
INFO: [Synth 8-6157] synthesizing module 'delay_element__parameterized2' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_element__parameterized2' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM4' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/ROM4.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ROM4' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/ROM4.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'i_addr' does not match port width (1) of module 'ROM4' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/FFT32_pipeline.v:471]
INFO: [Synth 8-6157] synthesizing module 'delay_element__parameterized3' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_element__parameterized3' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/delay_element.v:6]
INFO: [Synth 8-6157] synthesizing module 'pin_pon_buffer' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/pin_pon_buffer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pin_pon_buffer' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/pin_pon_buffer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT32_pipeline' (0#1) [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/RTL/FFT32_pipeline.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.566 ; gain = 577.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.566 ; gain = 577.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.566 ; gain = 577.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1551.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_FFT32_pipeline_v2/constraint/DSP_in_VLSI_HW5.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_FFT32_pipeline_v2/constraint/DSP_in_VLSI_HW5.xdc:2]
Finished Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_FFT32_pipeline_v2/constraint/DSP_in_VLSI_HW5.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1647.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1647.059 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 10    
	   3 Input   12 Bit       Adders := 10    
	   2 Input   11 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 64    
	               11 Bit    Registers := 140   
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   22 Bit        Muxes := 11    
	   2 Input   11 Bit        Muxes := 60    
	   5 Input   11 Bit        Muxes := 2     
	   3 Input   11 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP prod_arbr, operation Mode is: A*B.
DSP Report: operator prod_arbr is absorbed into DSP prod_arbr.
DSP Report: Generating DSP result_re, operation Mode is: PCIN-A*B.
DSP Report: operator result_re is absorbed into DSP result_re.
DSP Report: operator prod_aibi is absorbed into DSP result_re.
DSP Report: Generating DSP prod_arbi, operation Mode is: A*B.
DSP Report: operator prod_arbi is absorbed into DSP prod_arbi.
DSP Report: Generating DSP result_im, operation Mode is: PCIN+A*B.
DSP Report: operator result_im is absorbed into DSP result_im.
DSP Report: operator prod_aibr is absorbed into DSP result_im.
DSP Report: Generating DSP prod_arbr, operation Mode is: A*B.
DSP Report: operator prod_arbr is absorbed into DSP prod_arbr.
DSP Report: Generating DSP result_re, operation Mode is: PCIN-A*B.
DSP Report: operator result_re is absorbed into DSP result_re.
DSP Report: operator prod_aibi is absorbed into DSP result_re.
DSP Report: Generating DSP prod_arbi, operation Mode is: A*B.
DSP Report: operator prod_arbi is absorbed into DSP prod_arbi.
DSP Report: Generating DSP result_im, operation Mode is: PCIN+A*B.
DSP Report: operator result_im is absorbed into DSP result_im.
DSP Report: operator prod_aibr is absorbed into DSP result_im.
DSP Report: Generating DSP prod_arbr, operation Mode is: A*B.
DSP Report: operator prod_arbr is absorbed into DSP prod_arbr.
DSP Report: Generating DSP result_re, operation Mode is: PCIN-A*B.
DSP Report: operator result_re is absorbed into DSP result_re.
DSP Report: operator prod_aibi is absorbed into DSP result_re.
DSP Report: Generating DSP prod_arbi, operation Mode is: A*B.
DSP Report: operator prod_arbi is absorbed into DSP prod_arbi.
DSP Report: Generating DSP result_im, operation Mode is: PCIN+A*B.
DSP Report: operator result_im is absorbed into DSP result_im.
DSP Report: operator prod_aibr is absorbed into DSP result_im.
DSP Report: Generating DSP prod_arbr, operation Mode is: A*B.
DSP Report: operator prod_arbr is absorbed into DSP prod_arbr.
DSP Report: Generating DSP result_re, operation Mode is: PCIN-A*B.
DSP Report: operator result_re is absorbed into DSP result_re.
DSP Report: operator prod_aibi is absorbed into DSP result_re.
DSP Report: Generating DSP prod_arbi, operation Mode is: A*B.
DSP Report: operator prod_arbi is absorbed into DSP prod_arbi.
DSP Report: Generating DSP result_im, operation Mode is: PCIN+A*B.
DSP Report: operator result_im is absorbed into DSP result_im.
DSP Report: operator prod_aibr is absorbed into DSP result_im.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
 Sort Area is  prod_arbr_0 : 0 0 : 912 1976 : Used 1 time 0
 Sort Area is  prod_arbr_0 : 0 1 : 1064 1976 : Used 1 time 0
 Sort Area is  prod_arbr_5 : 0 0 : 912 1976 : Used 1 time 0
 Sort Area is  prod_arbr_5 : 0 1 : 1064 1976 : Used 1 time 0
 Sort Area is  prod_arbr_7 : 0 0 : 912 1976 : Used 1 time 0
 Sort Area is  prod_arbr_7 : 0 1 : 1064 1976 : Used 1 time 0
 Sort Area is  prod_arbr_9 : 0 0 : 912 1976 : Used 1 time 0
 Sort Area is  prod_arbr_9 : 0 1 : 1064 1976 : Used 1 time 0
 Sort Area is  prod_arbi_3 : 0 0 : 912 1894 : Used 1 time 0
 Sort Area is  prod_arbi_3 : 0 1 : 982 1894 : Used 1 time 0
 Sort Area is  prod_arbi_6 : 0 0 : 912 1894 : Used 1 time 0
 Sort Area is  prod_arbi_6 : 0 1 : 982 1894 : Used 1 time 0
 Sort Area is  prod_arbi_8 : 0 0 : 912 1894 : Used 1 time 0
 Sort Area is  prod_arbi_8 : 0 1 : 982 1894 : Used 1 time 0
 Sort Area is  prod_arbi_a : 0 0 : 912 1894 : Used 1 time 0
 Sort Area is  prod_arbi_a : 0 1 : 982 1894 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|twiddle_mul | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN-A*B    | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN-A*B    | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN-A*B    | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN-A*B    | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN+A*B    | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FFT32_pipeline | delay_element_U_stage1/DFF_re_r_reg[15][10] | 16     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_U_stage1/DFF_im_r_reg[15][10] | 16     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_L_stage2/DFF_re_r_reg[7][10]  | 8      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_L_stage2/DFF_im_r_reg[7][10]  | 8      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_U_stage2/DFF_re_r_reg[7][10]  | 9      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_U_stage2/DFF_im_r_reg[7][10]  | 9      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_L_stage3/DFF_re_r_reg[3][10]  | 4      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_L_stage3/DFF_im_r_reg[3][10]  | 4      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_U_stage3/DFF_re_r_reg[3][10]  | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|FFT32_pipeline | delay_element_U_stage3/DFF_im_r_reg[3][10]  | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
+---------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|twiddle_mul | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN-(A*B)  | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN+A*B    | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN-(A*B)  | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN+A*B    | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN-(A*B)  | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN+A*B    | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 10     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN-(A*B)  | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | A*B         | 10     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle_mul | PCIN+A*B    | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   108|
|3     |DSP48E1 |    16|
|4     |LUT1    |    44|
|5     |LUT2    |   368|
|6     |LUT3    |   529|
|7     |LUT4    |    26|
|8     |LUT5    |     8|
|9     |LUT6    |   763|
|10    |MUXF7   |   176|
|11    |MUXF8   |    88|
|12    |SRL16E  |   110|
|13    |FDCE    |  2145|
|14    |FDRE    |   110|
|15    |IBUF    |    25|
|16    |OBUF    |    68|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1647.059 ; gain = 673.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1647.059 ; gain = 577.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1647.059 ; gain = 673.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1647.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1647.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5a3d7b78
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1647.059 ; gain = 1127.871
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1647.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_FFT32_pipeline_v2/DSP_in_VLSI_HW5_FFT32_pipeline_v2.runs/synth_1/FFT32_pipeline.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file FFT32_pipeline_utilization_synth.rpt -pb FFT32_pipeline_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 22:10:33 2025...
