<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4805" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4805{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4805{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4805{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4805{left:82px;bottom:979px;letter-spacing:-0.16px;}
#t5_4805{left:139px;bottom:979px;letter-spacing:-0.16px;}
#t6_4805{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t7_4805{left:432px;bottom:979px;letter-spacing:-0.13px;}
#t8_4805{left:526px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t9_4805{left:708px;bottom:979px;}
#ta_4805{left:711px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4805{left:526px;bottom:962px;letter-spacing:-0.12px;}
#tc_4805{left:683px;bottom:962px;}
#td_4805{left:686px;bottom:962px;letter-spacing:-0.12px;}
#te_4805{left:526px;bottom:941px;letter-spacing:-0.12px;}
#tf_4805{left:526px;bottom:924px;letter-spacing:-0.12px;}
#tg_4805{left:82px;bottom:955px;letter-spacing:-0.16px;}
#th_4805{left:139px;bottom:955px;letter-spacing:-0.16px;}
#ti_4805{left:190px;bottom:955px;letter-spacing:-0.15px;}
#tj_4805{left:432px;bottom:955px;letter-spacing:-0.12px;}
#tk_4805{left:82px;bottom:930px;letter-spacing:-0.14px;}
#tl_4805{left:139px;bottom:930px;letter-spacing:-0.16px;}
#tm_4805{left:190px;bottom:930px;letter-spacing:-0.15px;}
#tn_4805{left:432px;bottom:930px;letter-spacing:-0.13px;}
#to_4805{left:82px;bottom:906px;letter-spacing:-0.16px;}
#tp_4805{left:139px;bottom:906px;letter-spacing:-0.16px;}
#tq_4805{left:190px;bottom:906px;letter-spacing:-0.14px;}
#tr_4805{left:432px;bottom:906px;letter-spacing:-0.12px;}
#ts_4805{left:83px;bottom:878px;letter-spacing:-0.16px;}
#tt_4805{left:139px;bottom:878px;letter-spacing:-0.16px;}
#tu_4805{left:190px;bottom:878px;letter-spacing:-0.14px;}
#tv_4805{left:432px;bottom:878px;letter-spacing:-0.13px;}
#tw_4805{left:526px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tx_4805{left:708px;bottom:878px;}
#ty_4805{left:711px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4805{left:526px;bottom:862px;letter-spacing:-0.12px;}
#t10_4805{left:683px;bottom:862px;}
#t11_4805{left:686px;bottom:862px;letter-spacing:-0.12px;}
#t12_4805{left:526px;bottom:840px;letter-spacing:-0.12px;}
#t13_4805{left:526px;bottom:823px;letter-spacing:-0.12px;}
#t14_4805{left:82px;bottom:854px;letter-spacing:-0.17px;}
#t15_4805{left:139px;bottom:854px;letter-spacing:-0.16px;}
#t16_4805{left:190px;bottom:854px;letter-spacing:-0.15px;}
#t17_4805{left:432px;bottom:854px;letter-spacing:-0.13px;}
#t18_4805{left:83px;bottom:830px;letter-spacing:-0.16px;}
#t19_4805{left:139px;bottom:830px;letter-spacing:-0.16px;}
#t1a_4805{left:190px;bottom:830px;letter-spacing:-0.15px;}
#t1b_4805{left:432px;bottom:830px;letter-spacing:-0.13px;}
#t1c_4805{left:83px;bottom:805px;letter-spacing:-0.16px;}
#t1d_4805{left:139px;bottom:805px;letter-spacing:-0.16px;}
#t1e_4805{left:190px;bottom:805px;letter-spacing:-0.14px;}
#t1f_4805{left:432px;bottom:805px;letter-spacing:-0.12px;}
#t1g_4805{left:82px;bottom:778px;letter-spacing:-0.16px;}
#t1h_4805{left:139px;bottom:778px;letter-spacing:-0.16px;}
#t1i_4805{left:190px;bottom:778px;letter-spacing:-0.14px;}
#t1j_4805{left:432px;bottom:778px;letter-spacing:-0.13px;}
#t1k_4805{left:526px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1l_4805{left:708px;bottom:778px;}
#t1m_4805{left:711px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4805{left:526px;bottom:761px;letter-spacing:-0.12px;}
#t1o_4805{left:683px;bottom:761px;}
#t1p_4805{left:686px;bottom:761px;letter-spacing:-0.12px;}
#t1q_4805{left:526px;bottom:739px;letter-spacing:-0.12px;}
#t1r_4805{left:526px;bottom:723px;letter-spacing:-0.12px;}
#t1s_4805{left:82px;bottom:753px;letter-spacing:-0.16px;}
#t1t_4805{left:139px;bottom:753px;letter-spacing:-0.16px;}
#t1u_4805{left:190px;bottom:753px;letter-spacing:-0.15px;}
#t1v_4805{left:432px;bottom:753px;letter-spacing:-0.12px;}
#t1w_4805{left:82px;bottom:729px;letter-spacing:-0.16px;}
#t1x_4805{left:139px;bottom:729px;letter-spacing:-0.16px;}
#t1y_4805{left:190px;bottom:729px;letter-spacing:-0.15px;}
#t1z_4805{left:432px;bottom:729px;letter-spacing:-0.13px;}
#t20_4805{left:82px;bottom:704px;letter-spacing:-0.16px;}
#t21_4805{left:139px;bottom:704px;letter-spacing:-0.16px;}
#t22_4805{left:190px;bottom:704px;letter-spacing:-0.14px;}
#t23_4805{left:432px;bottom:704px;letter-spacing:-0.12px;}
#t24_4805{left:82px;bottom:677px;letter-spacing:-0.16px;}
#t25_4805{left:139px;bottom:677px;letter-spacing:-0.16px;}
#t26_4805{left:190px;bottom:677px;letter-spacing:-0.14px;}
#t27_4805{left:432px;bottom:677px;letter-spacing:-0.13px;}
#t28_4805{left:526px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t29_4805{left:708px;bottom:677px;}
#t2a_4805{left:711px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4805{left:526px;bottom:660px;letter-spacing:-0.12px;}
#t2c_4805{left:683px;bottom:660px;}
#t2d_4805{left:686px;bottom:660px;letter-spacing:-0.12px;}
#t2e_4805{left:526px;bottom:639px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t2f_4805{left:526px;bottom:622px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t2g_4805{left:526px;bottom:605px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_4805{left:82px;bottom:652px;letter-spacing:-0.16px;}
#t2i_4805{left:139px;bottom:652px;letter-spacing:-0.16px;}
#t2j_4805{left:190px;bottom:652px;letter-spacing:-0.15px;}
#t2k_4805{left:432px;bottom:652px;letter-spacing:-0.12px;}
#t2l_4805{left:82px;bottom:628px;letter-spacing:-0.16px;}
#t2m_4805{left:139px;bottom:628px;letter-spacing:-0.16px;}
#t2n_4805{left:190px;bottom:628px;letter-spacing:-0.15px;}
#t2o_4805{left:432px;bottom:628px;letter-spacing:-0.13px;}
#t2p_4805{left:82px;bottom:603px;letter-spacing:-0.16px;}
#t2q_4805{left:139px;bottom:603px;letter-spacing:-0.16px;}
#t2r_4805{left:190px;bottom:603px;letter-spacing:-0.14px;}
#t2s_4805{left:432px;bottom:603px;letter-spacing:-0.12px;}
#t2t_4805{left:82px;bottom:579px;letter-spacing:-0.16px;}
#t2u_4805{left:139px;bottom:579px;letter-spacing:-0.16px;}
#t2v_4805{left:190px;bottom:579px;letter-spacing:-0.14px;}
#t2w_4805{left:432px;bottom:579px;letter-spacing:-0.13px;}
#t2x_4805{left:526px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2y_4805{left:708px;bottom:579px;}
#t2z_4805{left:711px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_4805{left:526px;bottom:562px;letter-spacing:-0.12px;}
#t31_4805{left:683px;bottom:562px;}
#t32_4805{left:686px;bottom:562px;letter-spacing:-0.12px;}
#t33_4805{left:526px;bottom:541px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t34_4805{left:526px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t35_4805{left:526px;bottom:507px;letter-spacing:-0.13px;}
#t36_4805{left:82px;bottom:554px;letter-spacing:-0.16px;}
#t37_4805{left:139px;bottom:554px;letter-spacing:-0.16px;}
#t38_4805{left:190px;bottom:554px;letter-spacing:-0.15px;}
#t39_4805{left:432px;bottom:554px;letter-spacing:-0.12px;}
#t3a_4805{left:82px;bottom:530px;letter-spacing:-0.14px;}
#t3b_4805{left:139px;bottom:530px;letter-spacing:-0.16px;}
#t3c_4805{left:190px;bottom:530px;letter-spacing:-0.15px;}
#t3d_4805{left:432px;bottom:530px;letter-spacing:-0.13px;}
#t3e_4805{left:82px;bottom:506px;letter-spacing:-0.16px;}
#t3f_4805{left:139px;bottom:506px;letter-spacing:-0.16px;}
#t3g_4805{left:190px;bottom:506px;letter-spacing:-0.14px;}
#t3h_4805{left:432px;bottom:506px;letter-spacing:-0.12px;}
#t3i_4805{left:83px;bottom:481px;letter-spacing:-0.16px;}
#t3j_4805{left:139px;bottom:481px;letter-spacing:-0.16px;}
#t3k_4805{left:190px;bottom:481px;letter-spacing:-0.14px;}
#t3l_4805{left:432px;bottom:481px;letter-spacing:-0.13px;}
#t3m_4805{left:526px;bottom:481px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t3n_4805{left:708px;bottom:481px;}
#t3o_4805{left:711px;bottom:481px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3p_4805{left:526px;bottom:464px;letter-spacing:-0.12px;}
#t3q_4805{left:683px;bottom:464px;}
#t3r_4805{left:686px;bottom:464px;letter-spacing:-0.12px;}
#t3s_4805{left:526px;bottom:443px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t3t_4805{left:526px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t3u_4805{left:526px;bottom:409px;letter-spacing:-0.13px;}
#t3v_4805{left:82px;bottom:457px;letter-spacing:-0.17px;}
#t3w_4805{left:139px;bottom:457px;letter-spacing:-0.16px;}
#t3x_4805{left:190px;bottom:457px;letter-spacing:-0.15px;}
#t3y_4805{left:432px;bottom:457px;letter-spacing:-0.13px;}
#t3z_4805{left:83px;bottom:432px;letter-spacing:-0.16px;}
#t40_4805{left:139px;bottom:432px;letter-spacing:-0.16px;}
#t41_4805{left:190px;bottom:432px;letter-spacing:-0.15px;}
#t42_4805{left:432px;bottom:432px;letter-spacing:-0.13px;}
#t43_4805{left:83px;bottom:408px;letter-spacing:-0.16px;}
#t44_4805{left:139px;bottom:408px;letter-spacing:-0.16px;}
#t45_4805{left:190px;bottom:408px;letter-spacing:-0.14px;}
#t46_4805{left:432px;bottom:408px;letter-spacing:-0.12px;}
#t47_4805{left:82px;bottom:383px;letter-spacing:-0.16px;}
#t48_4805{left:139px;bottom:383px;letter-spacing:-0.16px;}
#t49_4805{left:190px;bottom:383px;letter-spacing:-0.14px;}
#t4a_4805{left:432px;bottom:383px;letter-spacing:-0.13px;}
#t4b_4805{left:526px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t4c_4805{left:708px;bottom:383px;}
#t4d_4805{left:711px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4e_4805{left:526px;bottom:367px;letter-spacing:-0.12px;}
#t4f_4805{left:683px;bottom:366px;}
#t4g_4805{left:686px;bottom:367px;letter-spacing:-0.12px;}
#t4h_4805{left:526px;bottom:345px;letter-spacing:-0.12px;}
#t4i_4805{left:526px;bottom:328px;letter-spacing:-0.12px;}
#t4j_4805{left:82px;bottom:359px;letter-spacing:-0.16px;}
#t4k_4805{left:139px;bottom:359px;letter-spacing:-0.16px;}
#t4l_4805{left:190px;bottom:359px;letter-spacing:-0.15px;}
#t4m_4805{left:432px;bottom:359px;letter-spacing:-0.12px;}
#t4n_4805{left:82px;bottom:334px;letter-spacing:-0.16px;}
#t4o_4805{left:139px;bottom:334px;letter-spacing:-0.16px;}
#t4p_4805{left:190px;bottom:334px;letter-spacing:-0.15px;}
#t4q_4805{left:432px;bottom:334px;letter-spacing:-0.13px;}
#t4r_4805{left:82px;bottom:310px;letter-spacing:-0.16px;}
#t4s_4805{left:139px;bottom:310px;letter-spacing:-0.16px;}
#t4t_4805{left:190px;bottom:310px;letter-spacing:-0.14px;}
#t4u_4805{left:432px;bottom:310px;letter-spacing:-0.12px;}
#t4v_4805{left:82px;bottom:286px;letter-spacing:-0.16px;}
#t4w_4805{left:139px;bottom:286px;letter-spacing:-0.16px;}
#t4x_4805{left:190px;bottom:286px;letter-spacing:-0.14px;}
#t4y_4805{left:432px;bottom:286px;letter-spacing:-0.13px;}
#t4z_4805{left:526px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t50_4805{left:708px;bottom:286px;}
#t51_4805{left:711px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t52_4805{left:526px;bottom:269px;letter-spacing:-0.12px;}
#t53_4805{left:683px;bottom:269px;}
#t54_4805{left:686px;bottom:269px;letter-spacing:-0.12px;}
#t55_4805{left:526px;bottom:247px;letter-spacing:-0.12px;}
#t56_4805{left:526px;bottom:231px;letter-spacing:-0.12px;}
#t57_4805{left:82px;bottom:261px;letter-spacing:-0.16px;}
#t58_4805{left:139px;bottom:261px;letter-spacing:-0.16px;}
#t59_4805{left:190px;bottom:261px;letter-spacing:-0.15px;}
#t5a_4805{left:432px;bottom:261px;letter-spacing:-0.12px;}
#t5b_4805{left:82px;bottom:237px;letter-spacing:-0.16px;}
#t5c_4805{left:139px;bottom:237px;letter-spacing:-0.16px;}
#t5d_4805{left:190px;bottom:237px;letter-spacing:-0.15px;}
#t5e_4805{left:432px;bottom:237px;letter-spacing:-0.13px;}
#t5f_4805{left:82px;bottom:212px;letter-spacing:-0.16px;}
#t5g_4805{left:139px;bottom:212px;letter-spacing:-0.16px;}
#t5h_4805{left:190px;bottom:212px;letter-spacing:-0.14px;}
#t5i_4805{left:432px;bottom:212px;letter-spacing:-0.12px;}
#t5j_4805{left:83px;bottom:188px;letter-spacing:-0.16px;}
#t5k_4805{left:139px;bottom:188px;letter-spacing:-0.16px;}
#t5l_4805{left:190px;bottom:188px;letter-spacing:-0.14px;}
#t5m_4805{left:432px;bottom:188px;letter-spacing:-0.12px;}
#t5n_4805{left:526px;bottom:188px;letter-spacing:-0.12px;}
#t5o_4805{left:190px;bottom:163px;}
#t5p_4805{left:526px;bottom:163px;letter-spacing:-0.11px;}
#t5q_4805{left:526px;bottom:147px;letter-spacing:-0.12px;}
#t5r_4805{left:190px;bottom:122px;letter-spacing:-0.14px;}
#t5s_4805{left:526px;bottom:122px;letter-spacing:-0.14px;}
#t5t_4805{left:150px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t5u_4805{left:236px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t5v_4805{left:303px;bottom:1068px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t5w_4805{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t5x_4805{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t5y_4805{left:224px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5z_4805{left:454px;bottom:1028px;letter-spacing:-0.15px;}
#t60_4805{left:640px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t61_4805{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t62_4805{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4805{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4805{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4805{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4805{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4805{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4805{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4805" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4805Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4805" style="-webkit-user-select: none;"><object width="935" height="1210" data="4805/4805.svg" type="image/svg+xml" id="pdf4805" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4805" class="t s1_4805">Vol. 4 </span><span id="t2_4805" class="t s1_4805">2-283 </span>
<span id="t3_4805" class="t s2_4805">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4805" class="t s3_4805">438H </span><span id="t5_4805" class="t s3_4805">1080 </span><span id="t6_4805" class="t s3_4805">IA32_MC14_CTL </span><span id="t7_4805" class="t s3_4805">Package </span><span id="t8_4805" class="t s3_4805">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4805" class="t s4_4805">i</span><span id="ta_4805" class="t s3_4805">_CTL MSRs,” through </span>
<span id="tb_4805" class="t s3_4805">Section 16.3.2.4, “IA32_MC</span><span id="tc_4805" class="t s4_4805">i</span><span id="td_4805" class="t s3_4805">_MISC MSRs.” </span>
<span id="te_4805" class="t s3_4805">Banks MC9 through MC 16 report MC errors from each </span>
<span id="tf_4805" class="t s3_4805">channel of the integrated memory controllers. </span>
<span id="tg_4805" class="t s3_4805">439H </span><span id="th_4805" class="t s3_4805">1081 </span><span id="ti_4805" class="t s3_4805">IA32_MC14_STATUS </span><span id="tj_4805" class="t s3_4805">Package </span>
<span id="tk_4805" class="t s3_4805">43AH </span><span id="tl_4805" class="t s3_4805">1082 </span><span id="tm_4805" class="t s3_4805">IA32_MC14_ADDR </span><span id="tn_4805" class="t s3_4805">Package </span>
<span id="to_4805" class="t s3_4805">43BH </span><span id="tp_4805" class="t s3_4805">1083 </span><span id="tq_4805" class="t s3_4805">IA32_MC14_MISC </span><span id="tr_4805" class="t s3_4805">Package </span>
<span id="ts_4805" class="t s3_4805">43CH </span><span id="tt_4805" class="t s3_4805">1084 </span><span id="tu_4805" class="t s3_4805">IA32_MC15_CTL </span><span id="tv_4805" class="t s3_4805">Package </span><span id="tw_4805" class="t s3_4805">See Section 16.3.2.1, “IA32_MC</span><span id="tx_4805" class="t s4_4805">i</span><span id="ty_4805" class="t s3_4805">_CTL MSRs,” through </span>
<span id="tz_4805" class="t s3_4805">Section 16.3.2.4, “IA32_MC</span><span id="t10_4805" class="t s4_4805">i</span><span id="t11_4805" class="t s3_4805">_MISC MSRs.” </span>
<span id="t12_4805" class="t s3_4805">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t13_4805" class="t s3_4805">channel of the integrated memory controllers. </span>
<span id="t14_4805" class="t s3_4805">43DH </span><span id="t15_4805" class="t s3_4805">1085 </span><span id="t16_4805" class="t s3_4805">IA32_MC15_STATUS </span><span id="t17_4805" class="t s3_4805">Package </span>
<span id="t18_4805" class="t s3_4805">43EH </span><span id="t19_4805" class="t s3_4805">1086 </span><span id="t1a_4805" class="t s3_4805">IA32_MC15_ADDR </span><span id="t1b_4805" class="t s3_4805">Package </span>
<span id="t1c_4805" class="t s3_4805">43FH </span><span id="t1d_4805" class="t s3_4805">1087 </span><span id="t1e_4805" class="t s3_4805">IA32_MC15_MISC </span><span id="t1f_4805" class="t s3_4805">Package </span>
<span id="t1g_4805" class="t s3_4805">440H </span><span id="t1h_4805" class="t s3_4805">1088 </span><span id="t1i_4805" class="t s3_4805">IA32_MC16_CTL </span><span id="t1j_4805" class="t s3_4805">Package </span><span id="t1k_4805" class="t s3_4805">See Section 16.3.2.1, “IA32_MC</span><span id="t1l_4805" class="t s4_4805">i</span><span id="t1m_4805" class="t s3_4805">_CTL MSRs,” through </span>
<span id="t1n_4805" class="t s3_4805">Section 16.3.2.4, “IA32_MC</span><span id="t1o_4805" class="t s4_4805">i</span><span id="t1p_4805" class="t s3_4805">_MISC MSRs.” </span>
<span id="t1q_4805" class="t s3_4805">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t1r_4805" class="t s3_4805">channel of the integrated memory controllers. </span>
<span id="t1s_4805" class="t s3_4805">441H </span><span id="t1t_4805" class="t s3_4805">1089 </span><span id="t1u_4805" class="t s3_4805">IA32_MC16_STATUS </span><span id="t1v_4805" class="t s3_4805">Package </span>
<span id="t1w_4805" class="t s3_4805">442H </span><span id="t1x_4805" class="t s3_4805">1090 </span><span id="t1y_4805" class="t s3_4805">IA32_MC16_ADDR </span><span id="t1z_4805" class="t s3_4805">Package </span>
<span id="t20_4805" class="t s3_4805">443H </span><span id="t21_4805" class="t s3_4805">1091 </span><span id="t22_4805" class="t s3_4805">IA32_MC16_MISC </span><span id="t23_4805" class="t s3_4805">Package </span>
<span id="t24_4805" class="t s3_4805">444H </span><span id="t25_4805" class="t s3_4805">1092 </span><span id="t26_4805" class="t s3_4805">IA32_MC17_CTL </span><span id="t27_4805" class="t s3_4805">Package </span><span id="t28_4805" class="t s3_4805">See Section 16.3.2.1, “IA32_MC</span><span id="t29_4805" class="t s4_4805">i</span><span id="t2a_4805" class="t s3_4805">_CTL MSRs,” through </span>
<span id="t2b_4805" class="t s3_4805">Section 16.3.2.4, “IA32_MC</span><span id="t2c_4805" class="t s4_4805">i</span><span id="t2d_4805" class="t s3_4805">_MISC MSRs.” </span>
<span id="t2e_4805" class="t s3_4805">Bank MC17 reports MC errors from the following pair of </span>
<span id="t2f_4805" class="t s3_4805">CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, </span>
<span id="t2g_4805" class="t s3_4805">CBo9, CBo12, CBo15. </span>
<span id="t2h_4805" class="t s3_4805">445H </span><span id="t2i_4805" class="t s3_4805">1093 </span><span id="t2j_4805" class="t s3_4805">IA32_MC17_STATUS </span><span id="t2k_4805" class="t s3_4805">Package </span>
<span id="t2l_4805" class="t s3_4805">446H </span><span id="t2m_4805" class="t s3_4805">1094 </span><span id="t2n_4805" class="t s3_4805">IA32_MC17_ADDR </span><span id="t2o_4805" class="t s3_4805">Package </span>
<span id="t2p_4805" class="t s3_4805">447H </span><span id="t2q_4805" class="t s3_4805">1095 </span><span id="t2r_4805" class="t s3_4805">IA32_MC17_MISC </span><span id="t2s_4805" class="t s3_4805">Package </span>
<span id="t2t_4805" class="t s3_4805">448H </span><span id="t2u_4805" class="t s3_4805">1096 </span><span id="t2v_4805" class="t s3_4805">IA32_MC18_CTL </span><span id="t2w_4805" class="t s3_4805">Package </span><span id="t2x_4805" class="t s3_4805">See Section 16.3.2.1, “IA32_MC</span><span id="t2y_4805" class="t s4_4805">i</span><span id="t2z_4805" class="t s3_4805">_CTL MSRs,” through </span>
<span id="t30_4805" class="t s3_4805">Section 16.3.2.4, “IA32_MC</span><span id="t31_4805" class="t s4_4805">i</span><span id="t32_4805" class="t s3_4805">_MISC MSRs.” </span>
<span id="t33_4805" class="t s3_4805">Bank MC18 reports MC errors from the following pair of </span>
<span id="t34_4805" class="t s3_4805">CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, </span>
<span id="t35_4805" class="t s3_4805">CBo10, CBo13, CBo16. </span>
<span id="t36_4805" class="t s3_4805">449H </span><span id="t37_4805" class="t s3_4805">1097 </span><span id="t38_4805" class="t s3_4805">IA32_MC18_STATUS </span><span id="t39_4805" class="t s3_4805">Package </span>
<span id="t3a_4805" class="t s3_4805">44AH </span><span id="t3b_4805" class="t s3_4805">1098 </span><span id="t3c_4805" class="t s3_4805">IA32_MC18_ADDR </span><span id="t3d_4805" class="t s3_4805">Package </span>
<span id="t3e_4805" class="t s3_4805">44BH </span><span id="t3f_4805" class="t s3_4805">1099 </span><span id="t3g_4805" class="t s3_4805">IA32_MC18_MISC </span><span id="t3h_4805" class="t s3_4805">Package </span>
<span id="t3i_4805" class="t s3_4805">44CH </span><span id="t3j_4805" class="t s3_4805">1100 </span><span id="t3k_4805" class="t s3_4805">IA32_MC19_CTL </span><span id="t3l_4805" class="t s3_4805">Package </span><span id="t3m_4805" class="t s3_4805">See Section 16.3.2.1, “IA32_MC</span><span id="t3n_4805" class="t s4_4805">i</span><span id="t3o_4805" class="t s3_4805">_CTL MSRs,” through </span>
<span id="t3p_4805" class="t s3_4805">Section 16.3.2.4, “IA32_MC</span><span id="t3q_4805" class="t s4_4805">i</span><span id="t3r_4805" class="t s3_4805">_MISC MSRs.” </span>
<span id="t3s_4805" class="t s3_4805">Bank MC19 reports MC errors from the following pair of </span>
<span id="t3t_4805" class="t s3_4805">CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, </span>
<span id="t3u_4805" class="t s3_4805">CBo11, CBo14, CBo17. </span>
<span id="t3v_4805" class="t s3_4805">44DH </span><span id="t3w_4805" class="t s3_4805">1101 </span><span id="t3x_4805" class="t s3_4805">IA32_MC19_STATUS </span><span id="t3y_4805" class="t s3_4805">Package </span>
<span id="t3z_4805" class="t s3_4805">44EH </span><span id="t40_4805" class="t s3_4805">1102 </span><span id="t41_4805" class="t s3_4805">IA32_MC19_ADDR </span><span id="t42_4805" class="t s3_4805">Package </span>
<span id="t43_4805" class="t s3_4805">44FH </span><span id="t44_4805" class="t s3_4805">1103 </span><span id="t45_4805" class="t s3_4805">IA32_MC19_MISC </span><span id="t46_4805" class="t s3_4805">Package </span>
<span id="t47_4805" class="t s3_4805">450H </span><span id="t48_4805" class="t s3_4805">1104 </span><span id="t49_4805" class="t s3_4805">IA32_MC20_CTL </span><span id="t4a_4805" class="t s3_4805">Package </span><span id="t4b_4805" class="t s3_4805">See Section 16.3.2.1, “IA32_MC</span><span id="t4c_4805" class="t s4_4805">i</span><span id="t4d_4805" class="t s3_4805">_CTL MSRs,” through </span>
<span id="t4e_4805" class="t s3_4805">Section 16.3.2.4, “IA32_MC</span><span id="t4f_4805" class="t s4_4805">i</span><span id="t4g_4805" class="t s3_4805">_MISC MSRs.” </span>
<span id="t4h_4805" class="t s3_4805">Bank MC20 reports MC errors from the Intel QPI 1 </span>
<span id="t4i_4805" class="t s3_4805">module. </span>
<span id="t4j_4805" class="t s3_4805">451H </span><span id="t4k_4805" class="t s3_4805">1105 </span><span id="t4l_4805" class="t s3_4805">IA32_MC20_STATUS </span><span id="t4m_4805" class="t s3_4805">Package </span>
<span id="t4n_4805" class="t s3_4805">452H </span><span id="t4o_4805" class="t s3_4805">1106 </span><span id="t4p_4805" class="t s3_4805">IA32_MC20_ADDR </span><span id="t4q_4805" class="t s3_4805">Package </span>
<span id="t4r_4805" class="t s3_4805">453H </span><span id="t4s_4805" class="t s3_4805">1107 </span><span id="t4t_4805" class="t s3_4805">IA32_MC20_MISC </span><span id="t4u_4805" class="t s3_4805">Package </span>
<span id="t4v_4805" class="t s3_4805">454H </span><span id="t4w_4805" class="t s3_4805">1108 </span><span id="t4x_4805" class="t s3_4805">IA32_MC21_CTL </span><span id="t4y_4805" class="t s3_4805">Package </span><span id="t4z_4805" class="t s3_4805">See Section 16.3.2.1, “IA32_MC</span><span id="t50_4805" class="t s4_4805">i</span><span id="t51_4805" class="t s3_4805">_CTL MSRs,” through </span>
<span id="t52_4805" class="t s3_4805">Section 16.3.2.4, “IA32_MC</span><span id="t53_4805" class="t s4_4805">i</span><span id="t54_4805" class="t s3_4805">_MISC MSRs.” </span>
<span id="t55_4805" class="t s3_4805">Bank MC21 reports MC errors from the Intel QPI 2 </span>
<span id="t56_4805" class="t s3_4805">module. </span>
<span id="t57_4805" class="t s3_4805">455H </span><span id="t58_4805" class="t s3_4805">1109 </span><span id="t59_4805" class="t s3_4805">IA32_MC21_STATUS </span><span id="t5a_4805" class="t s3_4805">Package </span>
<span id="t5b_4805" class="t s3_4805">456H </span><span id="t5c_4805" class="t s3_4805">1110 </span><span id="t5d_4805" class="t s3_4805">IA32_MC21_ADDR </span><span id="t5e_4805" class="t s3_4805">Package </span>
<span id="t5f_4805" class="t s3_4805">457H </span><span id="t5g_4805" class="t s3_4805">1111 </span><span id="t5h_4805" class="t s3_4805">IA32_MC21_MISC </span><span id="t5i_4805" class="t s3_4805">Package </span>
<span id="t5j_4805" class="t s3_4805">C81H </span><span id="t5k_4805" class="t s3_4805">3201 </span><span id="t5l_4805" class="t s3_4805">IA32_L3_QOS_CFG </span><span id="t5m_4805" class="t s3_4805">Package </span><span id="t5n_4805" class="t s3_4805">Cache Allocation Technology Configuration (R/W) </span>
<span id="t5o_4805" class="t s3_4805">0 </span><span id="t5p_4805" class="t s3_4805">CAT Enable. Set 1 to enable Cache Allocation </span>
<span id="t5q_4805" class="t s3_4805">Technology. </span>
<span id="t5r_4805" class="t s3_4805">63:1 </span><span id="t5s_4805" class="t s3_4805">Reserved </span>
<span id="t5t_4805" class="t s5_4805">Table 2-38. </span><span id="t5u_4805" class="t s5_4805">Additional MSRs Supported by Intel® Xeon® Processors with a CPUID Signature </span>
<span id="t5v_4805" class="t s5_4805">DisplayFamily_DisplayModel Value of 06_4FH </span>
<span id="t5w_4805" class="t s6_4805">Register </span>
<span id="t5x_4805" class="t s6_4805">Address </span><span id="t5y_4805" class="t s6_4805">Register Name / Bit Fields </span><span id="t5z_4805" class="t s6_4805">Scope </span><span id="t60_4805" class="t s6_4805">Bit Description </span>
<span id="t61_4805" class="t s6_4805">Hex </span><span id="t62_4805" class="t s6_4805">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
