From atacs-bugs@chou.ece.utah.edu  Mon Jun  7 11:32:35 2004
Return-Path: <atacs-bugs@chou.ece.utah.edu>
Received: from chou.ece.utah.edu (localhost.localdomain [127.0.0.1])
	by chou.ece.utah.edu (8.12.8/8.12.8) with ESMTP id i57HWZc7019380
	for <atacs-bugs@shang.elen.utah.edu>; Mon, 7 Jun 2004 11:32:35 -0600
Received: (from atacs-bugs@localhost)
	by chou.ece.utah.edu (8.12.8/8.12.8/Submit) id i57HWZXd019378
	for atacs-bugs@shang.elen.utah.edu; Mon, 7 Jun 2004 11:32:35 -0600
Received: from shang (shang.ece.utah.edu [155.99.23.201])
	by chou.ece.utah.edu (8.12.8/8.12.8) with ESMTP id i57HWZc7019372
	for <atacs-bugs@vlsigroup.ece.utah.edu>; Mon, 7 Jun 2004 11:32:35 -0600
Date: Mon, 7 Jun 2004 11:32:35 -0600
Message-Id: <200406071732.i57HWZc7019372@chou.ece.utah.edu>
From: myers@vlsigroup.elen.utah.edu
To: atacs-bugs@vlsigroup.ece.utah.edu
Subject: shorevhd has problems with shifter

Full_Name: Chris Myers
spec: 
Version: 
OS: 
command: 
Submission from: jiaqi.ece.utah.edu (155.99.23.199)
Submitted by: myers


atacs -omtsyssv reg_bits_ctrl_atacs.vhd reg_bits_dp0_atacs.vhd 
reg_bits_dp1_atacs.vhd reg_bits_wp.vhd reg_lsbit_ctrl_atacs.vhd 
reg_lsbit_dp0_atacs.vhd reg_lsbit_dp1_atacs.vhd reg_lsbit_wp.vhd 
shifter_env_hs.vhd shiftera.reg_bits_ctrl_inst

atacs -omtsyssv reg_bits_ctrl_atacs.vhd reg_bits_dp0_atacs.vhd 
reg_bits_dp1_atacs.vhd reg_bits_wp.vhd reg_lsbit_ctrl_atacs.vhd 
reg_lsbit_dp0_atacs.vhd reg_lsbit_dp1_atacs.vhd reg_lsbit_wp.vhd 
shifter_env_hs.vhd shifterd.reg_lsbit_ctrl_inst

4c4
< entity shiftera.reg_bits_ctrl_inst is
---
> entity shiftera_reg_bits_ctrl_inst is
18c18
< end shiftera.reg_bits_ctrl_inst;
---
> end shiftera_reg_bits_ctrl_inst;
21c21
< architecture structure of shiftera.reg_bits_ctrl_inst is
---
> architecture structure of shiftera_reg_bits_ctrl_inst is
47a48,50
>   --hand added signals
>   signal oa_rv_bar: std_logic;
>
-----------
4c4
< entity shifterd.reg_lsbit_ctrl_inst is
---
> entity shifterd_reg_lsbit_ctrl_inst is
14c14
< end shifterd.reg_lsbit_ctrl_inst;
---
> end shifterd_reg_lsbit_ctrl_inst;
17c17
< architecture structure of shifterd.reg_lsbit_ctrl_inst is
---
> architecture structure of shifterd_reg_lsbit_ctrl_inst is
31a32,35
>
>   -- hand added signals
>
>   signal od_rv_bar: std_logic;

