Analysis & Synthesis report for top
Sun Oct 18 12:44:29 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |top|core:cpu|core_step
 11. State Machine - |top|core:cpu|ready_step
 12. Registers Removed During Synthesis
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for core:cpu|rom0:si0|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated
 15. Source assignments for core:cpu|rom1:si1|altsyncram:altsyncram_component|altsyncram_7t91:auto_generated
 16. Source assignments for core:cpu|ram1:sta|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated
 17. Parameter Settings for User Entity Instance: core:cpu
 18. Parameter Settings for User Entity Instance: core:cpu|rom0:si0|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: core:cpu|rom1:si1|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: core:cpu|ram1:sta|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: core:cpu|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: core:cpu|lpm_mult:Mult0
 23. Partition Dependent Files
 24. Port Connectivity Checks: "core:cpu|ram1:sta"
 25. Port Connectivity Checks: "core:cpu"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 18 12:44:29 2015            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top                                              ;
; Top-level Entity Name              ; top                                              ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; SEG7_LUT_4.v                     ; yes             ; User Verilog HDL File                  ; D:/fpgawork/cpu01/SEG7_LUT_4.v                                          ;         ;
; SEG7_LUT.v                       ; yes             ; User Verilog HDL File                  ; D:/fpgawork/cpu01/SEG7_LUT.v                                            ;         ;
; ram1.v                           ; yes             ; User Wizard-Generated File             ; D:/fpgawork/cpu01/ram1.v                                                ;         ;
; core.v                           ; yes             ; User Verilog HDL File                  ; D:/fpgawork/cpu01/core.v                                                ;         ;
; top.v                            ; yes             ; User Verilog HDL File                  ; D:/fpgawork/cpu01/top.v                                                 ;         ;
; rom1.v                           ; yes             ; User Wizard-Generated File             ; D:/fpgawork/cpu01/rom1.v                                                ;         ;
; rom0.v                           ; yes             ; User Wizard-Generated File             ; D:/fpgawork/cpu01/rom0.v                                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6t91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/altsyncram_6t91.tdf                                ;         ;
; test100.mif                      ; yes             ; Auto-Found Memory Initialization File  ; D:/fpgawork/cpu01/test100.mif                                           ;         ;
; db/altsyncram_7t91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/altsyncram_7t91.tdf                                ;         ;
; test101.mif                      ; yes             ; Auto-Found Memory Initialization File  ; D:/fpgawork/cpu01/test101.mif                                           ;         ;
; db/altsyncram_35g1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/altsyncram_35g1.tdf                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/lpm_divide_nhm.tdf                                 ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/sign_div_unsign_fkh.tdf                            ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/alt_u_div_i4f.tdf                                  ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/add_sub_7pc.tdf                                    ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/add_sub_8pc.tdf                                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_aat.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/fpgawork/cpu01/db/mult_aat.tdf                                       ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top|core:cpu|rom0:si0 ; D:/fpgawork/cpu01/rom0.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top|core:cpu|rom1:si1 ; D:/fpgawork/cpu01/rom1.v ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|core:cpu|ram1:sta ; D:/fpgawork/cpu01/ram1.v ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                                                                            ;
+----------------------------------------------------------------------------------+-------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                        ; File Name   ; Relative Location ; Change   ; Old                              ; New                              ;
+----------------------------------------------------------------------------------+-------------+-------------------+----------+----------------------------------+----------------------------------+
; core:cpu|rom0:si0|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated ; test100.mif ; Project Directory ; Checksum ; 604f9eacd53460a6e2b8d668746314cb ; bdecdcf708713bda9065e85d4ed8aa93 ;
; core:cpu|rom1:si1|altsyncram:altsyncram_component|altsyncram_7t91:auto_generated ; test101.mif ; Project Directory ; Checksum ; e82edd9876353994a69a0b6a76852de8 ; 63cf97ddfb0cccc71bbd6d075ca0b64e ;
+----------------------------------------------------------------------------------+-------------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 625 (46)          ; 117 (26)     ; 6144        ; 1            ; 1       ; 0         ; 0    ; 0            ; |top                                                                                                          ; work         ;
;    |SEG7_LUT_4:u1|                           ; 52 (24)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SEG7_LUT_4:u1                                                                                            ; work         ;
;       |SEG7_LUT:u0|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SEG7_LUT_4:u1|SEG7_LUT:u0                                                                                ; work         ;
;       |SEG7_LUT:u1|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SEG7_LUT_4:u1|SEG7_LUT:u1                                                                                ; work         ;
;       |SEG7_LUT:u2|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SEG7_LUT_4:u1|SEG7_LUT:u2                                                                                ; work         ;
;       |SEG7_LUT:u3|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SEG7_LUT_4:u1|SEG7_LUT:u3                                                                                ; work         ;
;    |core:cpu|                                ; 527 (447)         ; 78 (78)      ; 6144        ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|core:cpu                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_nhm:auto_generated|     ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fkh:divider|    ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                |alt_u_div_i4f:divider|       ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|core:cpu|lpm_mult:Mult0                                                                                  ; work         ;
;          |mult_aat:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|core:cpu|lpm_mult:Mult0|mult_aat:auto_generated                                                          ; work         ;
;       |ram1:sta|                             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|ram1:sta                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|ram1:sta|altsyncram:altsyncram_component                                                        ; work         ;
;             |altsyncram_35g1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|ram1:sta|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated                         ; work         ;
;       |rom0:si0|                             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|rom0:si0                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|rom0:si0|altsyncram:altsyncram_component                                                        ; work         ;
;             |altsyncram_6t91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|rom0:si0|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated                         ; work         ;
;       |rom1:si1|                             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|rom1:si1                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|rom1:si1|altsyncram:altsyncram_component                                                        ; work         ;
;             |altsyncram_7t91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core:cpu|rom1:si1|altsyncram:altsyncram_component|altsyncram_7t91:auto_generated                         ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top|core:cpu|core_step                           ;
+----------------+----------------+----------------+----------------+
; Name           ; core_step.0000 ; core_step.0010 ; core_step.0001 ;
+----------------+----------------+----------------+----------------+
; core_step.0000 ; 0              ; 0              ; 0              ;
; core_step.0001 ; 1              ; 0              ; 1              ;
; core_step.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------+
; State Machine - |top|core:cpu|ready_step ;
+-----------------+------------------------+
; Name            ; ready_step.0001        ;
+-----------------+------------------------+
; ready_step.0000 ; 0                      ;
; ready_step.0001 ; 1                      ;
+-----------------+------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; core:cpu|core_step~8                  ; Lost fanout        ;
; core:cpu|core_step~9                  ; Lost fanout        ;
; core:cpu|ready_step~6                 ; Lost fanout        ;
; core:cpu|ready_step~7                 ; Lost fanout        ;
; core:cpu|ready_step~8                 ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|SEG7_LUT_4:u1|mseg[3]   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|core:cpu|regf[0]        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|core:cpu|fp[1]          ;
; 57:1               ; 8 bits    ; 304 LEs       ; 64 LEs               ; 240 LEs                ; Yes        ; |top|core:cpu|sta_data[7]    ;
; 181:1              ; 8 bits    ; 960 LEs       ; 16 LEs               ; 944 LEs                ; Yes        ; |top|core:cpu|pc[1]          ;
; 61:1               ; 7 bits    ; 280 LEs       ; 21 LEs               ; 259 LEs                ; Yes        ; |top|core:cpu|sp[7]          ;
; 56:1               ; 8 bits    ; 296 LEs       ; 48 LEs               ; 248 LEs                ; Yes        ; |top|core:cpu|sta_addr[2]    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|core:cpu|tempA[5]       ;
; 264:1              ; 2 bits    ; 352 LEs       ; 14 LEs               ; 338 LEs                ; No         ; |top|core:cpu|core_step.0000 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for core:cpu|rom0:si0|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for core:cpu|rom1:si1|altsyncram:altsyncram_component|altsyncram_7t91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for core:cpu|ram1:sta|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:cpu ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; addrwide       ; 8     ; Signed Integer               ;
; datawide       ; 8     ; Signed Integer               ;
; stop_pc        ; 250   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:cpu|rom0:si0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; test100.mif          ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_6t91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:cpu|rom1:si1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; test101.mif          ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_7t91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:cpu|ram1:sta|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_35g1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:cpu|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                         ;
; LPM_WIDTHD             ; 8              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:cpu|lpm_mult:Mult0            ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal130.inc        ; Quartus II Install ; work    ; 6fc5170a475a9c6f00c3fd7627b30d31 ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 4c28f1fda116a29f67aca7db7dedcd77 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; core.v                                        ; Project Directory  ; work    ; 8e216eecb73de2372b48f24cfd55429f ;
; db/altsyncram_35g1.tdf                        ; Project Directory  ; work    ; fec412135f0fe3af93425e81e104ea79 ;
; db/altsyncram_6t91.tdf                        ; Project Directory  ; work    ; bde1bfba3d485e4da8b17187dd66f19e ;
; db/altsyncram_7t91.tdf                        ; Project Directory  ; work    ; cb4e6087e475104a71525983732a82f7 ;
; ram1.v                                        ; Project Directory  ; work    ; 9c0cd35e2a54c6240f1ee8004cacfee0 ;
; rom0.v                                        ; Project Directory  ; work    ; d20f260d1b27249532a2e857d706664b ;
; rom1.v                                        ; Project Directory  ; work    ; 7886e2e761c361d21cd61b8c38d65125 ;
; SEG7_LUT.v                                    ; Project Directory  ; work    ; 2ab9a3d025ae9ad400f9aa264d22326f ;
; SEG7_LUT_4.v                                  ; Project Directory  ; work    ; cc5e1e28b47634633c0bb106d24e62b6 ;
; test100.mif                                   ; Project Directory  ; work    ; bdecdcf708713bda9065e85d4ed8aa93 ;
; test101.mif                                   ; Project Directory  ; work    ; 63cf97ddfb0cccc71bbd6d075ca0b64e ;
; top.v                                         ; Project Directory  ; work    ; 31cbd8c520501cb53267bdf478391b6b ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:cpu|ram1:sta"                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "address[8..8]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:cpu"                                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; gpio[255..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Oct 18 12:44:20 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_4.v
    Info (12023): Found entity 1: SEG7_LUT_4
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1
Info (12021): Found 1 design units, including 1 entities, in source file core.v
    Info (12023): Found entity 1: core
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file rom1.v
    Info (12023): Found entity 1: rom1
Info (12021): Found 1 design units, including 1 entities, in source file clkmid.v
    Info (12023): Found entity 1: clkmid
Info (12021): Found 1 design units, including 1 entities, in source file rom0.v
    Info (12023): Found entity 1: rom0
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(25): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "core" for hierarchy "core:cpu"
Warning (10230): Verilog HDL assignment warning at core.v(71): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(111): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(125): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(126): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(127): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(129): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(130): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(131): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(132): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(133): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(134): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(135): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(136): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(137): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(138): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(139): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(140): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(141): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(142): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(150): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(153): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(154): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(155): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(159): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(161): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(163): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(164): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(171): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(172): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(173): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(174): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(175): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(176): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(177): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at core.v(178): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "rom0" for hierarchy "core:cpu|rom0:si0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:cpu|rom0:si0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "core:cpu|rom0:si0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "core:cpu|rom0:si0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "test100.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6t91.tdf
    Info (12023): Found entity 1: altsyncram_6t91
Info (12128): Elaborating entity "altsyncram_6t91" for hierarchy "core:cpu|rom0:si0|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated"
Warning (113028): 1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113026): Memory Initialization File Address 0 is not initialized
Info (12128): Elaborating entity "rom1" for hierarchy "core:cpu|rom1:si1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:cpu|rom1:si1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "core:cpu|rom1:si1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "core:cpu|rom1:si1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "test101.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7t91.tdf
    Info (12023): Found entity 1: altsyncram_7t91
Info (12128): Elaborating entity "altsyncram_7t91" for hierarchy "core:cpu|rom1:si1|altsyncram:altsyncram_component|altsyncram_7t91:auto_generated"
Warning (113028): 1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113026): Memory Initialization File Address 0 is not initialized
Info (12128): Elaborating entity "ram1" for hierarchy "core:cpu|ram1:sta"
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:cpu|ram1:sta|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "core:cpu|ram1:sta|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "core:cpu|ram1:sta|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_35g1.tdf
    Info (12023): Found entity 1: altsyncram_35g1
Info (12128): Elaborating entity "altsyncram_35g1" for hierarchy "core:cpu|ram1:sta|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated"
Info (12128): Elaborating entity "SEG7_LUT_4" for hierarchy "SEG7_LUT_4:u1"
Warning (10230): Verilog HDL assignment warning at SEG7_LUT_4.v(15): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_4:u1|SEG7_LUT:u0"
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core:cpu|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:cpu|Mult0"
Info (12130): Elaborated megafunction instantiation "core:cpu|lpm_divide:Div0"
Info (12133): Instantiated megafunction "core:cpu|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "core:cpu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "core:cpu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oled[1]" is stuck at VCC
    Warning (13410): Pin "oled[2]" is stuck at VCC
    Warning (13410): Pin "oled[3]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "core:cpu|ram1:sta|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated|ALTSYNCRAM"
Info (21057): Implemented 700 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 657 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 364 megabytes
    Info: Processing ended: Sun Oct 18 12:44:29 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


