
/* ***************************************************************            */
/* Copyright (c) 2010-2019 by Nuvoton Technology Corporation                  */
/*                                   Cadence Design Systems, Inc.             */
/* All rights reserved                                                        */
/*                                                                            */
/*  This work may not be copied, modified, re-published,                      */
/*  uploaded, executed, or distributed in any way, in any medium,             */
/*  whether in whole or in part, without prior written permission             */
/*  from Cadence Design Systems, Inc.                                         */
/* ***************************************************************            */
/*  The values calculated from this script are meant to be                    */
/*  representative programmings.   The values may not reflect the             */
/*  actual required programming for production use.   Please      */
/*  closely review all programmed values for technical accuracy   */
/*  before use in production parts.                               */
/******************************************************************/
/*                                                                */
/*   Module:         regconfig.h                                  */
/*   Documentation:  Register programming header file             */
/*                                                                */
/******************************************************************/
/******************************************************************/
/* WARNING:  This file was automatically generated.  Manual       */
/* editing may result in undetermined behavior, and may be in     */
/* violation of the Cadence Support Agreement.                    */
/******************************************************************/
/******************************************************************/
// REL: nuvoton.israel-Poleg__PRELIMINARY__2013-11-01



// ********************************************************************
// Option: IP    : IP Mode                       = CTL
// Option: BL    : Burst Length                  = 8
// Option: CL    : CAS Latency                   = 12
// Option: MHZ   : Simulation MHz                = 800
// Option: AP    : Auto Precharge Mode     (0/1) = 0
// Option: DLLBP : DLL Bypass Mode         (0/1) = 1
// Option: HALF  : Half-Memory Support     (0/1) = 0
// Option: RDIMM : Registered Dimm Support (0/1) = 0
// Option: AL    : Additive Latency              = 0
// Option: PREAM : Preamble Support    (0/1/2/3) = 0
// Option: TCK   : Simulation period in ns       =
// Option: SOMA  : Memory-SOMA file(s)           = memory_init_changed.xml
// ********************************************************************
// Memory: memory_init_changed.xml
// ********************************************************************


#define               DENALI_CTL_00_DATA 0x00000A00 // VERSION:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x0a START:RW:0:1:=0x00
#define               DENALI_CTL_01_DATA 0x00000000 // READ_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:1:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
#define               DENALI_CTL_02_DATA 0x00000000 // ASYNC_CDC_STAGES:RD:24:8:=0x00 WRITE_DATA_FIFO_PTR_WIDTH:RD:16:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:8:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
#define               DENALI_CTL_03_DATA 0x00000000 // AXI0_TRANS_WRFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_WR_ARRAY_LOG2_DEPTH:RD:16:8:=0x00 AXI0_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_04_DATA 0x00000000 // AXI1_WR_ARRAY_LOG2_DEPTH:RD:24:8:=0x00 AXI1_RDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI1_CMDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_05_DATA 0x00000000 // AXI2_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI2_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI1_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_06_DATA 0x00000000 // AXI3_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI2_TRANS_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI2_WR_ARRAY_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_07_DATA 0x00000000 // AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI3_TRANS_WRFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI3_WR_ARRAY_LOG2_DEPTH:RD:8:8:=0x00 AXI3_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_08_DATA 0x00000000 // AXI4_TRANS_WRFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI4_WR_ARRAY_LOG2_DEPTH:RD:16:8:=0x00 AXI4_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI4_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_09_DATA 0x00000000 // AXI5_WR_ARRAY_LOG2_DEPTH:RD:24:8:=0x00 AXI5_RDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI5_CMDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_10_DATA 0x00000000 // AXI6_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI6_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI5_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI5_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_11_DATA 0x00000000 // AXI7_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI6_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI6_TRANS_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI6_WR_ARRAY_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_12_DATA 0x00000000 // AXI7_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI7_TRANS_WRFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI7_WR_ARRAY_LOG2_DEPTH:RD:8:8:=0x00 AXI7_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_13_DATA 0x00000000 // AXI8_TRANS_WRFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI8_WR_ARRAY_LOG2_DEPTH:RD:16:8:=0x00 AXI8_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI8_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_14_DATA 0x00000000 // AXI9_WR_ARRAY_LOG2_DEPTH:RD:24:8:=0x00 AXI9_RDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI9_CMDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI8_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_15_DATA 0x00000000 // AXI10_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI10_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI9_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI9_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_16_DATA 0x00000000 // AXI11_CMDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI10_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI10_TRANS_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI10_WR_ARRAY_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_17_DATA 0x00000000 // AXI11_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI11_TRANS_WRFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI11_WR_ARRAY_LOG2_DEPTH:RD:8:8:=0x00 AXI11_RDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_18_DATA 0x00000000 // AXI12_TRANS_WRFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI12_WR_ARRAY_LOG2_DEPTH:RD:16:8:=0x00 AXI12_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI12_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_19_DATA 0x00000000 // AXI13_WR_ARRAY_LOG2_DEPTH:RD:24:8:=0x00 AXI13_RDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI13_CMDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI12_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_20_DATA 0x00000000 // AXI14_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI14_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI13_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI13_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_21_DATA 0x00000000 // AXI14_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI14_TRANS_WRFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI14_WR_ARRAY_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_22_DATA 0x000927C0 // TINIT_F0:RW:0:24:=0x000008
#define               DENALI_CTL_23_DATA 0x00000002 // TINIT_F1:RW:0:24:=0x000002
#define               DENALI_CTL_24_DATA 0x00080320 // TRST_PWRON:RW:0:32:=0x000000a0 // 6-1-15 Yoel: changed to 80320 as a test
#define               DENALI_CTL_25_DATA 0x00061a80 // CKE_INACTIVE:RW:0:32:=0x00000320
#define               DENALI_CTL_26_DATA 0x02550255 // TDLL_F1:RW:16:16:=0x0300 TDLL_F0:RW:0:16:=0x0300
#define               DENALI_CTL_27_DATA 0x04000B16 // CA_PARITY_LAT_F0:RW:24:4:=0x04 ADDITIVE_LAT_F0:RW:16:5:=0x00 WRLAT_F0:RW:8:5:=0x09 CASLAT_LIN_F0:RW:0:6:=0x18
#define               DENALI_CTL_28_DATA 0x1C1C1C1C // TMRD_PAR_MAX_PL_F0:RW:24:5:=0x1c TMOD_PAR_MAX_PL_F0:RW:16:8:=0x1c TMRD_PAR_F0:RW:8:5:=0x1c TMOD_PAR_F0:RW:0:8:=0x1c
#define               DENALI_CTL_29_DATA 0x0B168C0E // WRLAT_F1:RW:24:5:=0x09 CASLAT_LIN_F1:RW:16:6:=0x12 TPARITY_ERROR_CMD_INHIBIT_F0:RW:8:8:=0x8c RESERVED:RW:0:8:=0x0e
#define               DENALI_CTL_30_DATA 0x18180000 // TMRD_PAR_F1:RW:24:5:=0x18 TMOD_PAR_F1:RW:16:8:=0x18 CA_PARITY_LAT_F1:RW:8:4:=0x00 ADDITIVE_LAT_F1:RW:0:5:=0x00
#define               DENALI_CTL_31_DATA 0x64071C1C // TPARITY_ERROR_CMD_INHIBIT_F1:RW:24:8:=0x85 RESERVED:RW:16:8:=0x07 TMRD_PAR_MAX_PL_F1:RW:8:5:=0x1c TMOD_PAR_MAX_PL_F1:RW:0:8:=0x1c
#define               DENALI_CTL_32_DATA 0x05050404 // TRRD_F0:RW:24:8:=0x05 TCCD_L_F0:RW:16:5:=0x05 TCCD:RW:8:5:=0x04 TBST_INT_INTERVAL:RW:0:3:=0x04
#define               DENALI_CTL_33_DATA 0x021C2806 // TWTR_F0:RW:24:6:=0x02 TRAS_MIN_F0:RW:16:8:=0x1b TRC_F0:RW:8:8:=0x27 TRRD_L_F0:RW:0:8:=0x06
#define               DENALI_CTL_34_DATA 0x051C0C06 // TCCD_L_F1:RW:24:5:=0x05 TFAW_F0:RW:16:6:=0x18 TRP_F0:RW:8:5:=0x0c TWTR_L_F0:RW:0:6:=0x06
#define               DENALI_CTL_35_DATA 0x05060404 // TRAS_MIN_F1:RW:24:8:=0x05 TRC_F1:RW:16:8:=0x06 TRRD_L_F1:RW:8:8:=0x04 TRRD_F1:RW:0:8:=0x04
#define               DENALI_CTL_36_DATA 0x04020402 // TFAW_F1:RW:24:6:=0x04 TRP_F1:RW:16:5:=0x02 TWTR_L_F1:RW:8:6:=0x04 TWTR_F1:RW:0:6:=0x02
#define               DENALI_CTL_37_DATA 0x18080606 // TMOD_F0:RW:24:8:=0x18 TMRD_F0:RW:16:5:=0x08 TRTP_AP_F0:RW:8:4:=0x06 TRTP_F0:RW:0:4:=0x06
#define               DENALI_CTL_38_DATA 0x0400DB60 // TCKE_F0:RW:24:4:=0x04 TRAS_MAX_F0:RW:0:20:=0x00db60
#define               DENALI_CTL_39_DATA 0x07061809 // TRTP_AP_F1:RW:24:4:=0x05 TRTP_F1:RW:16:4:=0x05 TWR_MPR_F0:RW:8:8:=0x18 TCKESR_F0:RW:0:8:=0x09
#define               DENALI_CTL_40_DATA 0x00001808 // TMOD_F1:RW:8:8:=0x18 TMRD_F1:RW:0:5:=0x08
#define               DENALI_CTL_41_DATA 0x03002247 // TCKE_F1:RW:24:4:=0x03 TRAS_MAX_F1:RW:0:20:=0x002247
#define               DENALI_CTL_42_DATA 0x0C001804 // TRCD_F0:RW:24:8:=0x0c WRITEINTERP:RW:16:1:=0x00 TWR_MPR_F1:RW:8:8:=0x18 TCKESR_F1:RW:0:8:=0x04
#define               DENALI_CTL_43_DATA 0x000C020C // TWR_F1:RW:16:6:=0x02 TRCD_F1:RW:8:8:=0x02 TWR_F0:RW:0:6:=0x0c
#define               DENALI_CTL_44_DATA 0x01180078 // TMPRR:RW:24:4:=0x01 TMRD_PDA:RW:16:8:=0x18 TVREF:RW:0:16:=0x0078
#define               DENALI_CTL_45_DATA 0x18000100 // TDAL_F0:RW:24:6:=0x18 TRAS_LOCKOUT:RW:16:1:=0x01 CONCURRENTAP:RW:8:1:=0x01 AP:RW:0:1:=0x00

/*BL8*/ #define               DENALI_CTL_46_DATA 0x180C030C // TRP_AB_F1:RW:24:5:=0x03 TRP_AB_F0:RW:16:5:=0x0d BSTLEN:RW_D:8:3:=0x03 TDAL_F1:RW:0:6:=0x0c
/*BC4*/ //#define               DENALI_CTL_46_DATA 0x180C020C // TRP_AB_F1:RW:24:5:=0x03 TRP_AB_F0:RW:16:5:=0x0d BSTLEN:RW_D:8:3:=0x02 TDAL_F1:RW:0:6:=0x0c

#define               DENALI_CTL_47_DATA 0x00000000 // REG_DIMM_ENABLE:RW:0:1:=0x00
#define               DENALI_CTL_48_DATA 0x00000000 // CA_PARITY_ERROR_INJECT:RW:0:25:=0x00000000
#define               DENALI_CTL_49_DATA 0x00000000 // AREFRESH:WR:24:1:=0x00 RESERVED:RW:16:3:=0x00 RESERVED:RW+:8:3:=0x00 CA_PARITY_ERROR:RD:0:1:=0x00
#define               DENALI_CTL_50_DATA 0x00D00100 // TRFC_F0:RW:16:10:=0x0082 TREF_ENABLE:RW:8:1:=0x01 RESERVED:RW:0:1:=0x00
#define               DENALI_CTL_51_DATA 0x00001860 // // refresh timing // TREF_F0:RW:0:20:=0x000F3C 
#define               DENALI_CTL_52_DATA 0x00000126 // TRFC_F1:RW:0:10:=0x0026
#define               DENALI_CTL_53_DATA 0x000003CF // TREF_F1:RW:0:20:=0x0003cf
#define               DENALI_CTL_54_DATA 0x00040005 // TPDEX_F1:RW:16:16:=0x0004 TPDEX_F0:RW:0:16:=0x0005
#define               DENALI_CTL_55_DATA 0x000A0014 // TXPDLL_F1:RW:16:16:=0x000a TXPDLL_F0:RW:0:16:=0x0014
#define               DENALI_CTL_56_DATA 0x03200300 // TXSNR_F0:RW:16:16:=0x00d8 TXSR_F0:RW:0:16:=0x0300
#define               DENALI_CTL_57_DATA 0x007D0300 // TXSNR_F1:RW:16:16:=0x0022 TXSR_F1:RW:0:16:=0x0300
#define               DENALI_CTL_58_DATA 0x00010000 // CKE_DELAY:RW:24:3:=0x00 ENABLE_QUICK_SREFRESH:RW:16:1:=0x01 SREFRESH_EXIT_NO_REFRESH:RW:8:1:=0x00 PWRUP_SREFRESH_EXIT:RW:0:1:=0x00
#define               DENALI_CTL_59_DATA 0x05080C00 // CKSRE_F1:RW:24:8:=0x05 CKSRX_F0:RW:16:8:=0x08 CKSRE_F0:RW:8:8:=0x0c LOWPOWER_REFRESH_ENABLE:RW:0:1:=0x00
#define               DENALI_CTL_60_DATA 0x00000005 // LP_ARB_STATE:RD:24:4:=0x00 LP_STATE:RD:16:6:=0x00 LP_CMD:WR:8:8:=0x00 CKSRX_F1:RW:0:8:=0x05
#define               DENALI_CTL_61_DATA 0x00000000 // LP_AUTO_MEM_GATE_EN:RW:16:2:=0x00 LP_AUTO_EXIT_EN:RW:8:3:=0x00 LP_AUTO_ENTRY_EN:RW:0:3:=0x00
#define               DENALI_CTL_62_DATA 0x00000000 // LP_AUTO_SR_MC_GATE_IDLE:RW:24:8:=0x00 LP_AUTO_SR_IDLE:RW:16:8:=0x00 LP_AUTO_PD_IDLE:RW:0:12:=0x0000
#define               DENALI_CTL_63_DATA 0x10020000 // TDFI_INIT_START_F0:RW:24:8:=0x10 FREQ_CHANGE_DLL_OFF:RW:16:2:=0x02 FREQ_CHANGE_ENABLE:RW:8:1:=0x01 RESERVED:RW:0:8:=0x00
#define               DENALI_CTL_64_DATA 0x00100400 // TDFI_INIT_START_F1:RW:16:8:=0x10 TDFI_INIT_COMPLETE_F0:RW:0:16:=0x0400
#define               DENALI_CTL_65_DATA 0x00000400 // DFS_PHY_REG_WRITE_EN:RW:24:1:=0x00 CURRENT_REG_COPY:RD:16:1:=0x00 TDFI_INIT_COMPLETE_F1:RW:0:16:=0x0400
#define              DENALI_CTL_66_DATA 0x00000100 // DFS_PHY_REG_WRITE_ADDR:RW:0:32:=0x00000100
#define              DENALI_CTL_67_DATA 0x00000000 // DFS_PHY_REG_WRITE_DATA_F0:RW:0:32:=0x00000000
#define              DENALI_CTL_68_DATA 0x00000001 // DFS_PHY_REG_WRITE_DATA_F1:RW:0:32:=0x00000001
#define              DENALI_CTL_69_DATA 0x00000000 // DFS_PHY_REG_WRITE_MASK:RW:0:4:=0x00
#define              DENALI_CTL_70_DATA 0x00000000 // WRITE_MODEREG:RW+:0:26:=0x00000000
#define              DENALI_CTL_71_DATA 0x00000000 // READ_MPR:RW+:16:4:=0x00 RESERVED:RW:8:1:=0x00 MRW_STATUS:RD:0:8:=0x00
#define              DENALI_CTL_72_DATA 0x00000000 // MPRR_DATA_0:RD:0:40:=0x00000000
#define              DENALI_CTL_73_DATA 0x00000000 // MPRR_DATA_0:RD:0:40:=0x00
#define              DENALI_CTL_74_DATA 0x00000000 // MPRR_DATA_1:RD:0:40:=0x00000000
#define              DENALI_CTL_75_DATA 0x00000000 // MPRR_DATA_1:RD:0:40:=0x00
#define              DENALI_CTL_76_DATA 0x00000000 // MPRR_DATA_2:RD:0:40:=0x00000000
#define              DENALI_CTL_77_DATA 0x00000000 // MPRR_DATA_2:RD:0:40:=0x00
#define              DENALI_CTL_78_DATA 0x00000000 // MPRR_DATA_3:RD:0:40:=0x00000000

// NOTE: The Cadence DDR Controller does not burst chop mode (BC4), interleaving, geardown mode or data bus inversion (DBI)

#define             DENALI_CTL_79_DATA 0x00431000  // MR0_DATA_F0_0:RW:8:17:=0x004310 MPRR_DATA_3:RD:0:40:=0x00  // WR and RTP( A11:A9), DLL Reset (A8),  CAS Latency (A6:A4,A2), Read Burst Type (A3), Burst Length (A1:A0)

// lior
#define MC_DDR_DLL_ENABLE   ((UINT32)1<<0)
#define MC_DDR_DRV_48       ((UINT32)1<<1)
#define MC_DDR_DRV_34       ((UINT32)0<<1)
#define MC_DDR_AL_DISABLE   ((UINT32)0<<3) // 00:Disable, 10:CL-2, 01:CL-1
#define MC_DDR_WL_ENABLE    ((UINT32)1<<7)
#define MC_DDR_ODT_NO       ((UINT32)0<<8)
#define MC_DDR_ODT_60       ((UINT32)1<<8)
#define MC_DDR_ODT_120      ((UINT32)2<<8)
#define MC_DDR_ODT_40       ((UINT32)3<<8)
#define MC_DDR_ODT_240      ((UINT32)4<<8)
#define MC_DDR_ODT_48       ((UINT32)5<<8)
#define MC_DDR_ODT_80       ((UINT32)6<<8)
#define MC_DDR_ODT_34       ((UINT32)7<<8)

#define MC_MR1              ((MC_DDR_DLL_ENABLE|MC_DDR_DRV_34|MC_DDR_ODT_60)&0xFFFF)       
#define              DENALI_CTL_80_DATA  (MC_MR1) // MR1_DATA_F0_0 // DLL, DRV and ODT


#define              DENALI_CTL_81_DATA 0x000040D0 // MR2_DATA_F0_0:RW:0:17:=0x000000 // Dynamic ODT Off, CAS Write Latency = 11, Auto Self Refresh, Write CRC disable 


#define              DENALI_CTL_82_DATA 0x00000004 // MR0_DATA_F1_0:RW:0:17:=0x000004 
#define              DENALI_CTL_83_DATA 0x00000000 // MR1_DATA_F1_0:RW:0:17:=0x000000 
#define              DENALI_CTL_84_DATA 0x00000000 // MR2_DATA_F1_0:RW:0:17:=0x000000
#define              DENALI_CTL_85_DATA 0x00000000 // MRSINGLE_DATA_0:RW:0:17:=0x000000
#define              DENALI_CTL_86_DATA 0x00004000 // MR3_DATA_F0_0:RW:0:17:=0x000200
#define              DENALI_CTL_87_DATA 0x00000000 // MR3_DATA_F1_0:RW:0:17:=0x000200
#define              DENALI_CTL_88_DATA 0x00004000 // MR4_DATA_F0_0:RW:0:17:=0x000000
#define              DENALI_CTL_89_DATA 0x00000000 // MR4_DATA_F1_0:RW:0:17:=0x000000
#define              DENALI_CTL_90_DATA 0x00004400 // MR5_DATA_F0_0:RW:0:17:=0x000481 // Data Mask enable, Read DBI and Write DBI disable
#define              DENALI_CTL_91_DATA 0x00000400 // MR5_DATA_F1_0:RW:0:17:=0x000480
#define              DENALI_CTL_92_DATA 0x00000417 // MR6_DATA_F0_0:RW:0:17:=0x000417 // DDR VREF - default value 
#define              DENALI_CTL_93_DATA 0x00000C00 // ECC_EN:RW:24:1:=0x01 MR6_DATA_F1_0:RW:0:17:=0x000400
#define              DENALI_CTL_94_DATA 0x00000000 // ECC_DISABLE_W_UC_ERR:RW:24:1:=0x00 XOR_CHECK_BITS:RW:8:14:=0x0000 FWC:WR:0:1:=0x00
#define              DENALI_CTL_95_DATA 0x00000000 // ECC_U_ADDR:RD:0:32:=0x00000000
#define              DENALI_CTL_96_DATA 0x00000000 // ECC_U_SYND:RD:0:7:=0x00
#define              DENALI_CTL_97_DATA 0x00000000 // ECC_U_DATA:RD:0:32:=0x00000000
#define              DENALI_CTL_98_DATA 0x00000000 // ECC_C_ADDR:RD:0:32:=0x00000000
#define              DENALI_CTL_99_DATA 0x00000000 // ECC_C_SYND:RD:0:7:=0x00
#define              DENALI_CTL_100_DATA 0x00000000 // ECC_C_DATA:RD:0:32:=0x00000000
#define              DENALI_CTL_101_DATA 0x00000000 // ECC_C_ID:RD:16:14:=0x0000 ECC_U_ID:RD:0:14:=0x0000
#define              DENALI_CTL_102_DATA 0x00040000 // ZQINIT_F0:RW_D:8:12:=0x0400 LONG_COUNT_MASK:RW:0:5:=0x00
#define              DENALI_CTL_103_DATA 0x00800200 // ZQCS_F0:RW:16:12:=0x0080 ZQCL_F0:RW:0:12:=0x0200
#define              DENALI_CTL_104_DATA 0x02000800 // ZQCL_F1:RW:16:12:=0x0200 ZQINIT_F1:RW_D:0:12:=0x0400
#define              DENALI_CTL_105_DATA 0x02000080 // ZQ_ON_SREF_EXIT:RW:24:2:=0x02 ZQ_REQ:WR:16:2:=0x00 ZQCS_F1:RW:0:12:=0x0080
#define              DENALI_CTL_106_DATA 0x00000040 // ZQ_INTERVAL:RW:0:32:=0x00000040
#define              DENALI_CTL_107_DATA 0x01010100 // COL_DIFF:RW:24:4:=0x01 ROW_DIFF:RW:16:3:=0x01 BANK_DIFF:RW:8:2:=0x01 ZQ_IN_PROGRESS:RD:0:1:=0x00
#define              DENALI_CTL_108_DATA 0xFF0A0000 // AGE_COUNT:RW:24:8:=0xff APREBIT:RW_D:16:4:=0x0a RESERVED:RW:8:1:=0x00 RESERVED:RW:0:5:=0x00
#define              DENALI_CTL_109_DATA 0x010101FF // BANK_SPLIT_EN:RW:24:1:=0x01 RESERVED:RW:16:1:=0x01 ADDR_CMP_EN:RW:8:1:=0x01 COMMAND_AGE_COUNT:RW:0:8:=0xff
#define              DENALI_CTL_110_DATA 0x01010101 // RW_SAME_PAGE_EN:RW:24:1:=0x01 RW_SAME_EN:RW:16:1:=0x01 PRIORITY_EN:RW:8:1:=0x01 PLACEMENT_EN:RW:0:1:=0x01
#define              DENALI_CTL_111_DATA 0x01010301 // DISABLE_RD_INTERLEAVE:RW:24:1:=0x00 SWAP_EN:RW:16:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:8:4:=0x0b DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:0:2:=0x01
#define              DENALI_CTL_112_DATA 0x00000C00 // MEMDATA_RATIO_0:RW:24:3:=0x00 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c INHIBIT_DRAM_CMD:RW:0:1:=0x00
#define              DENALI_CTL_113_DATA 0x00000000 // CONTROLLER_BUSY:RD:24:1:=0x00 WR_ORDER_REQ:RW:16:2:=0x00 IN_ORDER_ACCEPT:RW:8:1:=0x00 Q_FULLNESS:RW:0:4:=0x00
#define              DENALI_CTL_114_DATA 0x01000100 // RD_PREAMBLE_TRAINING_EN:RW:24:1:=0x01 PREAMBLE_SUPPORT:RW:16:2:=0x00 CTRLUPD_REQ_PER_AREF_EN:RW:8:1:=0x01 CTRLUPD_REQ:WR:0:1:=0x00
#define              DENALI_CTL_115_DATA 0x01000000 // BG_ROTATE_EN:RW:24:1:=0x01 DFI_ERROR_INFO:RD:8:16:=0x0000 DFI_ERROR:RD:0:4:=0x00
#define              DENALI_CTL_116_DATA 0x00000000 // INT_STATUS:RD:0:28:=0x00000000
#define              DENALI_CTL_117_DATA 0x00000000 // INT_ACK:WR:0:27:=0x00000000
#define              DENALI_CTL_118_DATA 0x00000000 // INT_MASK:RW:0:28:=0x00000000
#define              DENALI_CTL_119_DATA 0x00000000 // OUT_OF_RANGE_ADDR:RD:0:32:=0x00000000
#define              DENALI_CTL_120_DATA 0x00000000 // OUT_OF_RANGE_SOURCE_ID:RD:16:14:=0x0000 OUT_OF_RANGE_TYPE:RD:8:6:=0x00 OUT_OF_RANGE_LENGTH:RD:0:7:=0x00
#define              DENALI_CTL_121_DATA 0x00000000 // PORT_CMD_ERROR_ADDR:RD:0:32:=0x00000000
#define              DENALI_CTL_122_DATA 0x08000000 // TODTL_2CMD_F0:RW:24:5:=0x08 PORT_CMD_ERROR_TYPE:RD:16:2:=0x00 PORT_CMD_ERROR_ID:RD:0:14:=0x0000
#define              DENALI_CTL_123_DATA 0x01010608 // ODT_EN_F1:RW:24:1:=0x01 ODT_EN_F0:RW:16:1:=0x01 TODTH_WR:RW:8:4:=0x06 TODTL_2CMD_F1:RW:0:5:=0x08
//#define              DENALI_CTL_124_DATA 0x02020000 // R2W_SAMECS_DLY_F1:RW_D:24:3:=0x02 R2W_SAMECS_DLY_F0:RW_D:16:3:=0x02 R2R_SAMECS_DLY:RW:8:3:=0x00 RESERVED:RW:0:5:=0x00
#define              DENALI_CTL_124_DATA 0x04040000 // for SVB that DDR4 is far from BMC, add R2W delay 
#define              DENALI_CTL_125_DATA 0x00000000 // SWLVL_LOAD:WR:24:1:=0x00 SW_LEVELING_MODE:RW:16:2:=0x00 W2W_SAMECS_DLY:RW:8:3:=0x00 W2R_SAMECS_DLY:RW:0:3:=0x00
#define              DENALI_CTL_126_DATA 0x00000000 // SWLVL_RESP_0:RD:24:1:=0x00 SWLVL_OP_DONE:RD:16:1:=0x00 SWLVL_EXIT:WR:8:1:=0x00 SWLVL_START:WR:0:1:=0x00
#define              DENALI_CTL_127_DATA 0x00000000 // WRLVL_CS:RW:24:1:=0x00 WRLVL_REQ:WR:16:1:=0x00 SWLVL_RESP_2:RD:8:1:=0x00 SWLVL_RESP_1:RD:0:1:=0x00
#define              DENALI_CTL_128_DATA 0x0000280D // WRLVL_EN:RW:16:1:=0x00 WLMRD:RW:8:6:=0x28 WLDQSEN:RW:0:6:=0x0d
#define              DENALI_CTL_129_DATA 0x00010000 // WRLVL_PERIODIC:RW:24:1:=0x00 DFI_PHY_WRLVL_MODE:RW:16:1:=0x01 WRLVL_INTERVAL:RW:0:16:=0x0000
#define              DENALI_CTL_130_DATA 0x00010000 // WRLVL_ERROR_STATUS:RD:24:2:=0x00 WRLVL_AREF_EN:RW:16:1:=0x01 WRLVL_RESP_MASK:RW:8:3:=0x00 WRLVL_ON_SREF_EXIT:RW:0:1:=0x00
#define              DENALI_CTL_131_DATA 0x00000000 // RDLVL_CS:RW:16:1:=0x00 RDLVL_GATE_REQ:WR:8:1:=0x00 RDLVL_REQ:WR:0:1:=0x00
#define              DENALI_CTL_132_DATA 0x00000000 // RDLVL_PAT_0:RW:0:32:=0x00000000
#define              DENALI_CTL_133_DATA 0x00000000 // RDLVL_FORMAT_0:RW:0:2:=0x00
#define              DENALI_CTL_134_DATA 0x00000000 // RDLVL_PAT_1:RW:0:32:=0x00000000
#define              DENALI_CTL_135_DATA 0x00000000 // RDLVL_FORMAT_1:RW:0:2:=0x00
#define              DENALI_CTL_136_DATA 0x00000000 // RDLVL_PAT_2:RW:0:32:=0x00000000
#define              DENALI_CTL_137_DATA 0x00000000 // RDLVL_FORMAT_2:RW:0:2:=0x00
#define              DENALI_CTL_138_DATA 0x00000000 // RDLVL_PAT_3:RW:0:32:=0x00000000
#define              DENALI_CTL_139_DATA 0x01000000 // DFI_PHY_RDLVL_MODE:RW:24:1:=0x01 RDLVL_GATE_SEQ_EN:RW:16:4:=0x00 RDLVL_SEQ_EN:RW:8:4:=0x00 RDLVL_FORMAT_3:RW:0:2:=0x00
#define              DENALI_CTL_140_DATA 0x00000001 // RDLVL_GATE_PERIODIC:RW:24:1:=0x00 RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 RDLVL_PERIODIC:RW:8:1:=0x00 DFI_PHY_RDLVL_GATE_MODE:RW:0:1:=0x01
#define              DENALI_CTL_141_DATA 0x00010100 // VREF_EN:RW:24:1:=0x00 VREF_CS:RW:16:1:=0x01 RDLVL_AREF_EN:RW:8:1:=0x01 RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
#define              DENALI_CTL_142_DATA 0x67670000 // VREF_VAL_DEV1_0_F0:RW:24:7:=0x67 VREF_VAL_DEV0_0_F0:RW:16:7:=0x67 VREF_DFS_EN:RW:8:1:=0x00 VREF_PDA_EN:RW:0:1:=0x00
#define              DENALI_CTL_143_DATA 0x67676767 // VREF_VAL_DEV0_0_F1:RW:24:7:=0x67 VREF_VAL_ECC_DEV0_0_F0:RW:16:7:=0x67 VREF_VAL_DEV3_0_F0:RW:8:7:=0x67 VREF_VAL_DEV2_0_F0:RW:0:7:=0x67
#define              DENALI_CTL_144_DATA 0x67676767 // VREF_VAL_ECC_DEV0_0_F1:RW:24:7:=0x67 VREF_VAL_DEV3_0_F1:RW:16:7:=0x67 VREF_VAL_DEV2_0_F1:RW:8:7:=0x67 VREF_VAL_DEV1_0_F1:RW:0:7:=0x67

#define              DENALI_CTL_145_DATA 0x030F030F // AHB5_RDLEN:RW:24:4:=0x0f AHB5_WRLEN:RW:16:4:=0x0f AHB4_RDLEN:RW:8:4:=0x0f AHB4_WRLEN:RW:0:4:=0x0f
#define              DENALI_CTL_146_DATA 0x030F030F // AHB7_RDLEN:RW:24:4:=0x0f AHB7_WRLEN:RW:16:4:=0x0f AHB6_RDLEN:RW:8:4:=0x0f AHB6_WRLEN:RW:0:4:=0x0f
#define              DENALI_CTL_147_DATA 0x030F030F // AHB9_RDLEN:RW:24:4:=0x0f AHB9_WRLEN:RW:16:4:=0x0f AHB8_RDLEN:RW:8:4:=0x0f AHB8_WRLEN:RW:0:4:=0x0f
#define              DENALI_CTL_148_DATA 0x030F030F // AHB11_RDLEN:RW:24:4:=0x0f AHB11_WRLEN:RW:16:4:=0x0f AHB10_RDLEN:RW:8:4:=0x0f AHB10_WRLEN:RW:0:4:=0x0f
#define              DENALI_CTL_149_DATA 0x030F030F // AHB13_RDLEN:RW:24:4:=0x0f AHB13_WRLEN:RW:16:4:=0x0f AHB12_RDLEN:RW:8:4:=0x0f AHB12_WRLEN:RW:0:4:=0x0f
#define              DENALI_CTL_150_DATA 0x03010F0F // AXI0_R_PRIORITY:RW:24:3:=0x07 AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AHB14_RDLEN:RW:8:4:=0x0f AHB14_WRLEN:RW:0:4:=0x0f
#define              DENALI_CTL_151_DATA 0x02010003 // AXI1_R_PRIORITY:RW:24:3:=0x07 AXI1_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI0_FIFO_TYPE_REG:RW:8:2:=0x00 AXI0_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_152_DATA 0x02010002 // AXI2_R_PRIORITY:RW:24:3:=0x07 AXI2_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI1_FIFO_TYPE_REG:RW:8:2:=0x00 AXI1_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_153_DATA 0x02010002 // AXI3_R_PRIORITY:RW:24:3:=0x07 AXI3_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI2_FIFO_TYPE_REG:RW:8:2:=0x00 AXI2_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_154_DATA 0x01010002 // AXI4_R_PRIORITY:RW:24:3:=0x07 AXI4_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI3_FIFO_TYPE_REG:RW:8:2:=0x00 AXI3_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_155_DATA 0x01010001 // AXI5_R_PRIORITY:RW:24:3:=0x07 AXI5_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI4_FIFO_TYPE_REG:RW:8:2:=0x00 AXI4_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_156_DATA 0x00010001 // AXI6_R_PRIORITY:RW:24:3:=0x07 AXI6_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI5_FIFO_TYPE_REG:RW:8:2:=0x00 AXI5_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_157_DATA 0x00010000 // AXI7_R_PRIORITY:RW:24:3:=0x07 AXI7_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI6_FIFO_TYPE_REG:RW:8:2:=0x00 AXI6_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_158_DATA 0x00010000 // AXI8_R_PRIORITY:RW:24:3:=0x07 AXI8_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI7_FIFO_TYPE_REG:RW:8:2:=0x00 AXI7_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_159_DATA 0x00010000 // AXI9_R_PRIORITY:RW:24:3:=0x07 AXI9_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI8_FIFO_TYPE_REG:RW:8:2:=0x00 AXI8_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_160_DATA 0x02010000 // AXI10_R_PRIORITY:RW:24:3:=0x07 AXI10_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI9_FIFO_TYPE_REG:RW:8:2:=0x00 AXI9_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_161_DATA 0x02010002 // AXI11_R_PRIORITY:RW:24:3:=0x07 AXI11_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI10_FIFO_TYPE_REG:RW:8:2:=0x00 AXI10_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_162_DATA 0x02010002 // AXI12_R_PRIORITY:RW:24:3:=0x07 AXI12_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI11_FIFO_TYPE_REG:RW:8:2:=0x00 AXI11_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_163_DATA 0x07000002 // AXI13_R_PRIORITY:RW:24:3:=0x07 AXI13_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI12_FIFO_TYPE_REG:RW:8:2:=0x00 AXI12_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_164_DATA 0x07000007 // AXI14_R_PRIORITY:RW:24:3:=0x07 AXI14_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI13_FIFO_TYPE_REG:RW:8:2:=0x00 AXI13_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_165_DATA 0x00000007 // AXI_ALIGNED_STROBE_DISABLE:RW:16:15:=0x0000 AXI14_FIFO_TYPE_REG:RW:8:2:=0x00 AXI14_W_PRIORITY:RW:0:3:=0x07
#define              DENALI_CTL_166_DATA 0x07000000 // AXI0_PRIORITY0_RELATIVE_PRIORITY:RW:24:4:=0x0f WRR_PARAM_VALUE_ERR:RD:16:4:=0x00 WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING:RW:8:7:=0x00 WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL:RW:0:1:=0x00
#define              DENALI_CTL_167_DATA 0x07070707 // AXI0_PRIORITY4_RELATIVE_PRIORITY:RW:24:4:=0x0f AXI0_PRIORITY3_RELATIVE_PRIORITY:RW:16:4:=0x0f AXI0_PRIORITY2_RELATIVE_PRIORITY:RW:8:4:=0x0f AXI0_PRIORITY1_RELATIVE_PRIORITY:RW:0:4:=0x0f
#define              DENALI_CTL_168_DATA 0x00070707 // AXI0_PORT_ORDERING:RW:24:4:=0x00 AXI0_PRIORITY7_RELATIVE_PRIORITY:RW:16:4:=0x0f AXI0_PRIORITY6_RELATIVE_PRIORITY:RW:8:4:=0x0f AXI0_PRIORITY5_RELATIVE_PRIORITY:RW:0:4:=0x0f
#define              DENALI_CTL_169_DATA 0x0A0A0064 // AXI1_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x0e AXI1_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x0e AXI0_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_170_DATA 0x0A0A0A0A // AXI1_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x0e AXI1_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x0e AXI1_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x0e AXI1_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x0e
#define              DENALI_CTL_171_DATA 0x00000A0A // AXI1_PORT_ORDERING:RW:16:4:=0x01 AXI1_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x0e AXI1_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x0e
#define              DENALI_CTL_172_DATA 0x05050064 // AXI2_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x0d AXI2_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x0d AXI1_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_173_DATA 0x05050505 // AXI2_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x0d AXI2_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x0d AXI2_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x0d AXI2_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x0d
#define              DENALI_CTL_174_DATA 0x00000505 // AXI2_PORT_ORDERING:RW:16:4:=0x02 AXI2_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x0d AXI2_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x0d
#define              DENALI_CTL_175_DATA 0x01010064 // AXI3_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x0c AXI3_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x0c AXI2_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_176_DATA 0x01010101 // AXI3_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x0c AXI3_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x0c AXI3_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x0c AXI3_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x0c
#define              DENALI_CTL_177_DATA 0x00000101 // AXI3_PORT_ORDERING:RW:16:4:=0x03 AXI3_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x0c AXI3_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x0c
#define              DENALI_CTL_178_DATA 0x01010064 // AXI4_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x0b AXI4_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x0b AXI3_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_179_DATA 0x01010101 // AXI4_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x0b AXI4_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x0b AXI4_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x0b AXI4_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x0b
#define              DENALI_CTL_180_DATA 0x00000101 // AXI4_PORT_ORDERING:RW:16:4:=0x04 AXI4_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x0b AXI4_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x0b
#define              DENALI_CTL_181_DATA 0x01010064 // AXI5_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x0a AXI5_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x0a AXI4_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_182_DATA 0x01010101 // AXI5_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x0a AXI5_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x0a AXI5_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x0a AXI5_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x0a
#define              DENALI_CTL_183_DATA 0x00000101 // AXI5_PORT_ORDERING:RW:16:4:=0x05 AXI5_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x0a AXI5_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x0a
#define              DENALI_CTL_184_DATA 0x02020064 // AXI6_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x09 AXI6_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x09 AXI5_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_185_DATA 0x02020202 // AXI6_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x09 AXI6_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x09 AXI6_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x09 AXI6_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x09
#define              DENALI_CTL_186_DATA 0x00000202 // AXI6_PORT_ORDERING:RW:16:4:=0x06 AXI6_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x09 AXI6_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x09
#define              DENALI_CTL_187_DATA 0x01010064 // AXI7_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x08 AXI7_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x08 AXI6_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_188_DATA 0x01010101 // AXI7_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x08 AXI7_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x08 AXI7_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x08 AXI7_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x08
#define              DENALI_CTL_189_DATA 0x00000101 // AXI7_PORT_ORDERING:RW:16:4:=0x07 AXI7_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x08 AXI7_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x08
#define              DENALI_CTL_190_DATA 0x01010064 // AXI8_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x07 AXI8_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x07 AXI7_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_191_DATA 0x01010101 // AXI8_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x07 AXI8_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x07 AXI8_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x07 AXI8_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x07
#define              DENALI_CTL_192_DATA 0x00000101 // AXI8_PORT_ORDERING:RW:16:4:=0x08 AXI8_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x07 AXI8_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x07
#define              DENALI_CTL_193_DATA 0x08080064 // AXI9_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x06 AXI9_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x06 AXI8_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_194_DATA 0x08080808 // AXI9_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x06 AXI9_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x06 AXI9_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x06 AXI9_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x06
#define              DENALI_CTL_195_DATA 0x00000808 // AXI9_PORT_ORDERING:RW:16:4:=0x09 AXI9_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x06 AXI9_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x06
#define              DENALI_CTL_196_DATA 0x02020064 // AXI10_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x05 AXI10_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x05 AXI9_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_197_DATA 0x02020202 // AXI10_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x05 AXI10_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x05 AXI10_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x05 AXI10_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x05
#define              DENALI_CTL_198_DATA 0x00000202 // AXI10_PORT_ORDERING:RW:16:4:=0x0a AXI10_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x05 AXI10_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x05
#define              DENALI_CTL_199_DATA 0x01010064 // AXI11_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x04 AXI11_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x04 AXI10_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_200_DATA 0x01010101 // AXI11_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x04 AXI11_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x04 AXI11_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x04 AXI11_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x04
#define              DENALI_CTL_201_DATA 0x00000101 // AXI11_PORT_ORDERING:RW:16:4:=0x0b AXI11_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x04 AXI11_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x04
#define              DENALI_CTL_202_DATA 0x01010064 // AXI12_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x03 AXI12_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x03 AXI11_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_203_DATA 0x01010101 // AXI12_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x03 AXI12_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x03 AXI12_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x03 AXI12_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x03
#define              DENALI_CTL_204_DATA 0x00000101 // AXI12_PORT_ORDERING:RW:16:4:=0x0c AXI12_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x03 AXI12_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x03
#define              DENALI_CTL_205_DATA 0x02020064 // AXI13_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x02 AXI13_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x02 AXI12_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_206_DATA 0x02020202 // AXI13_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x02 AXI13_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x02 AXI13_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x02 AXI13_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x02
#define              DENALI_CTL_207_DATA 0x000D0202 // AXI13_PORT_ORDERING:RW:16:4:=0x0d AXI13_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x02 AXI13_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x02
#define              DENALI_CTL_208_DATA 0x01010064 // AXI14_PRIORITY1_RELATIVE_PRIORITY:RW:24:4:=0x01 AXI14_PRIORITY0_RELATIVE_PRIORITY:RW:16:4:=0x01 AXI13_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_209_DATA 0x01010101 // AXI14_PRIORITY5_RELATIVE_PRIORITY:RW:24:4:=0x01 AXI14_PRIORITY4_RELATIVE_PRIORITY:RW:16:4:=0x01 AXI14_PRIORITY3_RELATIVE_PRIORITY:RW:8:4:=0x01 AXI14_PRIORITY2_RELATIVE_PRIORITY:RW:0:4:=0x01
#define              DENALI_CTL_210_DATA 0x000E0101 // AXI14_PORT_ORDERING:RW:16:4:=0x0e AXI14_PRIORITY7_RELATIVE_PRIORITY:RW:8:4:=0x01 AXI14_PRIORITY6_RELATIVE_PRIORITY:RW:0:4:=0x01

#define              DENALI_CTL_211_DATA 0x00000064 // MEM_RST_VALID:RD:24:1:=0x00 CKE_STATUS:RD:16:1:=0x00 AXI14_PRIORITY_RELAX:RW:0:10:=0x0064
#define              DENALI_CTL_212_DATA 0x00000000 // TDFI_PHY_WRLAT:RD:24:7:=0x00 DLL_RST_ADJ_DLY:RW:16:8:=0x00 DLL_RST_DELAY:RW:0:16:=0x0000
//#define              DENALI_CTL_213_DATA 0x000C0E00 // TDFI_RDDATA_EN:RD:24:7:=0x00 TDFI_PHY_RDLAT_F1:RW_D:16:7:=0x0c TDFI_PHY_RDLAT_F0:RW_D:8:7:=0x0e UPDATE_ERROR_STATUS:RD:0:7:=0x00
#define              DENALI_CTL_213_DATA 0x00141400 // to fix ECC issue on the SVB. increase TDFI_PHY_RDLAT_F0 read latency from BMC to DDR device
#define              DENALI_CTL_214_DATA 0x00000000 // TDFI_CTRLUPD_MIN:RD:8:4:=0x00 DRAM_CLK_DISABLE:RW:0:1:=0x00
#define              DENALI_CTL_215_DATA 0x000030C0 // TDFI_CTRLUPD_MAX_F0:RW:0:20:=0x0030c0
#define              DENALI_CTL_216_DATA 0x00000000 // TDFI_PHYUPD_TYPE1_F0:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0_F0:RW:0:16:=0x0200
#define              DENALI_CTL_217_DATA 0x02000200 // TDFI_PHYUPD_TYPE3_F0:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2_F0:RW:0:16:=0x0200
#define              DENALI_CTL_218_DATA 0x000030C0 // TDFI_PHYUPD_RESP_F0:RW:0:20:=0x0030c0
#define              DENALI_CTL_219_DATA 0x0000F3C0 // TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x0000f3c0
#define              DENALI_CTL_220_DATA 0x00000302 // WRLAT_ADJ_F0:RW:8:7:=0x0d RDLAT_ADJ_F0:RW:0:7:=0x10
#define              DENALI_CTL_221_DATA 0x0000079E // TDFI_CTRLUPD_MAX_F1:RW:0:20:=0x00079e
#define              DENALI_CTL_222_DATA 0x02000200 // TDFI_PHYUPD_TYPE1_F1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0_F1:RW:0:16:=0x0200
#define              DENALI_CTL_223_DATA 0x02000200 // TDFI_PHYUPD_TYPE3_F1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2_F1:RW:0:16:=0x0200
#define              DENALI_CTL_224_DATA 0x0000079E // TDFI_PHYUPD_RESP_F1:RW:0:20:=0x00079e
#define              DENALI_CTL_225_DATA 0x00002616 // TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x00002616
#define              DENALI_CTL_226_DATA 0x02020400 // TDFI_CTRL_DELAY_F1:RW_D:24:4:=0x02 TDFI_CTRL_DELAY_F0:RW_D:16:4:=0x02 WRLAT_ADJ_F1:RW:8:7:=0x09 RDLAT_ADJ_F1:RW:0:7:=0x09
#define              DENALI_CTL_227_DATA 0x000A0100 // TDFI_WRLVL_EN:RW:16:8:=0x0a TDFI_DRAM_CLK_ENABLE:RW:8:4:=0x01 TDFI_DRAM_CLK_DISABLE:RW:0:4:=0x00
#define              DENALI_CTL_228_DATA 0x0000000A // TDFI_WRLVL_WW:RW:0:10:=0x000a
#define              DENALI_CTL_229_DATA 0x00000000 // TDFI_WRLVL_RESP:RW:0:32:=0x00000000
#define              DENALI_CTL_230_DATA 0x00000000 // TDFI_WRLVL_MAX:RW:0:32:=0x00000000
#define              DENALI_CTL_231_DATA 0x00000F0A // TDFI_RDLVL_RR:RW:8:10:=0x000f TDFI_RDLVL_EN:RW:0:8:=0x0a
#define              DENALI_CTL_232_DATA 0x00000000 // TDFI_RDLVL_RESP:RW:0:32:=0x00000000
#define              DENALI_CTL_233_DATA 0x00000000 // RDLVL_GATE_EN:RW:16:1:=0x00 RDLVL_EN:RW:8:1:=0x00 RDLVL_RESP_MASK:RW:0:3:=0x00
#define              DENALI_CTL_234_DATA 0x00000000 // TDFI_RDLVL_MAX:RW:0:32:=0x00000000
#define              DENALI_CTL_235_DATA 0x00000000 // RDLVL_INTERVAL:RW:8:16:=0x0000 RDLVL_ERROR_STATUS:RD:0:2:=0x00
#define              DENALI_CTL_236_DATA 0x0B030000 // TDFI_RDCSLAT_F0:RW:24:7:=0x0b TDFI_PHY_WRDATA:RW:16:3:=0x01 RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
#define              DENALI_CTL_237_DATA 0x0008090C // TDFI_PARIN_LAT:RW:24:3:=0x00 TDFI_WRCSLAT_F1:RW:16:7:=0x08 TDFI_RDCSLAT_F1:RW:8:7:=0x09 TDFI_WRCSLAT_F0:RW:0:7:=0x0c
