
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'jonny' on host 'laptop-ofsepo5t' (Windows NT_amd64 version 6.2) on Mon Apr 14 16:52:11 -0500 2025
INFO: [HLS 200-10] In directory 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project chol 
INFO: [HLS 200-10] Opening project 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol'.
INFO: [HLS 200-1510] Running: set_top top 
INFO: [HLS 200-1510] Running: add_files chol.cpp 
INFO: [HLS 200-10] Adding design file 'chol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files chol.h 
INFO: [HLS 200-10] Adding design file 'chol.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb chol_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'chol_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 192.973 MB.
INFO: [HLS 200-10] Analyzing design file 'chol.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored (chol.cpp:14:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 106.743 seconds; current allocated memory: 206.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 215,256 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,650 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,103 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,845 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,845 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,946 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,946 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,946 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,946 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,073 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,073 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,946 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,946 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,946 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,226 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,058 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/128x128/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'PE(ap_uint<8>, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&)' (chol.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'PE_last(hls::stream<float, 0>&, hls::stream<float, 0>&)' (chol.cpp:66:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_12_2> at chol.cpp:12:21 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 60.601 seconds; current allocated memory: 207.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 207.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.213 seconds; current allocated memory: 237.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.732 seconds; current allocated memory: 259.418 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 127 for loop 'loop_div' (chol.cpp:26:14) in function 'PE128'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 127 for loop 'loop_div' (chol.cpp:26:14) in function 'PE128'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 127 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE128'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 127 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE128'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 127 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE128'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 127 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE128'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 28 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.99227'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.99227'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 28 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.99227'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.99227'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 28 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.99227'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.99227'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 29 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.98226'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 29 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.98226'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 29 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.98226'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 29 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.98226'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 29 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.98226'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 29 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.98226'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 30 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.97225'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.97225'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 30 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.97225'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.97225'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 30 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.97225'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.97225'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 31 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.96224'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.96224'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 31 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.96224'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.96224'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 31 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.96224'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.96224'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 32 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.95223'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.95223'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 32 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.95223'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.95223'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 32 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.95223'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.95223'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 33 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.94222'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 33 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.94222'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 33 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.94222'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 33 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.94222'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 33 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.94222'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 33 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.94222'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 34 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.93221'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 34 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.93221'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 34 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.93221'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 34 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.93221'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 34 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.93221'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 34 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.93221'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 35 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.92220'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 35 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.92220'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 35 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.92220'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 35 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.92220'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 35 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.92220'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 35 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.92220'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 118 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.9137'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 118 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.9137'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 118 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.9137'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 118 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.9137'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 118 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.9137'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 118 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.9137'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 36 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.91219'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 36 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.91219'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 36 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.91219'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 36 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.91219'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 36 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.91219'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 36 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.91219'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 37 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.90218'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 37 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.90218'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 37 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.90218'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 37 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.90218'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 37 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.90218'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 37 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.90218'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 38 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.89217'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 38 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.89217'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 38 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.89217'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 38 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.89217'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 38 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.89217'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 38 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.89217'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 39 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.88216'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 39 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.88216'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 39 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.88216'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 39 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.88216'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 39 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.88216'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 39 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.88216'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 40 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.87215'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 40 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.87215'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 40 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.87215'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 40 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.87215'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 40 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.87215'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 40 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.87215'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 41 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.86214'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 41 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.86214'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 41 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.86214'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 41 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.86214'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 41 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.86214'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 41 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.86214'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 42 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.85213'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 42 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.85213'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 42 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.85213'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 42 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.85213'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 42 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.85213'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 42 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.85213'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 43 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.84212'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 43 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.84212'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 43 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.84212'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 43 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.84212'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 43 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.84212'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 43 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.84212'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 44 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.83211'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 44 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.83211'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 44 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.83211'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 44 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.83211'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 44 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.83211'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 44 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.83211'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 45 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.82210'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 45 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.82210'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 45 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.82210'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 45 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.82210'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 45 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.82210'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 45 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.82210'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 119 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.8136'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 119 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.8136'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 119 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.8136'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 119 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.8136'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 119 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.8136'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 119 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.8136'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 46 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.81209'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 46 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.81209'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 46 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.81209'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 46 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.81209'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 46 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.81209'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 46 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.81209'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 47 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.80208'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 47 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.80208'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 47 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.80208'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 47 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.80208'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 47 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.80208'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 47 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.80208'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 48 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.79207'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.79207'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 48 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.79207'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.79207'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 48 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.79207'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.79207'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 49 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.78206'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 49 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.78206'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 49 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.78206'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 49 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.78206'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 49 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.78206'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 49 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.78206'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 50 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.77205'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 50 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.77205'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 50 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.77205'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 50 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.77205'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 50 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.77205'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 50 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.77205'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 51 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.76204'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 51 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.76204'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 51 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.76204'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 51 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.76204'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 51 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.76204'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 51 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.76204'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 52 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.75203'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 52 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.75203'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 52 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.75203'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 52 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.75203'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 52 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.75203'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 52 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.75203'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 53 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.74202'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 53 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.74202'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 53 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.74202'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 53 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.74202'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 53 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.74202'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 53 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.74202'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 54 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.73201'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 54 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.73201'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 54 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.73201'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 54 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.73201'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 54 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.73201'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 54 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.73201'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 55 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.72200'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 55 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.72200'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 55 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.72200'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 55 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.72200'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 55 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.72200'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 55 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.72200'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 120 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.7135'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 120 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.7135'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 120 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.7135'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 120 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.7135'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 120 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.7135'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 120 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.7135'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 56 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.71199'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 56 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.71199'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 56 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.71199'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 56 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.71199'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 56 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.71199'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 56 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.71199'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 57 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.70198'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 57 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.70198'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 57 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.70198'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 57 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.70198'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 57 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.70198'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 57 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.70198'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 58 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.69197'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 58 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.69197'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 58 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.69197'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 58 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.69197'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 58 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.69197'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 58 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.69197'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 59 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.68196'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 59 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.68196'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 59 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.68196'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 59 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.68196'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 59 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.68196'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 59 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.68196'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 60 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.67195'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.67195'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 60 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.67195'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.67195'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 60 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.67195'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.67195'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 61 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.66194'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 61 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.66194'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 61 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.66194'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 61 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.66194'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 61 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.66194'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 61 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.66194'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 62 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.65193'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 62 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.65193'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 62 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.65193'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 62 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.65193'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 62 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.65193'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 62 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.65193'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 63 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.64192'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 63 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.64192'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 63 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.64192'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 63 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.64192'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 63 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.64192'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 63 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.64192'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 64 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.63191'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.63191'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 64 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.63191'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.63191'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 64 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.63191'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.63191'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 65 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.62190'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 65 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.62190'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 65 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.62190'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 65 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.62190'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 65 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.62190'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 65 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.62190'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 121 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.6134'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 121 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.6134'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 121 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.6134'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 121 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.6134'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 121 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.6134'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 121 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.6134'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 66 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.61189'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 66 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.61189'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 66 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.61189'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 66 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.61189'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 66 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.61189'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 66 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.61189'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 67 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.60188'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 67 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.60188'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 67 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.60188'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 67 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.60188'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 67 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.60188'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 67 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.60188'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 68 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.59187'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 68 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.59187'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 68 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.59187'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 68 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.59187'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 68 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.59187'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 68 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.59187'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 69 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.58186'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 69 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.58186'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 69 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.58186'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 69 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.58186'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 69 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.58186'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 69 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.58186'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 70 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.57185'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 70 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.57185'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 70 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.57185'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 70 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.57185'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 70 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.57185'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 70 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.57185'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 71 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.56184'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 71 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.56184'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 71 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.56184'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 71 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.56184'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 71 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.56184'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 71 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.56184'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 72 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.55183'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 72 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.55183'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 72 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.55183'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 72 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.55183'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 72 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.55183'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 72 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.55183'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 73 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.54182'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 73 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.54182'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 73 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.54182'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 73 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.54182'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 73 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.54182'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 73 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.54182'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 74 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.53181'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 74 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.53181'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 74 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.53181'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 74 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.53181'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 74 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.53181'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 74 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.53181'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 75 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.52180'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 75 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.52180'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 75 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.52180'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 75 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.52180'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 75 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.52180'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 75 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.52180'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 122 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.5133'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 122 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.5133'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 122 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.5133'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 122 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.5133'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 122 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.5133'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 122 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.5133'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 76 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.51179'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 76 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.51179'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 76 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.51179'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 76 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.51179'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 76 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.51179'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 76 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.51179'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 77 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.50178'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 77 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.50178'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 77 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.50178'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 77 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.50178'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 77 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.50178'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 77 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.50178'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 78 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.49177'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 78 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.49177'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 78 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.49177'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 78 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.49177'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 78 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.49177'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 78 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.49177'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 79 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.48176'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 79 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.48176'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 79 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.48176'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 79 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.48176'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 79 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.48176'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 79 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.48176'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 80 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.47175'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 80 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.47175'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 80 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.47175'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 80 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.47175'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 80 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.47175'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 80 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.47175'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 81 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.46174'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 81 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.46174'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 81 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.46174'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 81 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.46174'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 81 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.46174'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 81 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.46174'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 82 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.45173'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 82 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.45173'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 82 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.45173'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 82 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.45173'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 82 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.45173'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 82 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.45173'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 83 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.44172'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 83 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.44172'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 83 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.44172'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 83 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.44172'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 83 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.44172'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 83 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.44172'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 84 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.43171'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 84 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.43171'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 84 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.43171'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 84 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.43171'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 84 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.43171'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 84 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.43171'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 85 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.42170'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 85 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.42170'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 85 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.42170'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 85 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.42170'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 85 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.42170'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 85 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.42170'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 123 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.4132'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 123 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.4132'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 123 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.4132'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 123 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.4132'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 123 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.4132'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 123 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.4132'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 86 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.41169'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 86 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.41169'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 86 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.41169'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 86 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.41169'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 86 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.41169'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 86 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.41169'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 87 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.40168'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 87 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.40168'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 87 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.40168'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 87 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.40168'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 87 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.40168'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 87 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.40168'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 88 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.39167'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 88 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.39167'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 88 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.39167'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 88 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.39167'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 88 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.39167'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 88 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.39167'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 89 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.38166'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 89 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.38166'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 89 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.38166'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 89 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.38166'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 89 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.38166'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 89 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.38166'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 90 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.37165'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 90 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.37165'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 90 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.37165'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 90 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.37165'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 90 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.37165'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 90 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.37165'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 91 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.36164'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 91 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.36164'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 91 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.36164'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 91 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.36164'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 91 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.36164'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 91 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.36164'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 92 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.35163'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 92 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.35163'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 92 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.35163'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 92 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.35163'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 92 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.35163'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 92 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.35163'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 93 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.34162'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 93 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.34162'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 93 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.34162'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 93 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.34162'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 93 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.34162'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 93 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.34162'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 94 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.33161'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 94 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.33161'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 94 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.33161'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 94 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.33161'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 94 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.33161'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 94 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.33161'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 95 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.32160'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 95 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.32160'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 95 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.32160'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 95 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.32160'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 95 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.32160'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 95 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.32160'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 124 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3131'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 124 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3131'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 124 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3131'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 124 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3131'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 124 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3131'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 124 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3131'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 96 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.31159'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 96 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.31159'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 96 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.31159'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 96 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.31159'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 96 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.31159'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 96 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.31159'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 97 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.30158'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 97 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.30158'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 97 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.30158'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 97 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.30158'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 97 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.30158'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 97 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.30158'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 98 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.29157'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 98 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.29157'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 98 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.29157'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 98 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.29157'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 98 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.29157'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 98 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.29157'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 99 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.28156'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 99 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.28156'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 99 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.28156'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 99 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.28156'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 99 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.28156'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 99 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.28156'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 100 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.27155'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 100 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.27155'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 100 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.27155'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 100 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.27155'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 100 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.27155'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 100 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.27155'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 101 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.26154'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 101 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.26154'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 101 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.26154'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 101 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.26154'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 101 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.26154'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 101 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.26154'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 102 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.25153'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 102 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.25153'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 102 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.25153'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 102 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.25153'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 102 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.25153'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 102 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.25153'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 103 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.24152'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 103 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.24152'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 103 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.24152'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 103 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.24152'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 103 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.24152'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 103 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.24152'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 104 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.23151'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 104 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.23151'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 104 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.23151'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 104 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.23151'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 104 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.23151'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 104 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.23151'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 105 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.22150'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 105 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.22150'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 105 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.22150'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 105 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.22150'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 105 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.22150'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 105 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.22150'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 125 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2130'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 125 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2130'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 125 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2130'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 125 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2130'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 125 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2130'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 125 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2130'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 106 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.21149'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 106 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.21149'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 106 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.21149'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 106 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.21149'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 106 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.21149'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 106 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.21149'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 107 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.20148'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 107 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.20148'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 107 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.20148'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 107 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.20148'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 107 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.20148'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 107 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.20148'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 108 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.19147'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 108 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.19147'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 108 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.19147'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 108 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.19147'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 108 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.19147'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 108 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.19147'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 109 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.18146'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 109 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.18146'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 109 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.18146'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 109 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.18146'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 109 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.18146'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 109 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.18146'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 110 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.17145'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 110 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.17145'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 110 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.17145'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 110 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.17145'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 110 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.17145'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 110 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.17145'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 111 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.16144'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 111 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.16144'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 111 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.16144'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 111 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.16144'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 111 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.16144'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 111 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.16144'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 112 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.15143'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 112 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.15143'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 112 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.15143'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 112 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.15143'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 112 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.15143'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 112 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.15143'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 113 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.14142'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 113 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.14142'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 113 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.14142'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 113 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.14142'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 113 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.14142'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 113 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.14142'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 114 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.13141'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 114 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.13141'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 114 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.13141'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 114 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.13141'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 114 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.13141'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 114 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.13141'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 1 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.126254'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.126254'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 1 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.126254'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.126254'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 1 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.126254'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.126254'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 2 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.125253'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.125253'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 2 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.125253'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.125253'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 2 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.125253'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.125253'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.124252'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 3 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.124252'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.124252'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 3 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.124252'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.124252'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 3 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.124252'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 4 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.123251'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.123251'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 4 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.123251'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.123251'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 4 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.123251'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.123251'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 5 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.122250'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.122250'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 5 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.122250'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.122250'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 5 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.122250'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.122250'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 115 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.12140'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 115 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.12140'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 115 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.12140'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 115 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.12140'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 115 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.12140'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 115 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.12140'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.121249'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.121249'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.121249'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.121249'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.121249'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.121249'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 7 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.120248'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.120248'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 7 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.120248'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.120248'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 7 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.120248'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.120248'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 8 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.119247'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.119247'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 8 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.119247'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.119247'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 8 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.119247'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.119247'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 9 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.118246'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.118246'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 9 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.118246'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.118246'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 9 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.118246'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.118246'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 10 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.117245'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.117245'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 10 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.117245'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.117245'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 10 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.117245'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.117245'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 11 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.116244'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 11 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.116244'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 11 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.116244'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 11 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.116244'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 11 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.116244'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 11 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.116244'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 12 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.115243'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 12 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.115243'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 12 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.115243'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 12 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.115243'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 12 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.115243'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 12 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.115243'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 13 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.114242'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 13 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.114242'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 13 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.114242'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 13 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.114242'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 13 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.114242'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 13 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.114242'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 14 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.113241'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.113241'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 14 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.113241'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.113241'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 14 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.113241'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.113241'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 126 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1129'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 126 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1129'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 126 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1129'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 126 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1129'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 126 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1129'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 126 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1129'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 15 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.112240'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 15 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.112240'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 15 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.112240'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 15 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.112240'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 15 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.112240'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 15 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.112240'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 116 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.11139'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 116 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.11139'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 116 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.11139'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 116 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.11139'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 116 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.11139'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 116 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.11139'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 16 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.111239'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.111239'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 16 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.111239'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.111239'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 16 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.111239'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.111239'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 17 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.110238'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 17 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.110238'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 17 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.110238'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 17 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.110238'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 17 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.110238'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 17 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.110238'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 18 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.109237'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.109237'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 18 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.109237'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.109237'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 18 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.109237'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.109237'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 19 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.108236'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 19 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.108236'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 19 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.108236'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 19 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.108236'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 19 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.108236'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 19 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.108236'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 20 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.107235'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 20 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.107235'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 20 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.107235'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 20 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.107235'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 20 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.107235'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 20 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.107235'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 21 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.106234'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 21 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.106234'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 21 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.106234'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 21 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.106234'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 21 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.106234'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 21 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.106234'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 22 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.105233'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 22 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.105233'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 22 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.105233'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 22 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.105233'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 22 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.105233'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 22 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.105233'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 23 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.104232'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 23 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.104232'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 23 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.104232'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 23 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.104232'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 23 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.104232'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 23 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.104232'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 24 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.103231'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 24 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.103231'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 24 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.103231'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 24 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.103231'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 24 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.103231'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 24 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.103231'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 25 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.102230'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 25 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.102230'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 25 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.102230'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 25 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.102230'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 25 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.102230'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 25 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.102230'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 117 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.10138'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 117 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.10138'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 117 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.10138'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 117 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.10138'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 117 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.10138'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 117 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.10138'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 26 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.101229'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 26 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.101229'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 26 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.101229'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 26 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.101229'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 26 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.101229'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 26 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.101229'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 27 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.100228'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 27 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.100228'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 27 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.100228'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 27 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.100228'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 27 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.100228'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 27 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.100228'.
INFO: [XFORM 203-712] Applying dataflow to function 'top' (chol.cpp:1360:9), detected/extracted 131 process function(s): 
	 'feeder'
	 'PE128'
	 'PE.1129'
	 'PE.2130'
	 'PE.3131'
	 'PE.4132'
	 'PE.5133'
	 'PE.6134'
	 'PE.7135'
	 'PE.8136'
	 'PE.9137'
	 'PE.10138'
	 'PE.11139'
	 'PE.12140'
	 'PE.13141'
	 'PE.14142'
	 'PE.15143'
	 'PE.16144'
	 'PE.17145'
	 'PE.18146'
	 'PE.19147'
	 'PE.20148'
	 'PE.21149'
	 'PE.22150'
	 'PE.23151'
	 'PE.24152'
	 'PE.25153'
	 'PE.26154'
	 'PE.27155'
	 'PE.28156'
	 'PE.29157'
	 'PE.30158'
	 'PE.31159'
	 'PE.32160'
	 'PE.33161'
	 'PE.34162'
	 'PE.35163'
	 'PE.36164'
	 'PE.37165'
	 'PE.38166'
	 'PE.39167'
	 'PE.40168'
	 'PE.41169'
	 'PE.42170'
	 'PE.43171'
	 'PE.44172'
	 'PE.45173'
	 'PE.46174'
	 'PE.47175'
	 'PE.48176'
	 'PE.49177'
	 'PE.50178'
	 'PE.51179'
	 'PE.52180'
	 'PE.53181'
	 'PE.54182'
	 'PE.55183'
	 'PE.56184'
	 'PE.57185'
	 'PE.58186'
	 'PE.59187'
	 'PE.60188'
	 'PE.61189'
	 'PE.62190'
	 'PE.63191'
	 'PE.64192'
	 'PE.65193'
	 'PE.66194'
	 'PE.67195'
	 'PE.68196'
	 'PE.69197'
	 'PE.70198'
	 'PE.71199'
	 'PE.72200'
	 'PE.73201'
	 'PE.74202'
	 'PE.75203'
	 'PE.76204'
	 'PE.77205'
	 'PE.78206'
	 'PE.79207'
	 'PE.80208'
	 'PE.81209'
	 'PE.82210'
	 'PE.83211'
	 'PE.84212'
	 'PE.85213'
	 'PE.86214'
	 'PE.87215'
	 'PE.88216'
	 'PE.89217'
	 'PE.90218'
	 'PE.91219'
	 'PE.92220'
	 'PE.93221'
	 'PE.94222'
	 'PE.95223'
	 'PE.96224'
	 'PE.97225'
	 'PE.98226'
	 'PE.99227'
	 'PE.100228'
	 'PE.101229'
	 'PE.102230'
	 'PE.103231'
	 'PE.104232'
	 'PE.105233'
	 'PE.106234'
	 'PE.107235'
	 'PE.108236'
	 'PE.109237'
	 'PE.110238'
	 'PE.111239'
	 'PE.112240'
	 'PE.113241'
	 'PE.114242'
	 'PE.115243'
	 'PE.116244'
	 'PE.117245'
	 'PE.118246'
	 'PE.119247'
	 'PE.120248'
	 'PE.121249'
	 'PE.122250'
	 'PE.123251'
	 'PE.124252'
	 'PE.125253'
	 'PE.126254'
	 'PE_last'
	 'collector'
	 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 39 seconds. CPU system time: 2 seconds. Elapsed time: 69.023 seconds; current allocated memory: 317.527 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_10_1'(chol.cpp:10:20) and 'VITIS_LOOP_12_2'(chol.cpp:12:21) in function 'feeder' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE128' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.99227' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.98226' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.97225' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.96224' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.95223' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.94222' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.93221' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.92220' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.9137' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.91219' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.90218' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.89217' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.88216' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.87215' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.86214' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.85213' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.84212' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.83211' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.82210' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.8136' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.81209' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.80208' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.79207' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.78206' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.77205' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.76204' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.75203' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.74202' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.73201' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.72200' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.7135' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.71199' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.70198' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.69197' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.68196' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.67195' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.66194' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.65193' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.64192' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.63191' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.62190' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.6134' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.61189' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.60188' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.59187' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.58186' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.57185' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.56184' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.55183' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.54182' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.53181' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.52180' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.5133' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.51179' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.50178' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.49177' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.48176' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.47175' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.46174' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.45173' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.44172' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.43171' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.42170' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.4132' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.41169' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.40168' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.39167' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.38166' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.37165' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.36164' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.35163' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.34162' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.33161' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.32160' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.3131' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.31159' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.30158' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.29157' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.28156' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.27155' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.26154' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.25153' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.24152' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.23151' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.22150' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2130' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.21149' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.20148' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.19147' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.18146' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.17145' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.16144' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.15143' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.14142' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.13141' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.126254' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.125253' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.124252' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.123251' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.122250' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.12140' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.121249' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.120248' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.119247' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.118246' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.117245' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.116244' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.115243' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.114242' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.113241' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1129' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.112240' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.11139' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.111239' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.110238' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.109237' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.108236' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.107235' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.106234' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.105233' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.104232' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.103231' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.102230' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.10138' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.101229' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.100228' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (chol.cpp:10:20) in function 'feeder'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE128'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.99227'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.98226'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.97225'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.96224'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.95223'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.94222'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.93221'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.92220'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.9137'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.91219'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.90218'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.89217'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.88216'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.87215'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.86214'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.85213'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.84212'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.83211'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.82210'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.8136'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.81209'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.80208'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.79207'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.78206'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.77205'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.76204'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.75203'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.74202'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.73201'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.72200'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.7135'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.71199'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.70198'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.69197'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.68196'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.67195'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.66194'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.65193'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.64192'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.63191'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.62190'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.6134'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.61189'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.60188'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.59187'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.58186'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.57185'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.56184'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.55183'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.54182'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.53181'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.52180'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.5133'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.51179'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.50178'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.49177'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.48176'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.47175'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.46174'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.45173'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.44172'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.43171'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.42170'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.4132'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.41169'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.40168'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.39167'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.38166'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.37165'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.36164'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.35163'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.34162'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.33161'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.32160'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.3131'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.31159'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.30158'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.29157'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.28156'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.27155'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.26154'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.25153'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.24152'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.23151'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.22150'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2130'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.21149'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.20148'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.19147'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.18146'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.17145'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.16144'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.15143'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.14142'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.13141'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.126254'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.125253'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.124252'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.123251'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.122250'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.12140'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.121249'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.120248'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.119247'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.118246'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.117245'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.116244'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.115243'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.114242'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.113241'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1129'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.112240'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.11139'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.111239'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.110238'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.109237'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.108236'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.107235'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.106234'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.105233'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.104232'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.103231'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.102230'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.10138'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.101229'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.100228'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 46 seconds. CPU system time: 4 seconds. Elapsed time: 58.294 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE.1129_Pipeline_loop_div' to 'PE_1129_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1129_Pipeline_loop1_mps_loop2_mps' to 'PE_1129_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1129' to 'PE_1129'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2130_Pipeline_loop_div' to 'PE_2130_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2130_Pipeline_loop1_mps_loop2_mps' to 'PE_2130_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2130' to 'PE_2130'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3131_Pipeline_loop_div' to 'PE_3131_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3131_Pipeline_loop1_mps_loop2_mps' to 'PE_3131_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3131' to 'PE_3131'.
WARNING: [SYN 201-103] Legalizing function name 'PE.4132_Pipeline_loop_div' to 'PE_4132_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.4132_Pipeline_loop1_mps_loop2_mps' to 'PE_4132_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.4132' to 'PE_4132'.
WARNING: [SYN 201-103] Legalizing function name 'PE.5133_Pipeline_loop_div' to 'PE_5133_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.5133_Pipeline_loop1_mps_loop2_mps' to 'PE_5133_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.5133' to 'PE_5133'.
WARNING: [SYN 201-103] Legalizing function name 'PE.6134_Pipeline_loop_div' to 'PE_6134_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.6134_Pipeline_loop1_mps_loop2_mps' to 'PE_6134_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.6134' to 'PE_6134'.
WARNING: [SYN 201-103] Legalizing function name 'PE.7135_Pipeline_loop_div' to 'PE_7135_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.7135_Pipeline_loop1_mps_loop2_mps' to 'PE_7135_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.7135' to 'PE_7135'.
WARNING: [SYN 201-103] Legalizing function name 'PE.8136_Pipeline_loop_div' to 'PE_8136_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.8136_Pipeline_loop1_mps_loop2_mps' to 'PE_8136_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.8136' to 'PE_8136'.
WARNING: [SYN 201-103] Legalizing function name 'PE.9137_Pipeline_loop_div' to 'PE_9137_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.9137_Pipeline_loop1_mps_loop2_mps' to 'PE_9137_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.9137' to 'PE_9137'.
WARNING: [SYN 201-103] Legalizing function name 'PE.10138_Pipeline_loop_div' to 'PE_10138_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.10138_Pipeline_loop1_mps_loop2_mps' to 'PE_10138_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.10138' to 'PE_10138'.
WARNING: [SYN 201-103] Legalizing function name 'PE.11139_Pipeline_loop_div' to 'PE_11139_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.11139_Pipeline_loop1_mps_loop2_mps' to 'PE_11139_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.11139' to 'PE_11139'.
WARNING: [SYN 201-103] Legalizing function name 'PE.12140_Pipeline_loop_div' to 'PE_12140_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.12140_Pipeline_loop1_mps_loop2_mps' to 'PE_12140_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.12140' to 'PE_12140'.
WARNING: [SYN 201-103] Legalizing function name 'PE.13141_Pipeline_loop_div' to 'PE_13141_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.13141_Pipeline_loop1_mps_loop2_mps' to 'PE_13141_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.13141' to 'PE_13141'.
WARNING: [SYN 201-103] Legalizing function name 'PE.14142_Pipeline_loop_div' to 'PE_14142_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.14142_Pipeline_loop1_mps_loop2_mps' to 'PE_14142_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.14142' to 'PE_14142'.
WARNING: [SYN 201-103] Legalizing function name 'PE.15143_Pipeline_loop_div' to 'PE_15143_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.15143_Pipeline_loop1_mps_loop2_mps' to 'PE_15143_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.15143' to 'PE_15143'.
WARNING: [SYN 201-103] Legalizing function name 'PE.16144_Pipeline_loop_div' to 'PE_16144_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.16144_Pipeline_loop1_mps_loop2_mps' to 'PE_16144_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.16144' to 'PE_16144'.
WARNING: [SYN 201-103] Legalizing function name 'PE.17145_Pipeline_loop_div' to 'PE_17145_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.17145_Pipeline_loop1_mps_loop2_mps' to 'PE_17145_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.17145' to 'PE_17145'.
WARNING: [SYN 201-103] Legalizing function name 'PE.18146_Pipeline_loop_div' to 'PE_18146_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.18146_Pipeline_loop1_mps_loop2_mps' to 'PE_18146_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.18146' to 'PE_18146'.
WARNING: [SYN 201-103] Legalizing function name 'PE.19147_Pipeline_loop_div' to 'PE_19147_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.19147_Pipeline_loop1_mps_loop2_mps' to 'PE_19147_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.19147' to 'PE_19147'.
WARNING: [SYN 201-103] Legalizing function name 'PE.20148_Pipeline_loop_div' to 'PE_20148_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.20148_Pipeline_loop1_mps_loop2_mps' to 'PE_20148_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.20148' to 'PE_20148'.
WARNING: [SYN 201-103] Legalizing function name 'PE.21149_Pipeline_loop_div' to 'PE_21149_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.21149_Pipeline_loop1_mps_loop2_mps' to 'PE_21149_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.21149' to 'PE_21149'.
WARNING: [SYN 201-103] Legalizing function name 'PE.22150_Pipeline_loop_div' to 'PE_22150_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.22150_Pipeline_loop1_mps_loop2_mps' to 'PE_22150_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.22150' to 'PE_22150'.
WARNING: [SYN 201-103] Legalizing function name 'PE.23151_Pipeline_loop_div' to 'PE_23151_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.23151_Pipeline_loop1_mps_loop2_mps' to 'PE_23151_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.23151' to 'PE_23151'.
WARNING: [SYN 201-103] Legalizing function name 'PE.24152_Pipeline_loop_div' to 'PE_24152_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.24152_Pipeline_loop1_mps_loop2_mps' to 'PE_24152_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.24152' to 'PE_24152'.
WARNING: [SYN 201-103] Legalizing function name 'PE.25153_Pipeline_loop_div' to 'PE_25153_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.25153_Pipeline_loop1_mps_loop2_mps' to 'PE_25153_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.25153' to 'PE_25153'.
WARNING: [SYN 201-103] Legalizing function name 'PE.26154_Pipeline_loop_div' to 'PE_26154_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.26154_Pipeline_loop1_mps_loop2_mps' to 'PE_26154_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.26154' to 'PE_26154'.
WARNING: [SYN 201-103] Legalizing function name 'PE.27155_Pipeline_loop_div' to 'PE_27155_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.27155_Pipeline_loop1_mps_loop2_mps' to 'PE_27155_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.27155' to 'PE_27155'.
WARNING: [SYN 201-103] Legalizing function name 'PE.28156_Pipeline_loop_div' to 'PE_28156_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.28156_Pipeline_loop1_mps_loop2_mps' to 'PE_28156_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.28156' to 'PE_28156'.
WARNING: [SYN 201-103] Legalizing function name 'PE.29157_Pipeline_loop_div' to 'PE_29157_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.29157_Pipeline_loop1_mps_loop2_mps' to 'PE_29157_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.29157' to 'PE_29157'.
WARNING: [SYN 201-103] Legalizing function name 'PE.30158_Pipeline_loop_div' to 'PE_30158_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.30158_Pipeline_loop1_mps_loop2_mps' to 'PE_30158_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.30158' to 'PE_30158'.
WARNING: [SYN 201-103] Legalizing function name 'PE.31159_Pipeline_loop_div' to 'PE_31159_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.31159_Pipeline_loop1_mps_loop2_mps' to 'PE_31159_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.31159' to 'PE_31159'.
WARNING: [SYN 201-103] Legalizing function name 'PE.32160_Pipeline_loop_div' to 'PE_32160_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.32160_Pipeline_loop1_mps_loop2_mps' to 'PE_32160_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.32160' to 'PE_32160'.
WARNING: [SYN 201-103] Legalizing function name 'PE.33161_Pipeline_loop_div' to 'PE_33161_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.33161_Pipeline_loop1_mps_loop2_mps' to 'PE_33161_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.33161' to 'PE_33161'.
WARNING: [SYN 201-103] Legalizing function name 'PE.34162_Pipeline_loop_div' to 'PE_34162_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.34162_Pipeline_loop1_mps_loop2_mps' to 'PE_34162_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.34162' to 'PE_34162'.
WARNING: [SYN 201-103] Legalizing function name 'PE.35163_Pipeline_loop_div' to 'PE_35163_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.35163_Pipeline_loop1_mps_loop2_mps' to 'PE_35163_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.35163' to 'PE_35163'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36164_Pipeline_loop_div' to 'PE_36164_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36164_Pipeline_loop1_mps_loop2_mps' to 'PE_36164_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36164' to 'PE_36164'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37165_Pipeline_loop_div' to 'PE_37165_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37165_Pipeline_loop1_mps_loop2_mps' to 'PE_37165_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37165' to 'PE_37165'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38166_Pipeline_loop_div' to 'PE_38166_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38166_Pipeline_loop1_mps_loop2_mps' to 'PE_38166_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38166' to 'PE_38166'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39167_Pipeline_loop_div' to 'PE_39167_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39167_Pipeline_loop1_mps_loop2_mps' to 'PE_39167_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39167' to 'PE_39167'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40168_Pipeline_loop_div' to 'PE_40168_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40168_Pipeline_loop1_mps_loop2_mps' to 'PE_40168_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40168' to 'PE_40168'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41169_Pipeline_loop_div' to 'PE_41169_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41169_Pipeline_loop1_mps_loop2_mps' to 'PE_41169_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41169' to 'PE_41169'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42170_Pipeline_loop_div' to 'PE_42170_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42170_Pipeline_loop1_mps_loop2_mps' to 'PE_42170_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42170' to 'PE_42170'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43171_Pipeline_loop_div' to 'PE_43171_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43171_Pipeline_loop1_mps_loop2_mps' to 'PE_43171_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43171' to 'PE_43171'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44172_Pipeline_loop_div' to 'PE_44172_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44172_Pipeline_loop1_mps_loop2_mps' to 'PE_44172_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44172' to 'PE_44172'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45173_Pipeline_loop_div' to 'PE_45173_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45173_Pipeline_loop1_mps_loop2_mps' to 'PE_45173_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45173' to 'PE_45173'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46174_Pipeline_loop_div' to 'PE_46174_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46174_Pipeline_loop1_mps_loop2_mps' to 'PE_46174_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46174' to 'PE_46174'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47175_Pipeline_loop_div' to 'PE_47175_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47175_Pipeline_loop1_mps_loop2_mps' to 'PE_47175_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47175' to 'PE_47175'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48176_Pipeline_loop_div' to 'PE_48176_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48176_Pipeline_loop1_mps_loop2_mps' to 'PE_48176_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48176' to 'PE_48176'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49177_Pipeline_loop_div' to 'PE_49177_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49177_Pipeline_loop1_mps_loop2_mps' to 'PE_49177_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49177' to 'PE_49177'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50178_Pipeline_loop_div' to 'PE_50178_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50178_Pipeline_loop1_mps_loop2_mps' to 'PE_50178_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50178' to 'PE_50178'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51179_Pipeline_loop_div' to 'PE_51179_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51179_Pipeline_loop1_mps_loop2_mps' to 'PE_51179_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51179' to 'PE_51179'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52180_Pipeline_loop_div' to 'PE_52180_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52180_Pipeline_loop1_mps_loop2_mps' to 'PE_52180_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52180' to 'PE_52180'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53181_Pipeline_loop_div' to 'PE_53181_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53181_Pipeline_loop1_mps_loop2_mps' to 'PE_53181_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53181' to 'PE_53181'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54182_Pipeline_loop_div' to 'PE_54182_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54182_Pipeline_loop1_mps_loop2_mps' to 'PE_54182_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54182' to 'PE_54182'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55183_Pipeline_loop_div' to 'PE_55183_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55183_Pipeline_loop1_mps_loop2_mps' to 'PE_55183_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55183' to 'PE_55183'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56184_Pipeline_loop_div' to 'PE_56184_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56184_Pipeline_loop1_mps_loop2_mps' to 'PE_56184_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56184' to 'PE_56184'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57185_Pipeline_loop_div' to 'PE_57185_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57185_Pipeline_loop1_mps_loop2_mps' to 'PE_57185_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57185' to 'PE_57185'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58186_Pipeline_loop_div' to 'PE_58186_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58186_Pipeline_loop1_mps_loop2_mps' to 'PE_58186_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58186' to 'PE_58186'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59187_Pipeline_loop_div' to 'PE_59187_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59187_Pipeline_loop1_mps_loop2_mps' to 'PE_59187_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59187' to 'PE_59187'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60188_Pipeline_loop_div' to 'PE_60188_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60188_Pipeline_loop1_mps_loop2_mps' to 'PE_60188_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60188' to 'PE_60188'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61189_Pipeline_loop_div' to 'PE_61189_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61189_Pipeline_loop1_mps_loop2_mps' to 'PE_61189_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61189' to 'PE_61189'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62190_Pipeline_loop_div' to 'PE_62190_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62190_Pipeline_loop1_mps_loop2_mps' to 'PE_62190_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62190' to 'PE_62190'.
WARNING: [SYN 201-103] Legalizing function name 'PE.63191_Pipeline_loop_div' to 'PE_63191_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.63191_Pipeline_loop1_mps_loop2_mps' to 'PE_63191_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.63191' to 'PE_63191'.
WARNING: [SYN 201-103] Legalizing function name 'PE.64192_Pipeline_loop_div' to 'PE_64192_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.64192_Pipeline_loop1_mps_loop2_mps' to 'PE_64192_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.64192' to 'PE_64192'.
WARNING: [SYN 201-103] Legalizing function name 'PE.65193_Pipeline_loop_div' to 'PE_65193_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.65193_Pipeline_loop1_mps_loop2_mps' to 'PE_65193_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.65193' to 'PE_65193'.
WARNING: [SYN 201-103] Legalizing function name 'PE.66194_Pipeline_loop_div' to 'PE_66194_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.66194_Pipeline_loop1_mps_loop2_mps' to 'PE_66194_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.66194' to 'PE_66194'.
WARNING: [SYN 201-103] Legalizing function name 'PE.67195_Pipeline_loop_div' to 'PE_67195_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.67195_Pipeline_loop1_mps_loop2_mps' to 'PE_67195_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.67195' to 'PE_67195'.
WARNING: [SYN 201-103] Legalizing function name 'PE.68196_Pipeline_loop_div' to 'PE_68196_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.68196_Pipeline_loop1_mps_loop2_mps' to 'PE_68196_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.68196' to 'PE_68196'.
WARNING: [SYN 201-103] Legalizing function name 'PE.69197_Pipeline_loop_div' to 'PE_69197_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.69197_Pipeline_loop1_mps_loop2_mps' to 'PE_69197_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.69197' to 'PE_69197'.
WARNING: [SYN 201-103] Legalizing function name 'PE.70198_Pipeline_loop_div' to 'PE_70198_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.70198_Pipeline_loop1_mps_loop2_mps' to 'PE_70198_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.70198' to 'PE_70198'.
WARNING: [SYN 201-103] Legalizing function name 'PE.71199_Pipeline_loop_div' to 'PE_71199_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.71199_Pipeline_loop1_mps_loop2_mps' to 'PE_71199_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.71199' to 'PE_71199'.
WARNING: [SYN 201-103] Legalizing function name 'PE.72200_Pipeline_loop_div' to 'PE_72200_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.72200_Pipeline_loop1_mps_loop2_mps' to 'PE_72200_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.72200' to 'PE_72200'.
WARNING: [SYN 201-103] Legalizing function name 'PE.73201_Pipeline_loop_div' to 'PE_73201_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.73201_Pipeline_loop1_mps_loop2_mps' to 'PE_73201_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.73201' to 'PE_73201'.
WARNING: [SYN 201-103] Legalizing function name 'PE.74202_Pipeline_loop_div' to 'PE_74202_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.74202_Pipeline_loop1_mps_loop2_mps' to 'PE_74202_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.74202' to 'PE_74202'.
WARNING: [SYN 201-103] Legalizing function name 'PE.75203_Pipeline_loop_div' to 'PE_75203_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.75203_Pipeline_loop1_mps_loop2_mps' to 'PE_75203_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.75203' to 'PE_75203'.
WARNING: [SYN 201-103] Legalizing function name 'PE.76204_Pipeline_loop_div' to 'PE_76204_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.76204_Pipeline_loop1_mps_loop2_mps' to 'PE_76204_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.76204' to 'PE_76204'.
WARNING: [SYN 201-103] Legalizing function name 'PE.77205_Pipeline_loop_div' to 'PE_77205_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.77205_Pipeline_loop1_mps_loop2_mps' to 'PE_77205_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.77205' to 'PE_77205'.
WARNING: [SYN 201-103] Legalizing function name 'PE.78206_Pipeline_loop_div' to 'PE_78206_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.78206_Pipeline_loop1_mps_loop2_mps' to 'PE_78206_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.78206' to 'PE_78206'.
WARNING: [SYN 201-103] Legalizing function name 'PE.79207_Pipeline_loop_div' to 'PE_79207_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.79207_Pipeline_loop1_mps_loop2_mps' to 'PE_79207_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.79207' to 'PE_79207'.
WARNING: [SYN 201-103] Legalizing function name 'PE.80208_Pipeline_loop_div' to 'PE_80208_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.80208_Pipeline_loop1_mps_loop2_mps' to 'PE_80208_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.80208' to 'PE_80208'.
WARNING: [SYN 201-103] Legalizing function name 'PE.81209_Pipeline_loop_div' to 'PE_81209_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.81209_Pipeline_loop1_mps_loop2_mps' to 'PE_81209_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.81209' to 'PE_81209'.
WARNING: [SYN 201-103] Legalizing function name 'PE.82210_Pipeline_loop_div' to 'PE_82210_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.82210_Pipeline_loop1_mps_loop2_mps' to 'PE_82210_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.82210' to 'PE_82210'.
WARNING: [SYN 201-103] Legalizing function name 'PE.83211_Pipeline_loop_div' to 'PE_83211_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.83211_Pipeline_loop1_mps_loop2_mps' to 'PE_83211_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.83211' to 'PE_83211'.
WARNING: [SYN 201-103] Legalizing function name 'PE.84212_Pipeline_loop_div' to 'PE_84212_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.84212_Pipeline_loop1_mps_loop2_mps' to 'PE_84212_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.84212' to 'PE_84212'.
WARNING: [SYN 201-103] Legalizing function name 'PE.85213_Pipeline_loop_div' to 'PE_85213_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.85213_Pipeline_loop1_mps_loop2_mps' to 'PE_85213_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.85213' to 'PE_85213'.
WARNING: [SYN 201-103] Legalizing function name 'PE.86214_Pipeline_loop_div' to 'PE_86214_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.86214_Pipeline_loop1_mps_loop2_mps' to 'PE_86214_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.86214' to 'PE_86214'.
WARNING: [SYN 201-103] Legalizing function name 'PE.87215_Pipeline_loop_div' to 'PE_87215_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.87215_Pipeline_loop1_mps_loop2_mps' to 'PE_87215_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.87215' to 'PE_87215'.
WARNING: [SYN 201-103] Legalizing function name 'PE.88216_Pipeline_loop_div' to 'PE_88216_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.88216_Pipeline_loop1_mps_loop2_mps' to 'PE_88216_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.88216' to 'PE_88216'.
WARNING: [SYN 201-103] Legalizing function name 'PE.89217_Pipeline_loop_div' to 'PE_89217_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.89217_Pipeline_loop1_mps_loop2_mps' to 'PE_89217_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.89217' to 'PE_89217'.
WARNING: [SYN 201-103] Legalizing function name 'PE.90218_Pipeline_loop_div' to 'PE_90218_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.90218_Pipeline_loop1_mps_loop2_mps' to 'PE_90218_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.90218' to 'PE_90218'.
WARNING: [SYN 201-103] Legalizing function name 'PE.91219_Pipeline_loop_div' to 'PE_91219_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.91219_Pipeline_loop1_mps_loop2_mps' to 'PE_91219_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.91219' to 'PE_91219'.
WARNING: [SYN 201-103] Legalizing function name 'PE.92220_Pipeline_loop_div' to 'PE_92220_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.92220_Pipeline_loop1_mps_loop2_mps' to 'PE_92220_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.92220' to 'PE_92220'.
WARNING: [SYN 201-103] Legalizing function name 'PE.93221_Pipeline_loop_div' to 'PE_93221_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.93221_Pipeline_loop1_mps_loop2_mps' to 'PE_93221_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.93221' to 'PE_93221'.
WARNING: [SYN 201-103] Legalizing function name 'PE.94222_Pipeline_loop_div' to 'PE_94222_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.94222_Pipeline_loop1_mps_loop2_mps' to 'PE_94222_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.94222' to 'PE_94222'.
WARNING: [SYN 201-103] Legalizing function name 'PE.95223_Pipeline_loop_div' to 'PE_95223_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.95223_Pipeline_loop1_mps_loop2_mps' to 'PE_95223_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.95223' to 'PE_95223'.
WARNING: [SYN 201-103] Legalizing function name 'PE.96224_Pipeline_loop_div' to 'PE_96224_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.96224_Pipeline_loop1_mps_loop2_mps' to 'PE_96224_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.96224' to 'PE_96224'.
WARNING: [SYN 201-103] Legalizing function name 'PE.97225_Pipeline_loop_div' to 'PE_97225_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.97225_Pipeline_loop1_mps_loop2_mps' to 'PE_97225_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.97225' to 'PE_97225'.
WARNING: [SYN 201-103] Legalizing function name 'PE.98226_Pipeline_loop_div' to 'PE_98226_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.98226_Pipeline_loop1_mps_loop2_mps' to 'PE_98226_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.98226' to 'PE_98226'.
WARNING: [SYN 201-103] Legalizing function name 'PE.99227_Pipeline_loop_div' to 'PE_99227_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.99227_Pipeline_loop1_mps_loop2_mps' to 'PE_99227_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.99227' to 'PE_99227'.
WARNING: [SYN 201-103] Legalizing function name 'PE.100228_Pipeline_loop_div' to 'PE_100228_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.100228_Pipeline_loop1_mps_loop2_mps' to 'PE_100228_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.100228' to 'PE_100228'.
WARNING: [SYN 201-103] Legalizing function name 'PE.101229_Pipeline_loop_div' to 'PE_101229_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.101229_Pipeline_loop1_mps_loop2_mps' to 'PE_101229_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.101229' to 'PE_101229'.
WARNING: [SYN 201-103] Legalizing function name 'PE.102230_Pipeline_loop_div' to 'PE_102230_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.102230_Pipeline_loop1_mps_loop2_mps' to 'PE_102230_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.102230' to 'PE_102230'.
WARNING: [SYN 201-103] Legalizing function name 'PE.103231_Pipeline_loop_div' to 'PE_103231_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.103231_Pipeline_loop1_mps_loop2_mps' to 'PE_103231_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.103231' to 'PE_103231'.
WARNING: [SYN 201-103] Legalizing function name 'PE.104232_Pipeline_loop_div' to 'PE_104232_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.104232_Pipeline_loop1_mps_loop2_mps' to 'PE_104232_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.104232' to 'PE_104232'.
WARNING: [SYN 201-103] Legalizing function name 'PE.105233_Pipeline_loop_div' to 'PE_105233_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.105233_Pipeline_loop1_mps_loop2_mps' to 'PE_105233_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.105233' to 'PE_105233'.
WARNING: [SYN 201-103] Legalizing function name 'PE.106234_Pipeline_loop_div' to 'PE_106234_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.106234_Pipeline_loop1_mps_loop2_mps' to 'PE_106234_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.106234' to 'PE_106234'.
WARNING: [SYN 201-103] Legalizing function name 'PE.107235_Pipeline_loop_div' to 'PE_107235_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.107235_Pipeline_loop1_mps_loop2_mps' to 'PE_107235_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.107235' to 'PE_107235'.
WARNING: [SYN 201-103] Legalizing function name 'PE.108236_Pipeline_loop_div' to 'PE_108236_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.108236_Pipeline_loop1_mps_loop2_mps' to 'PE_108236_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.108236' to 'PE_108236'.
WARNING: [SYN 201-103] Legalizing function name 'PE.109237_Pipeline_loop_div' to 'PE_109237_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.109237_Pipeline_loop1_mps_loop2_mps' to 'PE_109237_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.109237' to 'PE_109237'.
WARNING: [SYN 201-103] Legalizing function name 'PE.110238_Pipeline_loop_div' to 'PE_110238_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.110238_Pipeline_loop1_mps_loop2_mps' to 'PE_110238_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.110238' to 'PE_110238'.
WARNING: [SYN 201-103] Legalizing function name 'PE.111239_Pipeline_loop_div' to 'PE_111239_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.111239_Pipeline_loop1_mps_loop2_mps' to 'PE_111239_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.111239' to 'PE_111239'.
WARNING: [SYN 201-103] Legalizing function name 'PE.112240_Pipeline_loop_div' to 'PE_112240_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.112240_Pipeline_loop1_mps_loop2_mps' to 'PE_112240_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.112240' to 'PE_112240'.
WARNING: [SYN 201-103] Legalizing function name 'PE.113241_Pipeline_loop_div' to 'PE_113241_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.113241_Pipeline_loop1_mps_loop2_mps' to 'PE_113241_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.113241' to 'PE_113241'.
WARNING: [SYN 201-103] Legalizing function name 'PE.114242_Pipeline_loop_div' to 'PE_114242_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.114242_Pipeline_loop1_mps_loop2_mps' to 'PE_114242_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.114242' to 'PE_114242'.
WARNING: [SYN 201-103] Legalizing function name 'PE.115243_Pipeline_loop_div' to 'PE_115243_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.115243_Pipeline_loop1_mps_loop2_mps' to 'PE_115243_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.115243' to 'PE_115243'.
WARNING: [SYN 201-103] Legalizing function name 'PE.116244_Pipeline_loop_div' to 'PE_116244_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.116244_Pipeline_loop1_mps_loop2_mps' to 'PE_116244_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.116244' to 'PE_116244'.
WARNING: [SYN 201-103] Legalizing function name 'PE.117245_Pipeline_loop_div' to 'PE_117245_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.117245_Pipeline_loop1_mps_loop2_mps' to 'PE_117245_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.117245' to 'PE_117245'.
WARNING: [SYN 201-103] Legalizing function name 'PE.118246_Pipeline_loop_div' to 'PE_118246_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.118246_Pipeline_loop1_mps_loop2_mps' to 'PE_118246_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.118246' to 'PE_118246'.
WARNING: [SYN 201-103] Legalizing function name 'PE.119247_Pipeline_loop_div' to 'PE_119247_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.119247_Pipeline_loop1_mps_loop2_mps' to 'PE_119247_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.119247' to 'PE_119247'.
WARNING: [SYN 201-103] Legalizing function name 'PE.120248_Pipeline_loop_div' to 'PE_120248_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.120248_Pipeline_loop1_mps_loop2_mps' to 'PE_120248_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.120248' to 'PE_120248'.
WARNING: [SYN 201-103] Legalizing function name 'PE.121249_Pipeline_loop_div' to 'PE_121249_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.121249_Pipeline_loop1_mps_loop2_mps' to 'PE_121249_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.121249' to 'PE_121249'.
WARNING: [SYN 201-103] Legalizing function name 'PE.122250_Pipeline_loop_div' to 'PE_122250_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.122250_Pipeline_loop1_mps_loop2_mps' to 'PE_122250_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.122250' to 'PE_122250'.
WARNING: [SYN 201-103] Legalizing function name 'PE.123251_Pipeline_loop_div' to 'PE_123251_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.123251_Pipeline_loop1_mps_loop2_mps' to 'PE_123251_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.123251' to 'PE_123251'.
WARNING: [SYN 201-103] Legalizing function name 'PE.124252_Pipeline_loop_div' to 'PE_124252_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.124252_Pipeline_loop1_mps_loop2_mps' to 'PE_124252_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.124252' to 'PE_124252'.
WARNING: [SYN 201-103] Legalizing function name 'PE.125253_Pipeline_loop_div' to 'PE_125253_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.125253_Pipeline_loop1_mps_loop2_mps' to 'PE_125253_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.125253' to 'PE_125253'.
WARNING: [SYN 201-103] Legalizing function name 'PE.126254_Pipeline_loop_div' to 'PE_126254_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.126254_Pipeline_loop1_mps_loop2_mps' to 'PE_126254_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.126254' to 'PE_126254'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feeder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_10_1_VITIS_LOOP_12_2'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'feeder' consists of the following:
	'store' operation 0 bit ('j_write_ln9', chol.cpp:9) of constant 0 on local variable 'j', chol.cpp:9 [10]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:12) on local variable 'j', chol.cpp:9 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln12', chol.cpp:12) [23]  (1.915 ns)
	'select' operation 8 bit ('select_ln9', chol.cpp:9) [24]  (1.248 ns)
	'add' operation 8 bit ('add_ln12', chol.cpp:12) [40]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln9', chol.cpp:9) of variable 'add_ln12', chol.cpp:12 on local variable 'j', chol.cpp:9 [43]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25 seconds. CPU system time: 4 seconds. Elapsed time: 46.901 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.051 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE128_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE128_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE128_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_1', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE128_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 1 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [55]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [58]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.256 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1129_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1129_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1129_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_110', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1129_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 2 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2130_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2130_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2130_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_85', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2130_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 3 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.095 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3131_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 3.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.678 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3131_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_3131_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_74', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_3131_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 4 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 3.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 3.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 3.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 3.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4132_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 3.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 3.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4132_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_4132_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_63', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_4132_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 5 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.963 seconds; current allocated memory: 3.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 3.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 3.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5133_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.661 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 3.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5133_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_5133_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_52', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_5133_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 6 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.883 seconds; current allocated memory: 3.894 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.707 seconds; current allocated memory: 3.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 3.894 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 3.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6134_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 3.895 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 3.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6134_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_6134_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_41', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_6134_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 7 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.421 seconds; current allocated memory: 3.895 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 3.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 3.895 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 3.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7135_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 3.896 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 3.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7135_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_7135_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_30', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_7135_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 8 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.182 seconds; current allocated memory: 3.897 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 3.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.897 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 3.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8136_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 3.898 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 3.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8136_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_8136_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_19', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8136_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 9 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 3.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 3.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 3.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 3.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9137_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.336 seconds; current allocated memory: 3.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9137_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_9137_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_9', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_9137_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 10 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 3.900 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 3.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 3.900 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 3.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_10138_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 3.901 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 3.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_10138_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_10138_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_122', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_10138_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 11 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.357 seconds; current allocated memory: 3.901 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 3.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_10138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 3.901 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 3.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_11139_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 3.901 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_11139_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_11139_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_112', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_11139_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 12 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.152 seconds; current allocated memory: 3.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.719 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_11139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 3.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.055 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_12140_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 3.903 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 3.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_12140_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_12140_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_100', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_12140_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 13 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 3.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_12140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 3.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_13141_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.848 seconds; current allocated memory: 3.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 3.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_13141_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_13141_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_94', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_13141_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 14 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.628 seconds; current allocated memory: 3.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_13141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 3.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 3.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_14142_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 3.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.748 seconds; current allocated memory: 3.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_14142_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_14142_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_93', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_14142_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 15 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.492 seconds; current allocated memory: 3.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 3.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_14142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 3.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 3.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_15143_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 3.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_15143_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_15143_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_92', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_15143_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 16 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.602 seconds; current allocated memory: 3.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 3.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_15143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 3.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 3.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_16144_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 3.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.621 seconds; current allocated memory: 3.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_16144_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_16144_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_91', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_16144_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 17 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.384 seconds; current allocated memory: 3.910 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 3.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_16144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 3.910 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 3.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_17145_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 3.910 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 3.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_17145_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_17145_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_90', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_17145_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 18 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.046 seconds; current allocated memory: 3.911 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.245 seconds; current allocated memory: 3.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_17145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.771 seconds; current allocated memory: 3.911 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 3.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_18146_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 3.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 3.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_18146_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_18146_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_89', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_18146_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 19 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 3.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 3.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_18146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 3.913 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 3.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_19147_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 3.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 3.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_19147_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_19147_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_88', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_19147_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 20 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.924 seconds; current allocated memory: 3.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_19147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 3.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 3.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_20148_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.937 seconds; current allocated memory: 3.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 3.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_20148_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_20148_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_87', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_20148_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 21 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.374 seconds; current allocated memory: 3.916 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 3.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_20148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.016 seconds; current allocated memory: 3.916 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 3.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_21149_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 3.918 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 3.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_21149_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_21149_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_86', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_21149_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 22 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.584 seconds; current allocated memory: 3.918 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 3.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_21149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 3.918 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 3.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_22150_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.22 seconds; current allocated memory: 3.919 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.184 seconds; current allocated memory: 3.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_22150_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_22150_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_84', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_22150_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 23 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 3.919 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 3.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_22150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.957 seconds; current allocated memory: 3.919 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.177 seconds; current allocated memory: 3.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_23151_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.617 seconds; current allocated memory: 3.920 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 3.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_23151_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_23151_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_83', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_23151_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 24 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.432 seconds; current allocated memory: 3.920 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.321 seconds; current allocated memory: 3.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_23151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 3.921 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 3.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_24152_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.994 seconds; current allocated memory: 3.921 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_24152_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_24152_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_82', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_24152_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 25 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.474 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_24152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.889 seconds; current allocated memory: 3.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_25153_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.923 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 3.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_25153_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_25153_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_81', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_25153_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 26 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 3.923 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 3.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_25153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.923 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 3.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_26154_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.967 seconds; current allocated memory: 3.924 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 3.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_26154_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_26154_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_80', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_26154_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 27 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.707 seconds; current allocated memory: 3.925 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.301 seconds; current allocated memory: 3.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_26154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 3.925 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 3.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_27155_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 3.926 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 3.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_27155_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_27155_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_79', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_27155_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 28 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.511 seconds; current allocated memory: 3.926 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 3.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_27155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.857 seconds; current allocated memory: 3.927 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 3.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_28156_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.809 seconds; current allocated memory: 3.927 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 3.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_28156_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_28156_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_78', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_28156_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 29 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.749 seconds; current allocated memory: 3.927 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 3.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_28156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 3.927 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 3.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_29157_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.205 seconds; current allocated memory: 3.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.833 seconds; current allocated memory: 3.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_29157_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_29157_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_77', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_29157_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 30 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.128 seconds; current allocated memory: 3.929 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 3.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_29157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 3.929 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.848 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_30158_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_30158_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_30158_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_76', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_30158_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 31 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.252 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_30158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.917 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_31159_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_31159_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_31159_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_75', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_31159_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 32 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.016 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.097 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_31159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_32160_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.562 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_32160_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_32160_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_73', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_32160_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 33 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.928 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.883 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_32160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.889 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_33161_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_33161_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_33161_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_72', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_33161_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 34 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_33161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.135 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_34162_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.356 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.972 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_34162_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_34162_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_71', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_34162_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 35 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.791 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_34162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.146 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_35163_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.289 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_35163_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_35163_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_70', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_35163_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 36 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_35163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36164_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.288 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.023 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36164_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_36164_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_69', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_36164_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 37 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.801 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37165_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37165_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_37165_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_68', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_37165_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 38 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38166_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38166_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_38166_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_67', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_38166_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 39 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.738 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.899 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39167_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.434 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39167_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_39167_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_66', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_39167_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 40 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.263 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40168_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.609 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40168_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_40168_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_65', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_40168_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 41 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.444 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41169_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41169_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_41169_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_64', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_41169_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 42 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.838 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.275 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42170_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.462 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42170_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_42170_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_62', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_42170_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 43 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.169 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.997 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43171_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.247 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.937 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43171_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_43171_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_61', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_43171_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 44 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.002 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.536 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44172_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.272 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44172_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_44172_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_60', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_44172_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 45 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 270.401 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.567 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.501 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.934 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45173_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.009 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45173_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_45173_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_59', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_45173_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 46 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2607.29 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.996 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46174_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.587 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.877 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46174_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_46174_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_58', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_46174_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 47 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.048 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.074 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.722 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47175_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47175_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_47175_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_57', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_47175_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 48 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.836 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.141 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48176_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.977 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48176_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_48176_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_56', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_48176_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 49 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.635 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49177_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49177_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_49177_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_55', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_49177_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 50 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.619 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.331 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.956 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.703 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50178_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50178_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_50178_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_54', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_50178_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 51 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.604 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51179_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51179_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_51179_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_53', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_51179_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 52 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.993 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52180_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52180_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_52180_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_51', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_52180_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 53 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.994 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53181_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53181_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_53181_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_50', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_53181_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 54 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54182_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54182_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_54182_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_49', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_54182_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 55 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55183_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55183_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_55183_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_48', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_55183_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 56 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.017 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56184_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56184_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_56184_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_47', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_56184_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 57 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57185_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57185_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_57185_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_46', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_57185_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 58 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.346 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.179 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58186_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58186_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_58186_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_45', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_58186_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 59 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.051 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59187_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.002 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.332 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59187_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_59187_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_44', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_59187_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 60 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.463 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.201 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60188_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60188_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_60188_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_43', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_60188_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 61 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.788 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.252 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.187 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61189_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.956 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.119 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61189_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_61189_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_42', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_61189_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 62 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.646 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.292 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62190_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.095 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62190_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_62190_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_40', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_62190_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 63 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.387 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.189 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_63191_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.757 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_63191_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_63191_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_39', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_63191_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 64 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.116 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_63191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.123 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_64192_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.662 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_64192_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_64192_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_38', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_64192_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 65 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.6 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.359 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_64192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.303 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.107 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_65193_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.939 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_65193_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_65193_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_37', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_65193_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 66 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.816 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_65193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_66194_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.8 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.764 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_66194_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_66194_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_36', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_66194_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 67 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_66194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.108 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_67195_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.741 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_67195_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_67195_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_35', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_67195_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 68 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.357 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_67195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_68196_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.602 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_68196_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_68196_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_34', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_68196_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 69 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.219 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_68196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.24 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.404 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_69197_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.004 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_69197_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_69197_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_33', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_69197_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 70 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.35 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.513 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_69197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.604 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_70198_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.556 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_70198_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_70198_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_32', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_70198_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 71 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.335 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_70198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.494 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_71199_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_71199_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_71199_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_31', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_71199_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 72 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.544 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.392 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_71199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_72200_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.068 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.491 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_72200_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_72200_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_29', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_72200_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 73 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.992 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_72200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.664 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.521 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_73201_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.729 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_73201_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_73201_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_28', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_73201_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 74 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.509 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.165 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_73201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.256 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.239 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_74202_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.968 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_74202_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_74202_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_27', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_74202_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 75 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.413 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.535 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_74202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.401 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.603 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_75203_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.775 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.158 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_75203_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_75203_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_26', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_75203_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 76 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.339 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.347 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_75203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.618 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_76204_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.091 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_76204_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_76204_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_25', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_76204_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 77 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.185 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.803 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_76204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.183 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_77205_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.64 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_77205_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_77205_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_24', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_77205_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 78 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.355 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_77205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.624 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_78206_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.497 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.736 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_78206_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_78206_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_23', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_78206_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 79 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.636 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.803 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_78206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.627 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_79207_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.275 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_79207_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_79207_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_22', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_79207_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 80 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.227 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.335 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_79207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.781 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_80208_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_80208_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_80208_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_21', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_80208_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 81 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2063.85 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.696 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_80208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.613 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_81209_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.983 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.416 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_81209_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_81209_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_20', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_81209_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 82 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.707 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.632 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_81209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.002 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.529 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_82210_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.564 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.465 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_82210_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_82210_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_18', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_82210_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 83 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.462 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.309 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_82210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.374 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.975 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_83211_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.359 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_83211_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_83211_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_17', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_83211_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 84 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.785 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.035 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_83211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.376 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_84212_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.314 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_84212_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_84212_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_16', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_84212_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 85 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.906 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.562 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_84212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.273 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_85213_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.811 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.343 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_85213_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_85213_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_15', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_85213_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 86 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.852 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.478 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_85213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.362 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.551 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_86214_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.062 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.666 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_86214_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_86214_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_14', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_86214_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 87 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.766 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_86214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_87215_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.756 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_87215_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_87215_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_13', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_87215_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 88 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.611 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.461 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_87215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.434 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_88216_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.893 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.921 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_88216_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_88216_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_12', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_88216_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 89 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.136 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_88216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_89217_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.95 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_89217_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_89217_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_11', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_89217_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 90 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.644 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.363 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_89217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_90218_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.961 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.68 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_90218_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_90218_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_10', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_90218_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 91 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.77 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.475 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_90218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.518 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_91219_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.881 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_91219_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_91219_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_9', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_91219_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 92 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.734 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.984 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_91219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.618 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.983 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_92220_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.909 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.784 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_92220_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_92220_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_8', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_92220_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 93 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.919 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.57 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_92220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.599 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.071 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_93221_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.851 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_93221_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_93221_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_7', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_93221_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 94 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.103 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_93221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.238 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_94222_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.688 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.224 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_94222_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_94222_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_6', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_94222_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 95 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.403 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.636 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_94222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.223 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_95223_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.538 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_95223_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_95223_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_5', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_95223_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 96 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.921 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.654 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_95223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.065 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.997 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_96224_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.792 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_96224_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_96224_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_4', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_96224_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 97 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.776 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.848 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_96224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.735 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.597 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_97225_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.552 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.352 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_97225_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_97225_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_3', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_97225_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 98 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.652 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.648 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_97225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.783 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.368 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_98226_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.588 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.234 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_98226_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_98226_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_2', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_98226_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 99 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.98 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.641 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_98226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.703 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.512 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_99227_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.294 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.793 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_99227_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_99227_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_1', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_99227_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_1_write_ln26', chol.cpp:26) of constant 100 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_1_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_1_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.054 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.594 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_99227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.873 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.442 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_100228_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.468 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.647 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_100228_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_100228_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_124', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_100228_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 101 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.607 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_100228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.577 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_101229_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.201 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.473 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_101229_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_101229_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_123', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_101229_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 102 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.543 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.821 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_101229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.95 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_102230_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.184 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_102230_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_102230_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_121', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_102230_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 103 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.204 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_102230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.989 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.121 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_103231_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.212 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.953 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_103231_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_103231_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_120', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_103231_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 104 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.555 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_103231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_104232_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.058 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_104232_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_104232_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_119', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_104232_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 105 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.368 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_104232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_105233_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_105233_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_105233_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_118', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_105233_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 106 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.473 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_105233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_106234_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.594 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_106234_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_106234_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_117', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_106234_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 107 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.622 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_106234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_107235_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.517 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_107235_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_107235_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_116', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_107235_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 108 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.035 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_107235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.129 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.21 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_108236_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.526 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_108236_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_108236_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_115', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_108236_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 109 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.221 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_108236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_109237_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.245 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_109237_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_109237_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_114', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_109237_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 110 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.077 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_109237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110238_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.457 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.107 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110238_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_110238_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_113', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_110238_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 111 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.186 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.993 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_111239_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_111239_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_111239_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_112', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_111239_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 112 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_111239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_112240_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.38 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_112240_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_112240_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_111', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_112240_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 113 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.893 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_112240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_113241_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.296 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_113241_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_113241_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_109', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_113241_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 114 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.912 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_113241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.168 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.165 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_114242_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_114242_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_114242_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_108', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_114242_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 115 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.345 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.217 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_114242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_115243_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.983 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_115243_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_115243_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_107', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_115243_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 116 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.999 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.138 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_115243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.262 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.911 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_116244_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.376 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.017 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_116244_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_116244_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_106', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_116244_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 117 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.012 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.248 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_116244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.212 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.494 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_117245_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.16 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.969 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_117245_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_117245_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_105', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_117245_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 118 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.058 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.175 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_117245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.221 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.118 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_118246_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.895 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.164 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_118246_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_118246_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_104', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_118246_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 119 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.321 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.661 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_118246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.032 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.661 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_119247_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.616 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.081 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_119247_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_119247_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_103', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_119247_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 120 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.698 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.906 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_119247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.72 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.584 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_120248_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.169 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.046 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_120248_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_120248_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_102', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_120248_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 121 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.164 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.249 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_120248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.541 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.905 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_121249_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.544 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.922 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_121249_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_121249_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_101', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_121249_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 122 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.384 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.065 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_121249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.001 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.008 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_122250_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.962 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.133 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_122250_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_122250_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_99', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_122250_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 123 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.421 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.495 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_122250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.094 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.294 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_123251_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.555 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.268 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_123251_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_123251_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_98', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_123251_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 124 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.309 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.054 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_123251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.099 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.162 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_124252_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.782 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.914 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_124252_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_124252_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_97', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_124252_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 125 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.554 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.078 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_124252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.108 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.332 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_125253_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.612 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.882 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_125253_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_125253_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_96', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_125253_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 126 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [25]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [57]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.555 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.416 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_125253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.225 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.101 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_126254_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.9 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.624 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_126254_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_126254_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_95', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_126254_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 127 on local variable 'j', chol.cpp:26 [9]  (1.588 ns)
	'load' operation 8 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [21]  (1.915 ns)
	'select' operation 8 bit ('select_ln26', chol.cpp:26) [22]  (1.248 ns)
	'add' operation 8 bit ('j', chol.cpp:51) [54]  (1.915 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [56]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.676 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.351 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_126254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.765 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.922 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.217 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.816 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.397 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.272 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_215_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_215_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.558 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.412 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_224_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_224_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.732 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.709 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_233_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_233_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_233_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.799 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.866 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_242_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_242_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_242_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.438 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.552 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_251_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_251_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_251_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.45 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.701 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_260_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.101 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.279 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_269_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.896 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.754 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_278_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_278_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.868 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.881 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_287_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_287_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_287_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.409 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.138 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_296_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_296_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.534 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.915 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_305_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_305_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.98 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.417 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_314_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_314_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_314_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.856 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.081 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_323_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_323_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.169 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_332_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_332_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_332_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.192 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_341_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.924 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.598 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_350_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_350_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_350_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.844 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_359_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_359_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.902 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.926 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_368_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_368_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.192 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.777 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_377_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_377_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.857 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.365 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_386_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_386_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.066 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.418 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_395_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_395_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_395_22'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.383 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.046 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_404_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_404_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_404_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.319 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.305 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_413_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_413_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_413_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.033 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.309 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_422_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_422_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_422_25'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.699 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.484 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_431_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_431_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_431_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.242 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.906 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_440_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_440_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_440_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.173 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.333 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_449_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_449_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_449_28'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.319 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.283 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_458_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_458_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_458_29'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.619 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.64 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_467_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_467_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.591 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_476_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_476_31'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.101 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.272 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_485_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_485_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_485_32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.05 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.371 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_494_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_494_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_494_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.265 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.187 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_503_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_34'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_503_34'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.018 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.321 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_512_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_512_35'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_512_35'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.555 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.797 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_521_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_521_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_521_36'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.179 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.128 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_530_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_530_37'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_530_37'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.192 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.456 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_539_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_539_38'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_539_38'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.594 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.419 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_548_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_548_39'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.115 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.708 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_557_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_557_40'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_557_40'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.524 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.963 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_566_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_566_41'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_566_41'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.451 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.699 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_575_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_575_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_575_42'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.005 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.987 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_584_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_584_43'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_584_43'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.942 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.646 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_593_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_593_44'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_593_44'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.786 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.323 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_602_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_602_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_602_45'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.883 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_611_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_611_46'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_611_46'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.128 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.246 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_620_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_620_47'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_620_47'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.142 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.339 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_629_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_629_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_629_48'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.392 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.347 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_638_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_49'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_638_49'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.305 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.178 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_647_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_50'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_647_50'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.489 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.631 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_656_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_656_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_656_51'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.373 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.634 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_665_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_665_52'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_665_52'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.579 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_674_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_674_53'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_674_53'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.329 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.711 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_683_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_683_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_683_54'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.84 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.542 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_692_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_692_55'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_692_55'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.836 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.959 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_701_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_701_56'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_701_56'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.414 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.082 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_710_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_710_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_710_57'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.954 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.495 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_719_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_719_58'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_719_58'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.587 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.382 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_728_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_728_59'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_728_59'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.079 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_737_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_737_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_737_60'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.922 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.876 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_746_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_746_61'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_746_61'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.792 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.913 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_755_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_755_62'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_755_62'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.776 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.263 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_764_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_764_63'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_764_63'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.448 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.457 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_773_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_773_64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_773_64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.461 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.879 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_782_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_782_65'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_782_65'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.494 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_791_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_791_66'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_791_66'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.459 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.739 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_800_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_800_67'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_800_67'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.793 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.924 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_809_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_809_68'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_809_68'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.521 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.666 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_818_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_818_69'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_818_69'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.763 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.879 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_827_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_827_70'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_827_70'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.798 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.052 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_836_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_836_71'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_836_71'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.443 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_845_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_845_72'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_845_72'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.988 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.011 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_854_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_854_73'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_854_73'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.364 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.095 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_863_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_74'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_863_74'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.405 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_872_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_872_75'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_872_75'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.474 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.915 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_881_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_881_76'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_881_76'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.945 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.958 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_890_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_890_77'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_890_77'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.027 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_899_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_899_78'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_899_78'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.808 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.293 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_908_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_908_79'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_908_79'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.495 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.474 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_917_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_917_80'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_917_80'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.206 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.536 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_926_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_926_81'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_926_81'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.759 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.058 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_935_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_935_82'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_935_82'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.475 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.483 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_944_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_944_83'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_944_83'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.342 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.837 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_953_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_953_84'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_953_84'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.477 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.729 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_962_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_85'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_962_85'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.51 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.255 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_971_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_971_86'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_971_86'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.634 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.291 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_980_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_980_87'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_980_87'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.166 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.669 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_989_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_989_88'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_989_88'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.23 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.971 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_998_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_998_89'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_998_89'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.4 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.774 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1007_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1007_90'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1007_90'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.168 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.493 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1016_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1016_91'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1016_91'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.274 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.251 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1025_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1025_92'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1025_92'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.915 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.017 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1034_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1034_93'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1034_93'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.016 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.225 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1043_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1043_94'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1043_94'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.599 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1052_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1052_95'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1052_95'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7149.99 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.054 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1061_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1061_96'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1061_96'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.851 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.862 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1070_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1070_97'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1070_97'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.311 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.654 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1079_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1079_98'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1079_98'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.894 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.838 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1088_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1088_99'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1088_99'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.641 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.378 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1097_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1097_100'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1097_100'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.732 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.85 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1106_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1106_101'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1106_101'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 7.355 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.972 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1115_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1115_102'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1115_102'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.492 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.532 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1124_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1124_103'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1124_103'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.915 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.262 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1133_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1133_104'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1133_104'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.25 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.199 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1142_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1142_105'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1142_105'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.866 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.662 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1151_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1151_106'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1151_106'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.098 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.47 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1160_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1160_107'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1160_107'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.302 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.122 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1169_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1169_108'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1169_108'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.967 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.85 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1178_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1178_109'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1178_109'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.788 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.026 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1187_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1187_110'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1187_110'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.542 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.752 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1196_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1196_111'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1196_111'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.396 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.607 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1205_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1205_112'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1205_112'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.069 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.672 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1214_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1214_113'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1214_113'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.941 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.402 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1223_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1223_114'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1223_114'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.066 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.573 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1232_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1232_115'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1232_115'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.384 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.368 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1241_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1241_116'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1241_116'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.756 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.828 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1250_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1250_117'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1250_117'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.6 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1259_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1259_118'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1259_118'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.852 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.402 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1268_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1268_119'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1268_119'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.393 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.966 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1277_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1277_120'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1277_120'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.919 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.199 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1286_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1286_121'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1286_121'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.233 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.738 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1295_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1295_122'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1295_122'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.94 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.166 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1304_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1304_123'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1304_123'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.114 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.062 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1313_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1313_124'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1313_124'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.18 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.248 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1322_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1322_125'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1322_125'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.758 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.11 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1331_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1331_126'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1331_126'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.354 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.06 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1340_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1340_127'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1340_127'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.152 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.8 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_1349_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1349_128'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1349_128'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.556 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.057 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.746 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.674 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_collector_U0 (from PE128_U0 to collector_U0) to 129 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result0 (from PE128_U0 to collector_U0) to 129 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result1 (from PE_1129_U0 to collector_U0) to 128 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result2 (from PE_2130_U0 to collector_U0) to 127 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result3 (from PE_3131_U0 to collector_U0) to 126 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result4 (from PE_4132_U0 to collector_U0) to 125 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result5 (from PE_5133_U0 to collector_U0) to 124 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result6 (from PE_6134_U0 to collector_U0) to 123 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result7 (from PE_7135_U0 to collector_U0) to 122 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result8 (from PE_8136_U0 to collector_U0) to 121 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result9 (from PE_9137_U0 to collector_U0) to 120 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result10 (from PE_10138_U0 to collector_U0) to 119 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result11 (from PE_11139_U0 to collector_U0) to 118 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result12 (from PE_12140_U0 to collector_U0) to 117 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result13 (from PE_13141_U0 to collector_U0) to 116 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result14 (from PE_14142_U0 to collector_U0) to 115 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result15 (from PE_15143_U0 to collector_U0) to 114 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result16 (from PE_16144_U0 to collector_U0) to 113 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result17 (from PE_17145_U0 to collector_U0) to 112 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result18 (from PE_18146_U0 to collector_U0) to 111 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result19 (from PE_19147_U0 to collector_U0) to 110 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result20 (from PE_20148_U0 to collector_U0) to 109 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result21 (from PE_21149_U0 to collector_U0) to 108 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result22 (from PE_22150_U0 to collector_U0) to 107 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result23 (from PE_23151_U0 to collector_U0) to 106 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result24 (from PE_24152_U0 to collector_U0) to 105 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result25 (from PE_25153_U0 to collector_U0) to 104 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result26 (from PE_26154_U0 to collector_U0) to 103 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result27 (from PE_27155_U0 to collector_U0) to 102 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result28 (from PE_28156_U0 to collector_U0) to 101 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result29 (from PE_29157_U0 to collector_U0) to 100 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result30 (from PE_30158_U0 to collector_U0) to 99 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result31 (from PE_31159_U0 to collector_U0) to 98 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result32 (from PE_32160_U0 to collector_U0) to 97 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result33 (from PE_33161_U0 to collector_U0) to 96 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result34 (from PE_34162_U0 to collector_U0) to 95 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result35 (from PE_35163_U0 to collector_U0) to 94 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result36 (from PE_36164_U0 to collector_U0) to 93 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result37 (from PE_37165_U0 to collector_U0) to 92 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result38 (from PE_38166_U0 to collector_U0) to 91 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result39 (from PE_39167_U0 to collector_U0) to 90 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result40 (from PE_40168_U0 to collector_U0) to 89 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result41 (from PE_41169_U0 to collector_U0) to 88 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result42 (from PE_42170_U0 to collector_U0) to 87 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result43 (from PE_43171_U0 to collector_U0) to 86 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result44 (from PE_44172_U0 to collector_U0) to 85 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result45 (from PE_45173_U0 to collector_U0) to 84 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result46 (from PE_46174_U0 to collector_U0) to 83 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result47 (from PE_47175_U0 to collector_U0) to 82 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result48 (from PE_48176_U0 to collector_U0) to 81 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result49 (from PE_49177_U0 to collector_U0) to 80 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result50 (from PE_50178_U0 to collector_U0) to 79 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result51 (from PE_51179_U0 to collector_U0) to 78 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result52 (from PE_52180_U0 to collector_U0) to 77 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result53 (from PE_53181_U0 to collector_U0) to 76 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result54 (from PE_54182_U0 to collector_U0) to 75 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result55 (from PE_55183_U0 to collector_U0) to 74 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result56 (from PE_56184_U0 to collector_U0) to 73 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result57 (from PE_57185_U0 to collector_U0) to 72 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result58 (from PE_58186_U0 to collector_U0) to 71 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result59 (from PE_59187_U0 to collector_U0) to 70 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result60 (from PE_60188_U0 to collector_U0) to 69 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result61 (from PE_61189_U0 to collector_U0) to 68 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result62 (from PE_62190_U0 to collector_U0) to 67 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result63 (from PE_63191_U0 to collector_U0) to 66 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result64 (from PE_64192_U0 to collector_U0) to 65 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result65 (from PE_65193_U0 to collector_U0) to 64 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result66 (from PE_66194_U0 to collector_U0) to 63 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result67 (from PE_67195_U0 to collector_U0) to 62 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result68 (from PE_68196_U0 to collector_U0) to 61 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result69 (from PE_69197_U0 to collector_U0) to 60 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result70 (from PE_70198_U0 to collector_U0) to 59 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result71 (from PE_71199_U0 to collector_U0) to 58 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result72 (from PE_72200_U0 to collector_U0) to 57 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result73 (from PE_73201_U0 to collector_U0) to 56 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result74 (from PE_74202_U0 to collector_U0) to 55 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result75 (from PE_75203_U0 to collector_U0) to 54 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result76 (from PE_76204_U0 to collector_U0) to 53 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result77 (from PE_77205_U0 to collector_U0) to 52 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result78 (from PE_78206_U0 to collector_U0) to 51 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result79 (from PE_79207_U0 to collector_U0) to 50 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result80 (from PE_80208_U0 to collector_U0) to 49 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result81 (from PE_81209_U0 to collector_U0) to 48 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result82 (from PE_82210_U0 to collector_U0) to 47 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result83 (from PE_83211_U0 to collector_U0) to 46 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result84 (from PE_84212_U0 to collector_U0) to 45 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result85 (from PE_85213_U0 to collector_U0) to 44 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result86 (from PE_86214_U0 to collector_U0) to 43 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result87 (from PE_87215_U0 to collector_U0) to 42 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result88 (from PE_88216_U0 to collector_U0) to 41 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result89 (from PE_89217_U0 to collector_U0) to 40 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result90 (from PE_90218_U0 to collector_U0) to 39 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result91 (from PE_91219_U0 to collector_U0) to 38 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result92 (from PE_92220_U0 to collector_U0) to 37 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result93 (from PE_93221_U0 to collector_U0) to 36 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result94 (from PE_94222_U0 to collector_U0) to 35 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result95 (from PE_95223_U0 to collector_U0) to 34 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result96 (from PE_96224_U0 to collector_U0) to 33 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result97 (from PE_97225_U0 to collector_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result98 (from PE_98226_U0 to collector_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result99 (from PE_99227_U0 to collector_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result100 (from PE_100228_U0 to collector_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result101 (from PE_101229_U0 to collector_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result102 (from PE_102230_U0 to collector_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result103 (from PE_103231_U0 to collector_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result104 (from PE_104232_U0 to collector_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result105 (from PE_105233_U0 to collector_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result106 (from PE_106234_U0 to collector_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result107 (from PE_107235_U0 to collector_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result108 (from PE_108236_U0 to collector_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result109 (from PE_109237_U0 to collector_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result110 (from PE_110238_U0 to collector_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result111 (from PE_111239_U0 to collector_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result112 (from PE_112240_U0 to collector_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result113 (from PE_113241_U0 to collector_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result114 (from PE_114242_U0 to collector_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result115 (from PE_115243_U0 to collector_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result116 (from PE_116244_U0 to collector_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result117 (from PE_117245_U0 to collector_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result118 (from PE_118246_U0 to collector_U0) to 11 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 46 seconds. CPU system time: 5 seconds. Elapsed time: 65.045 seconds; current allocated memory: 3.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.935 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feeder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feeder' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_12_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feeder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 6.091 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE128_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE128_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE128_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.753 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE128_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE128_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE128_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.243 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE128'.
INFO: [RTMG 210-278] Implementing memory 'top_PE128_mid_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.005 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1129_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1129_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1129_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.343 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1129_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1129_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1129_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.414 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.262 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2130_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2130_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2130_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.84 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2130_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2130_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2130_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.374 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.159 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3131_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3131_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3131_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.815 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3131_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3131_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3131_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.925 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.863 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4132_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_4132_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4132_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.058 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4132_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_4132_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4132_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.673 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.889 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5133_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_5133_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5133_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.168 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5133_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_5133_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5133_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.595 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.031 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6134_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_6134_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6134_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.906 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6134_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_6134_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6134_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.283 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.55 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7135_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_7135_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7135_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.876 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7135_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_7135_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7135_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.627 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.174 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8136_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8136_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8136_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.395 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8136_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8136_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8136_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.089 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.748 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9137_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_9137_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9137_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.318 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9137_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_9137_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9137_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.447 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.742 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_10138_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_10138_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_10138_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.805 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_10138_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_10138_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_10138_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.376 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_10138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_10138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.819 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_11139_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_11139_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_11139_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.955 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_11139_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_11139_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_11139_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.537 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_11139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_11139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.813 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_12140_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_12140_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_12140_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.505 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_12140_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_12140_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_12140_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.456 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_12140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_12140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.127 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_13141_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_13141_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_13141_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.341 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_13141_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_13141_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_13141_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.394 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_13141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_13141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.198 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_14142_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_14142_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_14142_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.161 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_14142_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_14142_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_14142_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.814 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_14142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_14142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.121 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_15143_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_15143_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_15143_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.169 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_15143_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_15143_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_15143_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.214 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_15143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_15143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.932 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_16144_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_16144_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_16144_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.317 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_16144_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_16144_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_16144_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.271 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_16144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_16144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.997 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_17145_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_17145_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_17145_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.321 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_17145_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_17145_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_17145_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.259 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_17145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_17145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.116 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_18146_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_18146_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_18146_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.028 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_18146_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_18146_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_18146_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.342 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_18146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_18146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.474 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_19147_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_19147_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_19147_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.65 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_19147_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_19147_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_19147_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.813 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_19147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_19147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.129 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_20148_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_20148_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_20148_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.113 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_20148_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_20148_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_20148_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.65 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_20148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_20148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.081 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_21149_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_21149_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_21149_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.161 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_21149_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_21149_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_21149_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.101 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_21149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_21149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.223 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_22150_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_22150_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_22150_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.184 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_22150_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_22150_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_22150_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.728 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_22150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_22150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.499 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_23151_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_23151_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_23151_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.314 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_23151_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_23151_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_23151_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.201 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_23151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_23151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.342 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_24152_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_24152_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_24152_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.187 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_24152_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_24152_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_24152_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.028 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_24152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_24152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.809 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_25153_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_25153_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_25153_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.77 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_25153_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_25153_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_25153_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_25153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_25153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.138 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_26154_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_26154_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_26154_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.515 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_26154_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_26154_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_26154_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.821 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_26154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_26154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.04 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_27155_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_27155_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_27155_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.652 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_27155_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_27155_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_27155_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.375 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_27155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_27155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.642 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_28156_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_28156_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_28156_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.352 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_28156_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_28156_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_28156_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.179 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_28156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_28156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.716 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_29157_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_29157_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_29157_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.835 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_29157_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_29157_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_29157_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.636 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_29157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_29157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.311 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_30158_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_30158_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_30158_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.427 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_30158_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_30158_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_30158_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.117 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_30158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_30158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.559 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_31159_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_31159_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_31159_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.668 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_31159_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_31159_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_31159_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.407 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_31159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_31159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.144 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_32160_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_32160_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_32160_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.829 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_32160_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_32160_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_32160_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.342 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_32160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_32160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.561 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_33161_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_33161_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_33161_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.391 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_33161_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_33161_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_33161_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.571 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_33161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_33161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.675 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_34162_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_34162_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_34162_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.942 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_34162_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_34162_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_34162_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.792 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_34162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_34162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.133 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_35163_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_35163_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_35163_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.003 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_35163_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_35163_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_35163_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.887 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_35163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_35163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.175 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36164_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_36164_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36164_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.093 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36164_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_36164_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36164_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.647 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.801 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37165_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_37165_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37165_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.574 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37165_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_37165_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37165_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.463 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.168 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38166_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_38166_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38166_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.154 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38166_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_38166_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38166_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.212 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.469 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39167_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_39167_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39167_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.402 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39167_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_39167_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39167_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.998 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.172 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40168_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_40168_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40168_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.331 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40168_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_40168_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40168_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.922 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.213 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41169_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_41169_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41169_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.462 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41169_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_41169_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41169_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.165 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41169'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.725 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42170_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_42170_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42170_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.101 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42170_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_42170_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42170_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.177 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42170'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.679 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43171_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_43171_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43171_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.525 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43171_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_43171_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43171_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.683 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.249 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44172_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_44172_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44172_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.663 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44172_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_44172_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44172_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.329 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.042 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45173_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_45173_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45173_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.501 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45173_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_45173_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45173_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.417 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.313 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46174_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_46174_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46174_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.454 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46174_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_46174_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46174_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.504 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47175_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_47175_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47175_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.184 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47175_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_47175_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47175_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.9 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.594 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48176_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_48176_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48176_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.894 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48176_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_48176_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48176_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.558 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48176'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.646 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49177_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_49177_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49177_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.107 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49177_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_49177_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49177_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.733 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.103 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50178_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_50178_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50178_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.359 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50178_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_50178_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50178_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.48 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50178'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.052 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51179_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_51179_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51179_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.231 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51179_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_51179_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51179_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.097 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.864 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52180_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_52180_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52180_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.103 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52180_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_52180_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52180_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.12 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.865 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53181_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_53181_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53181_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.848 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53181_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_53181_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53181_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.98 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53181'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.274 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54182_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_54182_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54182_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.588 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54182_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_54182_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54182_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.77 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.32 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55183_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_55183_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55183_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.426 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55183_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_55183_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55183_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.095 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55183'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.477 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56184_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_56184_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56184_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.55 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56184_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_56184_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56184_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.956 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56184'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.265 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57185_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_57185_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57185_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.352 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57185_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_57185_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57185_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.646 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57185'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.734 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58186_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_58186_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58186_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.975 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58186_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_58186_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58186_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.659 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58186'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.043 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59187_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_59187_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59187_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.287 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59187_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_59187_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59187_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.831 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59187'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.505 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60188_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_60188_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60188_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.522 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60188_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_60188_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60188_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.124 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60188'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.012 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61189_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_61189_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61189_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.576 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61189_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_61189_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61189_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.102 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61189'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.216 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62190_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_62190_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62190_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.636 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62190_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_62190_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62190_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.52 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62190'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.383 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_63191_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_63191_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_63191_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.555 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_63191_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_63191_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_63191_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.668 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_63191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_63191'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.804 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_64192_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_64192_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_64192_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.595 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_64192_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_64192_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_64192_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.796 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_64192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_64192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.249 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_65193_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_65193_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_65193_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.983 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_65193_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_65193_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_65193_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.185 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_65193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_65193'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.271 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_66194_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_66194_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_66194_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.199 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_66194_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_66194_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_66194_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.158 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_66194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_66194'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.361 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_67195_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_67195_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_67195_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.238 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_67195_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_67195_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_67195_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.092 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_67195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_67195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.986 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_68196_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_68196_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_68196_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.613 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_68196_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_68196_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_68196_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.954 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_68196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_68196'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.407 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_69197_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_69197_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_69197_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.333 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_69197_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_69197_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_69197_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.112 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_69197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_69197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.484 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_70198_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_70198_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_70198_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.58 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_70198_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_70198_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_70198_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.497 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_70198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_70198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.668 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_71199_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_71199_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_71199_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.384 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_71199_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_71199_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_71199_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 539.35 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_71199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_71199'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.808 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_72200_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_72200_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_72200_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.139 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_72200_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_72200_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_72200_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.599 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_72200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_72200'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.51 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_73201_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_73201_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_73201_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.409 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_73201_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_73201_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_73201_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 7.188 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_73201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_73201'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.237 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_74202_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_74202_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_74202_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.335 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_74202_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_74202_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_74202_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.403 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_74202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_74202'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.598 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_75203_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_75203_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_75203_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.726 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_75203_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_75203_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_75203_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.373 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_75203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_75203'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.794 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_76204_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_76204_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_76204_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.861 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_76204_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_76204_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_76204_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.849 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_76204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_76204'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.048 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_77205_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_77205_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_77205_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.185 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_77205_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_77205_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_77205_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.659 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_77205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_77205'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.107 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_78206_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_78206_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_78206_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.642 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_78206_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_78206_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_78206_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.141 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_78206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_78206'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_79207_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_79207_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_79207_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.05 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_79207_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_79207_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_79207_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.837 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_79207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_79207'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.57 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_80208_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_80208_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_80208_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.738 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_80208_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_80208_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_80208_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.687 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_80208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_80208'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.492 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_81209_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_81209_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_81209_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_81209_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_81209_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_81209_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.515 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_81209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_81209'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.28 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_82210_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_82210_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_82210_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.43 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_82210_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_82210_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_82210_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.774 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_82210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_82210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.964 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_83211_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_83211_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_83211_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.593 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_83211_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_83211_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_83211_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.895 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_83211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_83211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.521 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_84212_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_84212_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_84212_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.694 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_84212_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_84212_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_84212_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.066 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_84212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_84212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.378 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_85213_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_85213_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_85213_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.441 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_85213_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_85213_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_85213_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.071 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_85213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_85213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.741 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_86214_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_86214_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_86214_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.997 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_86214_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_86214_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_86214_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.544 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_86214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_86214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.604 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_87215_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_87215_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_87215_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.896 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_87215_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_87215_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_87215_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.861 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_87215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_87215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.516 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_88216_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_88216_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_88216_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.992 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_88216_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_88216_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_88216_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.865 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_88216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_88216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.588 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_89217_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_89217_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_89217_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.58 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_89217_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_89217_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_89217_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.546 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_89217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_89217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.424 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_90218_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_90218_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_90218_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.699 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_90218_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_90218_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_90218_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.547 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_90218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_90218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.65 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_91219_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_91219_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_91219_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.527 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_91219_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_91219_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_91219_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.663 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_91219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_91219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.228 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_92220_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_92220_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_92220_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.899 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_92220_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_92220_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_92220_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.378 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_92220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_92220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.327 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_93221_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_93221_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_93221_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.894 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_93221_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_93221_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_93221_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.194 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_93221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_93221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.442 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_94222_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_94222_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_94222_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.406 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_94222_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_94222_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_94222_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.136 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_94222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_94222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.223 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_95223_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_95223_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_95223_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.945 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_95223_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_95223_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_95223_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.961 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_95223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_95223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.43 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_96224_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_96224_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_96224_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.134 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_96224_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_96224_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_96224_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.06 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_96224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_96224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.041 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_97225_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_97225_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_97225_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_97225_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_97225_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_97225_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.253 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_97225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_97225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.894 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_98226_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_98226_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_98226_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.8 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_98226_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_98226_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_98226_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.379 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_98226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_98226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.247 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_99227_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_99227_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_99227_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.869 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_99227_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_99227_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_99227_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.27 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_99227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_99227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.99 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_100228_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_100228_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_100228_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.82 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_100228_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_100228_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_100228_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.746 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_100228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_100228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_101229_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_101229_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_101229_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.226 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_101229_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_101229_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_101229_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.158 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_101229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_101229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.004 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_102230_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_102230_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_102230_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.755 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_102230_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_102230_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_102230_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.135 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_102230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_102230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.84 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_103231_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_103231_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_103231_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.767 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_103231_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_103231_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_103231_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.613 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_103231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_103231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.161 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_104232_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_104232_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_104232_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.775 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_104232_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_104232_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_104232_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.614 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_104232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_104232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.683 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_105233_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_105233_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_105233_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.491 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_105233_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_105233_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_105233_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.443 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_105233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_105233'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.522 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_106234_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_106234_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_106234_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.422 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_106234_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_106234_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_106234_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.154 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_106234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_106234'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.097 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_107235_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_107235_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_107235_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.081 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_107235_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_107235_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_107235_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.282 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_107235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_107235'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.157 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_108236_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_108236_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_108236_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.382 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_108236_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_108236_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_108236_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.511 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_108236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_108236'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.568 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_109237_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_109237_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_109237_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.468 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_109237_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_109237_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_109237_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.995 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_109237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_109237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.448 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_110238_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_110238_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_110238_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.681 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_110238_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_110238_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_110238_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.725 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_110238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_110238'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.2 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_111239_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_111239_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_111239_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.202 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_111239_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_111239_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_111239_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.189 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_111239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_111239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.841 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_112240_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_112240_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_112240_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.754 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_112240_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_112240_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_112240_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.606 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_112240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_112240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.089 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_113241_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_113241_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_113241_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.057 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_113241_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_113241_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_113241_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.792 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_113241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_113241'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.891 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_114242_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_114242_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_114242_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.337 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_114242_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_114242_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_114242_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.851 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_114242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_114242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.688 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_115243_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_115243_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_115243_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 77449 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_115243_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_115243_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_115243_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 13.589 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_115243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_115243'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.038 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_116244_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_116244_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_116244_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.441 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_116244_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_116244_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_116244_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.345 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_116244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_116244'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.479 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_117245_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_117245_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_117245_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.355 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_117245_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_117245_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_117245_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.678 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_117245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_117245'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.521 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_118246_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_118246_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_118246_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.37 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_118246_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_118246_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_118246_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.239 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_118246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_118246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.359 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_119247_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_119247_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_119247_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.442 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_119247_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_119247_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_119247_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.133 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_119247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_119247'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.177 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_120248_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_120248_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_120248_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.863 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_120248_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_120248_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_120248_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.168 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_120248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_120248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.773 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_121249_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_121249_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_121249_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.987 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_121249_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_121249_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_121249_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.35 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_121249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_121249'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.948 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_122250_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_122250_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_122250_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.172 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_122250_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_122250_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_122250_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.703 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_122250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_122250'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.856 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_123251_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_123251_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_123251_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.95 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_123251_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_123251_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_123251_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.572 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_123251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_123251'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.855 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_124252_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_124252_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_124252_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.133 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_124252_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_124252_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_124252_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.231 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_124252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_124252'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.494 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_125253_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_125253_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_125253_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.603 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_125253_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_125253_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_125253_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.011 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_125253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_125253'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_126254_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_126254_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_126254_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.918 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_126254_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_126254_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_126254_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.506 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_126254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_126254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.427 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.239 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_206_1' pipeline 'VITIS_LOOP_206_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.346 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_215_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_215_2' pipeline 'VITIS_LOOP_215_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_215_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.929 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_224_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_224_3' pipeline 'VITIS_LOOP_224_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_224_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.476 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_233_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_233_4' pipeline 'VITIS_LOOP_233_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_233_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.243 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_242_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_242_5' pipeline 'VITIS_LOOP_242_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_242_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.066 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_251_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_251_6' pipeline 'VITIS_LOOP_251_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_251_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.345 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_260_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.413 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_269_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_269_8' pipeline 'VITIS_LOOP_269_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_269_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.612 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_278_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_278_9' pipeline 'VITIS_LOOP_278_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_278_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.684 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_287_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_287_10' pipeline 'VITIS_LOOP_287_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_287_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.255 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_296_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_296_11' pipeline 'VITIS_LOOP_296_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_296_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.382 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_305_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_305_12' pipeline 'VITIS_LOOP_305_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_305_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.489 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_314_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_314_13' pipeline 'VITIS_LOOP_314_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_314_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.213 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_323_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_323_14' pipeline 'VITIS_LOOP_323_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_323_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_332_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_332_15' pipeline 'VITIS_LOOP_332_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_332_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_341_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_341_16' pipeline 'VITIS_LOOP_341_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_341_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.104 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_350_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_350_17' pipeline 'VITIS_LOOP_350_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_350_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.197 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_359_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_359_18' pipeline 'VITIS_LOOP_359_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_359_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.506 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_368_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_368_19' pipeline 'VITIS_LOOP_368_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_368_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.319 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_377_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_377_20' pipeline 'VITIS_LOOP_377_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_377_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.108 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_386_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_386_21' pipeline 'VITIS_LOOP_386_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_386_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.434 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_395_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_395_22' pipeline 'VITIS_LOOP_395_22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_395_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.119 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_404_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_404_23' pipeline 'VITIS_LOOP_404_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_404_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.408 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_413_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_413_24' pipeline 'VITIS_LOOP_413_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_413_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.267 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_422_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_422_25' pipeline 'VITIS_LOOP_422_25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_422_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.801 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_431_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_431_26' pipeline 'VITIS_LOOP_431_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_431_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.304 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_440_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_440_27' pipeline 'VITIS_LOOP_440_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_440_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.746 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_449_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_449_28' pipeline 'VITIS_LOOP_449_28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_449_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.519 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_458_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_458_29' pipeline 'VITIS_LOOP_458_29' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_458_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.491 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_467_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_467_30' pipeline 'VITIS_LOOP_467_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_467_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.157 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_476_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_476_31' pipeline 'VITIS_LOOP_476_31' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_476_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.371 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_485_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_485_32' pipeline 'VITIS_LOOP_485_32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_485_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.536 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_494_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_494_33' pipeline 'VITIS_LOOP_494_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_494_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.506 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_503_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_503_34' pipeline 'VITIS_LOOP_503_34' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_503_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.444 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_512_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_512_35' pipeline 'VITIS_LOOP_512_35' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_512_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.636 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_521_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_521_36' pipeline 'VITIS_LOOP_521_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_521_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.333 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_530_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_530_37' pipeline 'VITIS_LOOP_530_37' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_530_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.627 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_539_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_539_38' pipeline 'VITIS_LOOP_539_38' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_539_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.319 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_548_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_548_39' pipeline 'VITIS_LOOP_548_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_548_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.134 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_557_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_557_40' pipeline 'VITIS_LOOP_557_40' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_557_40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.189 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_566_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_566_41' pipeline 'VITIS_LOOP_566_41' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_566_41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.403 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_575_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_575_42' pipeline 'VITIS_LOOP_575_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_575_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.396 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_584_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_584_43' pipeline 'VITIS_LOOP_584_43' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_584_43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_593_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_593_44' pipeline 'VITIS_LOOP_593_44' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_593_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.575 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_602_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_602_45' pipeline 'VITIS_LOOP_602_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_602_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.327 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_611_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_611_46' pipeline 'VITIS_LOOP_611_46' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_611_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.387 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_620_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_620_47' pipeline 'VITIS_LOOP_620_47' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_620_47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.366 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_629_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_629_48' pipeline 'VITIS_LOOP_629_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_629_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.283 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_638_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_638_49' pipeline 'VITIS_LOOP_638_49' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_638_49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.101 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_647_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_647_50' pipeline 'VITIS_LOOP_647_50' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_647_50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.325 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_656_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_656_51' pipeline 'VITIS_LOOP_656_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_656_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.243 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_665_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_665_52' pipeline 'VITIS_LOOP_665_52' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_665_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_674_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_674_53' pipeline 'VITIS_LOOP_674_53' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_674_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.62 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_683_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_683_54' pipeline 'VITIS_LOOP_683_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_683_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.283 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_692_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_692_55' pipeline 'VITIS_LOOP_692_55' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_692_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.263 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_701_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_701_56' pipeline 'VITIS_LOOP_701_56' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_701_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.34 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_710_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_710_57' pipeline 'VITIS_LOOP_710_57' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_710_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.651 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_719_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_719_58' pipeline 'VITIS_LOOP_719_58' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_719_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.911 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_728_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_728_59' pipeline 'VITIS_LOOP_728_59' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_728_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.454 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_737_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_737_60' pipeline 'VITIS_LOOP_737_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_737_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.377 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_746_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_746_61' pipeline 'VITIS_LOOP_746_61' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_746_61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.597 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_755_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_755_62' pipeline 'VITIS_LOOP_755_62' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_755_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.517 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_764_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_764_63' pipeline 'VITIS_LOOP_764_63' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_764_63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.566 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_773_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_773_64' pipeline 'VITIS_LOOP_773_64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_773_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.474 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_782_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_782_65' pipeline 'VITIS_LOOP_782_65' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_782_65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.612 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_791_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_791_66' pipeline 'VITIS_LOOP_791_66' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_791_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.592 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_800_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_800_67' pipeline 'VITIS_LOOP_800_67' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_800_67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.615 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_809_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_809_68' pipeline 'VITIS_LOOP_809_68' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_809_68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.627 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_818_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_818_69' pipeline 'VITIS_LOOP_818_69' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_818_69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.474 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_827_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_827_70' pipeline 'VITIS_LOOP_827_70' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_827_70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.64 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_836_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_836_71' pipeline 'VITIS_LOOP_836_71' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_836_71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.393 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_845_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_845_72' pipeline 'VITIS_LOOP_845_72' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_845_72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.438 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_854_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_854_73' pipeline 'VITIS_LOOP_854_73' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_854_73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.568 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_863_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_863_74' pipeline 'VITIS_LOOP_863_74' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_863_74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.901 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_872_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_872_75' pipeline 'VITIS_LOOP_872_75' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_872_75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.79 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_881_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_881_76' pipeline 'VITIS_LOOP_881_76' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_881_76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.649 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_890_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_890_77' pipeline 'VITIS_LOOP_890_77' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_890_77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.53 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_899_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_899_78' pipeline 'VITIS_LOOP_899_78' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_899_78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.185 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_908_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_908_79' pipeline 'VITIS_LOOP_908_79' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_908_79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.798 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_917_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_917_80' pipeline 'VITIS_LOOP_917_80' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_917_80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.083 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_926_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_926_81' pipeline 'VITIS_LOOP_926_81' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_926_81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.886 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_935_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_935_82' pipeline 'VITIS_LOOP_935_82' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_935_82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.669 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_944_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_944_83' pipeline 'VITIS_LOOP_944_83' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_944_83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.917 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_953_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_953_84' pipeline 'VITIS_LOOP_953_84' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_953_84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.768 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_962_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_962_85' pipeline 'VITIS_LOOP_962_85' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_962_85'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.672 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_971_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_971_86' pipeline 'VITIS_LOOP_971_86' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_971_86'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.847 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_980_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_980_87' pipeline 'VITIS_LOOP_980_87' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_980_87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.629 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_989_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_989_88' pipeline 'VITIS_LOOP_989_88' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_989_88'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.809 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_998_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_998_89' pipeline 'VITIS_LOOP_998_89' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_998_89'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.071 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1007_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1007_90' pipeline 'VITIS_LOOP_1007_90' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1007_90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.231 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1016_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1016_91' pipeline 'VITIS_LOOP_1016_91' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1016_91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.814 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1025_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1025_92' pipeline 'VITIS_LOOP_1025_92' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1025_92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.764 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1034_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1034_93' pipeline 'VITIS_LOOP_1034_93' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1034_93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.81 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1043_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1043_94' pipeline 'VITIS_LOOP_1043_94' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1043_94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.737 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1052_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1052_95' pipeline 'VITIS_LOOP_1052_95' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1052_95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.19 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1061_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1061_96' pipeline 'VITIS_LOOP_1061_96' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1061_96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.205 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1070_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1070_97' pipeline 'VITIS_LOOP_1070_97' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1070_97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.892 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1079_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1079_98' pipeline 'VITIS_LOOP_1079_98' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1079_98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.04 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1088_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1088_99' pipeline 'VITIS_LOOP_1088_99' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1088_99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.733 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1097_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1097_100' pipeline 'VITIS_LOOP_1097_100' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1097_100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.341 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1106_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1106_101' pipeline 'VITIS_LOOP_1106_101' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1106_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.99 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1115_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1115_102' pipeline 'VITIS_LOOP_1115_102' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1115_102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.901 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1124_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1124_103' pipeline 'VITIS_LOOP_1124_103' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1124_103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.085 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1133_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1133_104' pipeline 'VITIS_LOOP_1133_104' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1133_104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.261 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1142_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1142_105' pipeline 'VITIS_LOOP_1142_105' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1142_105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.305 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1151_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1151_106' pipeline 'VITIS_LOOP_1151_106' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1151_106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.947 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1160_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1160_107' pipeline 'VITIS_LOOP_1160_107' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1160_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.957 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1169_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1169_108' pipeline 'VITIS_LOOP_1169_108' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1169_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.58 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1178_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1178_109' pipeline 'VITIS_LOOP_1178_109' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1178_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.471 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1187_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1187_110' pipeline 'VITIS_LOOP_1187_110' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1187_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.645 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1196_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1196_111' pipeline 'VITIS_LOOP_1196_111' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1196_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.623 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1205_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1205_112' pipeline 'VITIS_LOOP_1205_112' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1205_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.848 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1214_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1214_113' pipeline 'VITIS_LOOP_1214_113' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1214_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.518 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1223_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1223_114' pipeline 'VITIS_LOOP_1223_114' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1223_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.761 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1232_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1232_115' pipeline 'VITIS_LOOP_1232_115' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1232_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.783 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1241_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1241_116' pipeline 'VITIS_LOOP_1241_116' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1241_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.546 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1250_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1250_117' pipeline 'VITIS_LOOP_1250_117' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1250_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.191 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1259_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1259_118' pipeline 'VITIS_LOOP_1259_118' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1259_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.738 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1268_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1268_119' pipeline 'VITIS_LOOP_1268_119' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1268_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.811 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1277_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1277_120' pipeline 'VITIS_LOOP_1277_120' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1277_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.89 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1286_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1286_121' pipeline 'VITIS_LOOP_1286_121' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1286_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.814 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1295_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1295_122' pipeline 'VITIS_LOOP_1295_122' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1295_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.961 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1304_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1304_123' pipeline 'VITIS_LOOP_1304_123' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1304_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.419 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1313_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1313_124' pipeline 'VITIS_LOOP_1313_124' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1313_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1322_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1322_125' pipeline 'VITIS_LOOP_1322_125' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1322_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1331_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1331_126' pipeline 'VITIS_LOOP_1331_126' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1331_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.279 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1340_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1340_127' pipeline 'VITIS_LOOP_1340_127' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1340_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_1349_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_1349_128' pipeline 'VITIS_LOOP_1349_128' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_1349_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.352 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.985 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/L' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process feeder is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [RTMG 210-285] Implementing FIFO 'feedin_U(top_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result0_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid0_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result1_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid1_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result2_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid2_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result3_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid3_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result4_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid4_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result5_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid5_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result6_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid6_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result7_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid7_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result8_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid8_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result9_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid9_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result10_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid10_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result11_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid11_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result12_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid12_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result13_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid13_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result14_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid14_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result15_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid15_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result16_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid16_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result17_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid17_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result18_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid18_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result19_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid19_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result20_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid20_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result21_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid21_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result22_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid22_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result23_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid23_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result24_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid24_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result25_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid25_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result26_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid26_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result27_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid27_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result28_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid28_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result29_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid29_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result30_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid30_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result31_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid31_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result32_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid32_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result33_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid33_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result34_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid34_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result35_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid35_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result36_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid36_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result37_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid37_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result38_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid38_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result39_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid39_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result40_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid40_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result41_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid41_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result42_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid42_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result43_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid43_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result44_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid44_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result45_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid45_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result46_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid46_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result47_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid47_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result48_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid48_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result49_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid49_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result50_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid50_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result51_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid51_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result52_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid52_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result53_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid53_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result54_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid54_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result55_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid55_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result56_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid56_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result57_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid57_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result58_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid58_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result59_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid59_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result60_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid60_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result61_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid61_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result62_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid62_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result63_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid63_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result64_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid64_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result65_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid65_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result66_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid66_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result67_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid67_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result68_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid68_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result69_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid69_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result70_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid70_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result71_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid71_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result72_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid72_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result73_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid73_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result74_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid74_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result75_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid75_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result76_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid76_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result77_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid77_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result78_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid78_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result79_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid79_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result80_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid80_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result81_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid81_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result82_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid82_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result83_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid83_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result84_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid84_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result85_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid85_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result86_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid86_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result87_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid87_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result88_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid88_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result89_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid89_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result90_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid90_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result91_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid91_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result92_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid92_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result93_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid93_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result94_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid94_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result95_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid95_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result96_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid96_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result97_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid97_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result98_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid98_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result99_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid99_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result100_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid100_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result101_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid101_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result102_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid102_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result103_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid103_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result104_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid104_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result105_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid105_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result106_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid106_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result107_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid107_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result108_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid108_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result109_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid109_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result110_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid110_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result111_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid111_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result112_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid112_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result113_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid113_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result114_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid114_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result115_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid115_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result116_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid116_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result117_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid117_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result118_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid118_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result119_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid119_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result120_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid120_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result121_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid121_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result122_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid122_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result123_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid123_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result124_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid124_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result125_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid125_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result126_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid126_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result127_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE128_U0_U(top_start_for_PE128_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1129_U0_U(top_start_for_PE_1129_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collector_U0_U(top_start_for_collector_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2130_U0_U(top_start_for_PE_2130_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3131_U0_U(top_start_for_PE_3131_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_4132_U0_U(top_start_for_PE_4132_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_5133_U0_U(top_start_for_PE_5133_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_6134_U0_U(top_start_for_PE_6134_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_7135_U0_U(top_start_for_PE_7135_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8136_U0_U(top_start_for_PE_8136_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_9137_U0_U(top_start_for_PE_9137_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_10138_U0_U(top_start_for_PE_10138_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_11139_U0_U(top_start_for_PE_11139_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_12140_U0_U(top_start_for_PE_12140_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_13141_U0_U(top_start_for_PE_13141_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_14142_U0_U(top_start_for_PE_14142_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_15143_U0_U(top_start_for_PE_15143_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_16144_U0_U(top_start_for_PE_16144_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_17145_U0_U(top_start_for_PE_17145_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_18146_U0_U(top_start_for_PE_18146_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_19147_U0_U(top_start_for_PE_19147_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_20148_U0_U(top_start_for_PE_20148_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_21149_U0_U(top_start_for_PE_21149_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_22150_U0_U(top_start_for_PE_22150_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_23151_U0_U(top_start_for_PE_23151_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_24152_U0_U(top_start_for_PE_24152_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_25153_U0_U(top_start_for_PE_25153_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_26154_U0_U(top_start_for_PE_26154_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_27155_U0_U(top_start_for_PE_27155_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_28156_U0_U(top_start_for_PE_28156_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_29157_U0_U(top_start_for_PE_29157_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_30158_U0_U(top_start_for_PE_30158_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_31159_U0_U(top_start_for_PE_31159_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_32160_U0_U(top_start_for_PE_32160_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_33161_U0_U(top_start_for_PE_33161_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_34162_U0_U(top_start_for_PE_34162_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_35163_U0_U(top_start_for_PE_35163_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_36164_U0_U(top_start_for_PE_36164_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_37165_U0_U(top_start_for_PE_37165_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_38166_U0_U(top_start_for_PE_38166_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_39167_U0_U(top_start_for_PE_39167_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_40168_U0_U(top_start_for_PE_40168_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_41169_U0_U(top_start_for_PE_41169_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_42170_U0_U(top_start_for_PE_42170_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_43171_U0_U(top_start_for_PE_43171_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_44172_U0_U(top_start_for_PE_44172_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_45173_U0_U(top_start_for_PE_45173_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_46174_U0_U(top_start_for_PE_46174_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_47175_U0_U(top_start_for_PE_47175_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_48176_U0_U(top_start_for_PE_48176_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_49177_U0_U(top_start_for_PE_49177_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_50178_U0_U(top_start_for_PE_50178_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_51179_U0_U(top_start_for_PE_51179_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_52180_U0_U(top_start_for_PE_52180_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_53181_U0_U(top_start_for_PE_53181_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_54182_U0_U(top_start_for_PE_54182_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_55183_U0_U(top_start_for_PE_55183_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_56184_U0_U(top_start_for_PE_56184_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_57185_U0_U(top_start_for_PE_57185_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_58186_U0_U(top_start_for_PE_58186_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_59187_U0_U(top_start_for_PE_59187_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_60188_U0_U(top_start_for_PE_60188_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_61189_U0_U(top_start_for_PE_61189_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_62190_U0_U(top_start_for_PE_62190_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_63191_U0_U(top_start_for_PE_63191_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_64192_U0_U(top_start_for_PE_64192_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_65193_U0_U(top_start_for_PE_65193_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_66194_U0_U(top_start_for_PE_66194_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_67195_U0_U(top_start_for_PE_67195_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_68196_U0_U(top_start_for_PE_68196_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_69197_U0_U(top_start_for_PE_69197_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_70198_U0_U(top_start_for_PE_70198_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_71199_U0_U(top_start_for_PE_71199_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_72200_U0_U(top_start_for_PE_72200_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_73201_U0_U(top_start_for_PE_73201_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_74202_U0_U(top_start_for_PE_74202_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_75203_U0_U(top_start_for_PE_75203_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_76204_U0_U(top_start_for_PE_76204_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_77205_U0_U(top_start_for_PE_77205_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_78206_U0_U(top_start_for_PE_78206_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_79207_U0_U(top_start_for_PE_79207_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_80208_U0_U(top_start_for_PE_80208_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_81209_U0_U(top_start_for_PE_81209_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_82210_U0_U(top_start_for_PE_82210_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_83211_U0_U(top_start_for_PE_83211_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_84212_U0_U(top_start_for_PE_84212_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_85213_U0_U(top_start_for_PE_85213_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_86214_U0_U(top_start_for_PE_86214_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_87215_U0_U(top_start_for_PE_87215_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_88216_U0_U(top_start_for_PE_88216_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_89217_U0_U(top_start_for_PE_89217_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_90218_U0_U(top_start_for_PE_90218_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_91219_U0_U(top_start_for_PE_91219_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_92220_U0_U(top_start_for_PE_92220_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_93221_U0_U(top_start_for_PE_93221_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_94222_U0_U(top_start_for_PE_94222_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_95223_U0_U(top_start_for_PE_95223_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_96224_U0_U(top_start_for_PE_96224_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_97225_U0_U(top_start_for_PE_97225_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_98226_U0_U(top_start_for_PE_98226_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_99227_U0_U(top_start_for_PE_99227_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_100228_U0_U(top_start_for_PE_100228_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_101229_U0_U(top_start_for_PE_101229_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_102230_U0_U(top_start_for_PE_102230_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_103231_U0_U(top_start_for_PE_103231_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_104232_U0_U(top_start_for_PE_104232_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_105233_U0_U(top_start_for_PE_105233_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_106234_U0_U(top_start_for_PE_106234_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_107235_U0_U(top_start_for_PE_107235_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_108236_U0_U(top_start_for_PE_108236_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_109237_U0_U(top_start_for_PE_109237_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_110238_U0_U(top_start_for_PE_110238_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_111239_U0_U(top_start_for_PE_111239_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_112240_U0_U(top_start_for_PE_112240_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_113241_U0_U(top_start_for_PE_113241_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_114242_U0_U(top_start_for_PE_114242_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_115243_U0_U(top_start_for_PE_115243_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_116244_U0_U(top_start_for_PE_116244_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_117245_U0_U(top_start_for_PE_117245_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_118246_U0_U(top_start_for_PE_118246_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_119247_U0_U(top_start_for_PE_119247_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_120248_U0_U(top_start_for_PE_120248_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_121249_U0_U(top_start_for_PE_121249_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_122250_U0_U(top_start_for_PE_122250_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_123251_U0_U(top_start_for_PE_123251_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_124252_U0_U(top_start_for_PE_124252_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_125253_U0_U(top_start_for_PE_125253_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_126254_U0_U(top_start_for_PE_126254_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_last_U0_U(top_start_for_PE_last_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 131 seconds. CPU system time: 11 seconds. Elapsed time: 171.299 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 21 seconds. Elapsed time: 57.452 seconds; current allocated memory: 3.930 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 149 seconds. CPU system time: 9 seconds. Elapsed time: 209.922 seconds; current allocated memory: 3.930 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3525 seconds. CPU system time: 478 seconds. Elapsed time: 145685 seconds; current allocated memory: 3.741 GB.
INFO: [HLS 200-112] Total CPU user time: 3533 seconds. Total CPU system time: 482 seconds. Total elapsed time: 145698 seconds; peak allocated memory: 3.930 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Apr 16 09:19:58 2025...
