{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 12:19:58 2011 " "Info: Processing started: Sun Oct 16 12:19:58 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off had -c had --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off had -c had --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -176 -16 152 -160 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 352 416 -128 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 528 592 -128 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 704 768 -128 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst16 " "Info: Detected ripple clock \"inst16\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2992 3056 -128 "inst16" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 880 944 -128 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst21 " "Info: Detected ripple clock \"inst21\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3872 3936 -128 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst17 " "Info: Detected ripple clock \"inst17\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3168 3232 -128 "inst17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst13 " "Info: Detected ripple clock \"inst13\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2464 2528 -128 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst5 " "Info: Detected ripple clock \"inst5\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1056 1120 -128 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst22 " "Info: Detected ripple clock \"inst22\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 4048 4112 -128 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst18 " "Info: Detected ripple clock \"inst18\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3344 3408 -128 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst14 " "Info: Detected ripple clock \"inst14\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2640 2704 -128 "inst14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst8 " "Info: Detected ripple clock \"inst8\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1584 1648 -128 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst11 " "Info: Detected ripple clock \"inst11\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2112 2176 -128 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst6 " "Info: Detected ripple clock \"inst6\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1232 1296 -128 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst20 " "Info: Detected ripple clock \"inst20\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3696 3760 -128 "inst20" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst19 " "Info: Detected ripple clock \"inst19\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3520 3584 -128 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst15 " "Info: Detected ripple clock \"inst15\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2816 2880 -128 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst9 " "Info: Detected ripple clock \"inst9\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1760 1824 -128 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst12 " "Info: Detected ripple clock \"inst12\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2288 2352 -128 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst10 " "Info: Detected ripple clock \"inst10\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1936 2000 -128 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst7 " "Info: Detected ripple clock \"inst7\" as buffer" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1408 1472 -128 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register inst23 register inst26 35.71 MHz 28.001 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 35.71 MHz between source register \"inst23\" and destination register \"inst26\" (period= 28.001 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.925 ns + Longest register register " "Info: + Longest register to register delay is 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst23 1 REG LCFF_X23_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N1; Fanout = 2; REG Node = 'inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 4224 4288 -128 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.150 ns) 0.448 ns inst24~1 2 COMB LCCOMB_X23_Y14_N6 1 " "Info: 2: + IC(0.298 ns) + CELL(0.150 ns) = 0.448 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 1; COMB Node = 'inst24~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { inst23 inst24~1 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -312 4416 4480 -168 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.841 ns inst24 3 COMB LCCOMB_X23_Y14_N4 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.841 ns; Loc. = LCCOMB_X23_Y14_N4; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst24~1 inst24 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -312 4416 4480 -168 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.925 ns inst26 4 REG LCFF_X23_Y14_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.925 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst24 inst26 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -264 4512 4576 -184 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 41.51 % ) " "Info: Total cell delay = 0.384 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.541 ns ( 58.49 % ) " "Info: Total interconnect delay = 0.541 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { inst23 inst24~1 inst24 inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { inst23 {} inst24~1 {} inst24 {} inst26 {} } { 0.000ns 0.298ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-26.862 ns - Smallest " "Info: - Smallest clock skew is -26.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.621 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -176 -16 152 -160 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.537 ns) 2.621 ns inst26 2 REG LCFF_X23_Y14_N5 2 " "Info: 2: + IC(1.085 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { CLOCK_50 inst26 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -264 4512 4576 -184 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.60 % ) " "Info: Total cell delay = 1.536 ns ( 58.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.085 ns ( 41.40 % ) " "Info: Total interconnect delay = 1.085 ns ( 41.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { CLOCK_50 inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { CLOCK_50 {} CLOCK_50~combout {} inst26 {} } { 0.000ns 0.000ns 1.085ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 29.483 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 29.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -176 -16 152 -160 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.787 ns) 2.871 ns inst 2 REG LCFF_X23_Y14_N15 2 " "Info: 2: + IC(1.085 ns) + CELL(0.787 ns) = 2.871 ns; Loc. = LCFF_X23_Y14_N15; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { CLOCK_50 inst } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 352 416 -128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 4.080 ns inst2 3 REG LCFF_X24_Y14_N1 2 " "Info: 3: + IC(0.422 ns) + CELL(0.787 ns) = 4.080 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { inst inst2 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 528 592 -128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 5.152 ns inst3 4 REG LCFF_X24_Y14_N15 2 " "Info: 4: + IC(0.285 ns) + CELL(0.787 ns) = 5.152 ns; Loc. = LCFF_X24_Y14_N15; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst2 inst3 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 704 768 -128 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 6.361 ns inst4 5 REG LCFF_X25_Y14_N1 2 " "Info: 5: + IC(0.422 ns) + CELL(0.787 ns) = 6.361 ns; Loc. = LCFF_X25_Y14_N1; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { inst3 inst4 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 880 944 -128 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.433 ns inst5 6 REG LCFF_X25_Y14_N13 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.433 ns; Loc. = LCFF_X25_Y14_N13; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst4 inst5 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1056 1120 -128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.787 ns) 8.930 ns inst6 7 REG LCFF_X27_Y14_N1 2 " "Info: 7: + IC(0.710 ns) + CELL(0.787 ns) = 8.930 ns; Loc. = LCFF_X27_Y14_N1; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { inst5 inst6 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1232 1296 -128 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 10.002 ns inst7 8 REG LCFF_X27_Y14_N29 3 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 10.002 ns; Loc. = LCFF_X27_Y14_N29; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst6 inst7 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1408 1472 -128 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 11.552 ns inst8 9 REG LCFF_X27_Y16_N1 2 " "Info: 9: + IC(0.763 ns) + CELL(0.787 ns) = 11.552 ns; Loc. = LCFF_X27_Y16_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { inst7 inst8 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1584 1648 -128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.624 ns inst9 10 REG LCFF_X27_Y16_N29 3 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.624 ns; Loc. = LCFF_X27_Y16_N29; Fanout = 3; REG Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst8 inst9 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1760 1824 -128 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 14.130 ns inst10 11 REG LCFF_X23_Y16_N15 3 " "Info: 11: + IC(0.719 ns) + CELL(0.787 ns) = 14.130 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { inst9 inst10 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 1936 2000 -128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 15.346 ns inst11 12 REG LCFF_X24_Y16_N1 2 " "Info: 12: + IC(0.429 ns) + CELL(0.787 ns) = 15.346 ns; Loc. = LCFF_X24_Y16_N1; Fanout = 2; REG Node = 'inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { inst10 inst11 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2112 2176 -128 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 16.418 ns inst12 13 REG LCFF_X24_Y16_N17 3 " "Info: 13: + IC(0.285 ns) + CELL(0.787 ns) = 16.418 ns; Loc. = LCFF_X24_Y16_N17; Fanout = 3; REG Node = 'inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst11 inst12 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2288 2352 -128 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.787 ns) 17.895 ns inst13 14 REG LCFF_X23_Y15_N15 2 " "Info: 14: + IC(0.690 ns) + CELL(0.787 ns) = 17.895 ns; Loc. = LCFF_X23_Y15_N15; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { inst12 inst13 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2464 2528 -128 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 19.110 ns inst14 15 REG LCFF_X22_Y15_N1 2 " "Info: 15: + IC(0.428 ns) + CELL(0.787 ns) = 19.110 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { inst13 inst14 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2640 2704 -128 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 20.182 ns inst15 16 REG LCFF_X22_Y15_N31 3 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 20.182 ns; Loc. = LCFF_X22_Y15_N31; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst14 inst15 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2816 2880 -128 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 21.405 ns inst16 17 REG LCFF_X21_Y15_N1 2 " "Info: 17: + IC(0.436 ns) + CELL(0.787 ns) = 21.405 ns; Loc. = LCFF_X21_Y15_N1; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { inst15 inst16 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 2992 3056 -128 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 22.477 ns inst17 18 REG LCFF_X21_Y15_N17 2 " "Info: 18: + IC(0.285 ns) + CELL(0.787 ns) = 22.477 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst16 inst17 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3168 3232 -128 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.787 ns) 23.946 ns inst18 19 REG LCFF_X20_Y14_N19 2 " "Info: 19: + IC(0.682 ns) + CELL(0.787 ns) = 23.946 ns; Loc. = LCFF_X20_Y14_N19; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { inst17 inst18 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3344 3408 -128 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 25.017 ns inst19 20 REG LCFF_X20_Y14_N15 3 " "Info: 20: + IC(0.284 ns) + CELL(0.787 ns) = 25.017 ns; Loc. = LCFF_X20_Y14_N15; Fanout = 3; REG Node = 'inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { inst18 inst19 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3520 3584 -128 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 26.234 ns inst20 21 REG LCFF_X21_Y14_N15 3 " "Info: 21: + IC(0.430 ns) + CELL(0.787 ns) = 26.234 ns; Loc. = LCFF_X21_Y14_N15; Fanout = 3; REG Node = 'inst20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { inst19 inst20 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3696 3760 -128 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.787 ns) 27.452 ns inst21 22 REG LCFF_X22_Y14_N1 2 " "Info: 22: + IC(0.431 ns) + CELL(0.787 ns) = 27.452 ns; Loc. = LCFF_X22_Y14_N1; Fanout = 2; REG Node = 'inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { inst20 inst21 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 3872 3936 -128 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 28.524 ns inst22 23 REG LCFF_X22_Y14_N15 2 " "Info: 23: + IC(0.285 ns) + CELL(0.787 ns) = 28.524 ns; Loc. = LCFF_X22_Y14_N15; Fanout = 2; REG Node = 'inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { inst21 inst22 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 4048 4112 -128 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.537 ns) 29.483 ns inst23 24 REG LCFF_X23_Y14_N1 2 " "Info: 24: + IC(0.422 ns) + CELL(0.537 ns) = 29.483 ns; Loc. = LCFF_X23_Y14_N1; Fanout = 2; REG Node = 'inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst22 inst23 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 4224 4288 -128 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.850 ns ( 63.94 % ) " "Info: Total cell delay = 18.850 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.633 ns ( 36.06 % ) " "Info: Total interconnect delay = 10.633 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.483 ns" { CLOCK_50 inst inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 inst20 inst21 inst22 inst23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.483 ns" { CLOCK_50 {} CLOCK_50~combout {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} inst20 {} inst21 {} inst22 {} inst23 {} } { 0.000ns 0.000ns 1.085ns 0.422ns 0.285ns 0.422ns 0.285ns 0.710ns 0.285ns 0.763ns 0.285ns 0.719ns 0.429ns 0.285ns 0.690ns 0.428ns 0.285ns 0.436ns 0.285ns 0.682ns 0.284ns 0.430ns 0.431ns 0.285ns 0.422ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { CLOCK_50 inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { CLOCK_50 {} CLOCK_50~combout {} inst26 {} } { 0.000ns 0.000ns 1.085ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.483 ns" { CLOCK_50 inst inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 inst20 inst21 inst22 inst23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.483 ns" { CLOCK_50 {} CLOCK_50~combout {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} inst20 {} inst21 {} inst22 {} inst23 {} } { 0.000ns 0.000ns 1.085ns 0.422ns 0.285ns 0.422ns 0.285ns 0.710ns 0.285ns 0.763ns 0.285ns 0.719ns 0.429ns 0.285ns 0.690ns 0.428ns 0.285ns 0.436ns 0.285ns 0.682ns 0.284ns 0.430ns 0.431ns 0.285ns 0.422ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -208 4224 4288 -128 "inst23" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -264 4512 4576 -184 "inst26" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { inst23 inst24~1 inst24 inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { inst23 {} inst24~1 {} inst24 {} inst26 {} } { 0.000ns 0.298ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { CLOCK_50 inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { CLOCK_50 {} CLOCK_50~combout {} inst26 {} } { 0.000ns 0.000ns 1.085ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.483 ns" { CLOCK_50 inst inst2 inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 inst20 inst21 inst22 inst23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.483 ns" { CLOCK_50 {} CLOCK_50~combout {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} inst20 {} inst21 {} inst22 {} inst23 {} } { 0.000ns 0.000ns 1.085ns 0.422ns 0.285ns 0.422ns 0.285ns 0.710ns 0.285ns 0.763ns 0.285ns 0.719ns 0.429ns 0.285ns 0.690ns 0.428ns 0.285ns 0.436ns 0.285ns 0.682ns 0.284ns 0.430ns 0.431ns 0.285ns 0.422ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] inst26 8.838 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through register \"inst26\" is 8.838 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.621 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -176 -16 152 -160 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.537 ns) 2.621 ns inst26 2 REG LCFF_X23_Y14_N5 2 " "Info: 2: + IC(1.085 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { CLOCK_50 inst26 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -264 4512 4576 -184 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.60 % ) " "Info: Total cell delay = 1.536 ns ( 58.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.085 ns ( 41.40 % ) " "Info: Total interconnect delay = 1.085 ns ( 41.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { CLOCK_50 inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { CLOCK_50 {} CLOCK_50~combout {} inst26 {} } { 0.000ns 0.000ns 1.085ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -264 4512 4576 -184 "inst26" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.967 ns + Longest register pin " "Info: + Longest register to pin delay is 5.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst26 1 REG LCFF_X23_Y14_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -264 4512 4576 -184 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.149 ns) + CELL(2.818 ns) 5.967 ns LEDR\[0\] 2 PIN PIN_AE23 0 " "Info: 2: + IC(3.149 ns) + CELL(2.818 ns) = 5.967 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { inst26 LEDR[0] } "NODE_NAME" } } { "delic_casu.bdf" "" { Schematic "F:/SPS/had/delic_casu.bdf" { { -248 4608 4784 -232 "LEDR\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 47.23 % ) " "Info: Total cell delay = 2.818 ns ( 47.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.149 ns ( 52.77 % ) " "Info: Total interconnect delay = 3.149 ns ( 52.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { inst26 LEDR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.967 ns" { inst26 {} LEDR[0] {} } { 0.000ns 3.149ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { CLOCK_50 inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { CLOCK_50 {} CLOCK_50~combout {} inst26 {} } { 0.000ns 0.000ns 1.085ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { inst26 LEDR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.967 ns" { inst26 {} LEDR[0] {} } { 0.000ns 3.149ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 12:20:00 2011 " "Info: Processing ended: Sun Oct 16 12:20:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
