[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: repair_clk_inverters1.def
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 3 pins.
[INFO ODB-0131]     Created 6 components and 31 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 12 connections.
[INFO ODB-0133]     Created 8 nets and 16 connections.
[INFO ODB-0134] Finished DEF file: repair_clk_inverters1.def
Net clk1
 Pin capacitance: 3.96-4.35
 Wire capacitance: 1.15-1.15
 Total capacitance: 5.10-5.50
 Number of drivers: 1
 Number of loads: 3
 Number of pins: 4

Driver pins
 clk1 input port (100, 33)

Load pins
 c1_1/A input (INV_X1) 1.55-1.70 (202, 101)
 c1_2/A input (INV_X1) 1.55-1.70 (302, 301)
 r1/CK input (DFF_X1) 0.86-0.95 (102, 201)
Net net1
 Pin capacitance: 0.86-0.95
 Wire capacitance: 0.31
 Total capacitance: 1.17-1.26
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 c1_1/ZN output (INV_X1) (202, 101)

Load pins
 r2/CK input (DFF_X1) 0.86-0.95 (202, 101)
Net net2
 Pin capacitance: 0.86-0.95
 Wire capacitance: 0.31
 Total capacitance: 1.17-1.26
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 c1_2/ZN output (INV_X1) (302, 301)

Load pins
 r3/CK input (DFF_X1) 0.86-0.95 (302, 301)
CLOCK
