// Seed: 4008589617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_5 = id_4;
  wire id_6;
  wire id_7, id_8 = id_7;
  id_9(
      id_7, 1'h0, 1, 1
  );
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7#(.id_9(""))
);
  wire id_10;
  nor (id_4, id_5, id_10, id_7);
  module_0(
      id_10, id_10, id_10, id_10
  );
endmodule
