OpenROAD 944855835623e651e7b9c7c50efcce1fb04b4fee 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.32.36/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.32.36/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.32.36/tmp/routing/17-fill.def
[INFO ODB-0128] Design: MULTI_32bit
[INFO ODB-0130]     Created 100 pins.
[INFO ODB-0131]     Created 13784 components and 69390 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 52760 connections.
[INFO ODB-0133]     Created 4906 nets and 16630 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.32.36/tmp/routing/17-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   MULTI_32bit
Die area:                 ( 0 0 ) ( 301290 312010 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     13784
Number of terminals:      100
Number of snets:          2
Number of nets:           4906

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 252.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 161279.
[INFO DRT-0033] mcon shape region query size = 134764.
[INFO DRT-0033] met1 shape region query size = 30820.
[INFO DRT-0033] via shape region query size = 1070.
[INFO DRT-0033] met2 shape region query size = 478.
[INFO DRT-0033] via2 shape region query size = 856.
[INFO DRT-0033] met3 shape region query size = 476.
[INFO DRT-0033] via3 shape region query size = 856.
[INFO DRT-0033] met4 shape region query size = 230.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 965 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 246 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0084]   Complete 4885 groups.
#scanned instances     = 13784
#unique  instances     = 252
#stdCellGenAp          = 7140
#stdCellValidPlanarAp  = 30
#stdCellValidViaAp     = 5546
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 16630
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 150.85 (MB), peak = 152.51 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     35450

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 45 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 13810.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 11281.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5944.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 157.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 35.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 19789 vertical wires in 1 frboxes and 11439 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 3773 vertical wires in 1 frboxes and 5092 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 221.30 (MB), peak = 221.30 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 221.55 (MB), peak = 221.55 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:14, memory = 418.21 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:24, memory = 603.15 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:25, memory = 618.69 (MB).
    Completing 40% with 1533 violations.
    elapsed time = 00:00:34, memory = 618.79 (MB).
    Completing 50% with 1533 violations.
    elapsed time = 00:00:45, memory = 619.15 (MB).
    Completing 60% with 3159 violations.
    elapsed time = 00:01:06, memory = 629.62 (MB).
    Completing 70% with 3159 violations.
    elapsed time = 00:01:12, memory = 630.62 (MB).
    Completing 80% with 3159 violations.
    elapsed time = 00:01:19, memory = 725.40 (MB).
    Completing 90% with 4738 violations.
    elapsed time = 00:01:39, memory = 725.62 (MB).
    Completing 100% with 6428 violations.
    elapsed time = 00:01:51, memory = 732.34 (MB).
[INFO DRT-0199]   Number of violations = 7345.
[INFO DRT-0267] cpu time = 00:03:18, elapsed time = 00:01:51, memory = 813.29 (MB), peak = 813.29 (MB)
Total wire length = 191064 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 86483 um.
Total wire length on LAYER met2 = 87621 um.
Total wire length on LAYER met3 = 11995 um.
Total wire length on LAYER met4 = 4848 um.
Total wire length on LAYER met5 = 115 um.
Total number of vias = 38130.
Up-via summary (total 38130):.

------------------------
 FR_MASTERSLICE        0
            li1    16617
           met1    19525
           met2     1657
           met3      327
           met4        4
------------------------
                   38130


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7345 violations.
    elapsed time = 00:00:05, memory = 813.36 (MB).
    Completing 20% with 7345 violations.
    elapsed time = 00:00:12, memory = 813.36 (MB).
    Completing 30% with 7345 violations.
    elapsed time = 00:00:14, memory = 813.37 (MB).
    Completing 40% with 6523 violations.
    elapsed time = 00:00:25, memory = 813.37 (MB).
    Completing 50% with 6523 violations.
    elapsed time = 00:00:41, memory = 813.37 (MB).
    Completing 60% with 5678 violations.
    elapsed time = 00:00:48, memory = 813.37 (MB).
    Completing 70% with 5678 violations.
    elapsed time = 00:00:53, memory = 813.37 (MB).
    Completing 80% with 5678 violations.
    elapsed time = 00:01:02, memory = 813.37 (MB).
    Completing 90% with 4905 violations.
    elapsed time = 00:01:21, memory = 813.37 (MB).
    Completing 100% with 3769 violations.
    elapsed time = 00:01:31, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 3769.
[INFO DRT-0267] cpu time = 00:02:47, elapsed time = 00:01:31, memory = 813.37 (MB), peak = 813.37 (MB)
Total wire length = 189628 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 84961 um.
Total wire length on LAYER met2 = 86618 um.
Total wire length on LAYER met3 = 13058 um.
Total wire length on LAYER met4 = 4878 um.
Total wire length on LAYER met5 = 112 um.
Total number of vias = 37865.
Up-via summary (total 37865):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19192
           met2     1687
           met3      383
           met4        4
------------------------
                   37865


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3769 violations.
    elapsed time = 00:00:01, memory = 813.37 (MB).
    Completing 20% with 3769 violations.
    elapsed time = 00:00:11, memory = 813.37 (MB).
    Completing 30% with 3814 violations.
    elapsed time = 00:00:14, memory = 813.37 (MB).
    Completing 40% with 3814 violations.
    elapsed time = 00:00:24, memory = 813.37 (MB).
    Completing 50% with 3814 violations.
    elapsed time = 00:00:35, memory = 840.18 (MB).
    Completing 60% with 3754 violations.
    elapsed time = 00:00:40, memory = 813.25 (MB).
    Completing 70% with 3754 violations.
    elapsed time = 00:00:51, memory = 813.37 (MB).
    Completing 80% with 3579 violations.
    elapsed time = 00:01:12, memory = 813.37 (MB).
    Completing 90% with 3579 violations.
    elapsed time = 00:01:18, memory = 813.37 (MB).
    Completing 100% with 3608 violations.
    elapsed time = 00:01:39, memory = 813.28 (MB).
[INFO DRT-0199]   Number of violations = 3608.
[INFO DRT-0267] cpu time = 00:02:56, elapsed time = 00:01:39, memory = 813.28 (MB), peak = 906.43 (MB)
Total wire length = 189059 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 84495 um.
Total wire length on LAYER met2 = 86354 um.
Total wire length on LAYER met3 = 13125 um.
Total wire length on LAYER met4 = 4982 um.
Total wire length on LAYER met5 = 101 um.
Total number of vias = 37735.
Up-via summary (total 37735):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19175
           met2     1582
           met3      375
           met4        4
------------------------
                   37735


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3608 violations.
    elapsed time = 00:00:12, memory = 813.28 (MB).
    Completing 20% with 3608 violations.
    elapsed time = 00:00:22, memory = 859.94 (MB).
    Completing 30% with 3608 violations.
    elapsed time = 00:00:22, memory = 859.94 (MB).
    Completing 40% with 3045 violations.
    elapsed time = 00:00:33, memory = 813.37 (MB).
    Completing 50% with 3045 violations.
    elapsed time = 00:00:47, memory = 813.37 (MB).
    Completing 60% with 2597 violations.
    elapsed time = 00:00:58, memory = 813.37 (MB).
    Completing 70% with 2597 violations.
    elapsed time = 00:01:02, memory = 813.37 (MB).
    Completing 80% with 2597 violations.
    elapsed time = 00:01:16, memory = 813.37 (MB).
    Completing 90% with 1918 violations.
    elapsed time = 00:01:32, memory = 813.37 (MB).
    Completing 100% with 1076 violations.
    elapsed time = 00:01:41, memory = 813.30 (MB).
[INFO DRT-0199]   Number of violations = 1076.
[INFO DRT-0267] cpu time = 00:02:59, elapsed time = 00:01:41, memory = 813.30 (MB), peak = 906.43 (MB)
Total wire length = 188706 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 76201 um.
Total wire length on LAYER met2 = 84194 um.
Total wire length on LAYER met3 = 20837 um.
Total wire length on LAYER met4 = 7313 um.
Total wire length on LAYER met5 = 160 um.
Total number of vias = 38951.
Up-via summary (total 38951):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19152
           met2     2589
           met3      603
           met4        8
------------------------
                   38951


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1076 violations.
    elapsed time = 00:00:01, memory = 813.30 (MB).
    Completing 20% with 1076 violations.
    elapsed time = 00:00:03, memory = 813.30 (MB).
    Completing 30% with 1076 violations.
    elapsed time = 00:00:03, memory = 813.30 (MB).
    Completing 40% with 881 violations.
    elapsed time = 00:00:08, memory = 813.30 (MB).
    Completing 50% with 881 violations.
    elapsed time = 00:00:13, memory = 813.30 (MB).
    Completing 60% with 641 violations.
    elapsed time = 00:00:19, memory = 813.30 (MB).
    Completing 70% with 641 violations.
    elapsed time = 00:00:20, memory = 813.37 (MB).
    Completing 80% with 641 violations.
    elapsed time = 00:00:22, memory = 813.37 (MB).
    Completing 90% with 404 violations.
    elapsed time = 00:00:27, memory = 813.37 (MB).
    Completing 100% with 245 violations.
    elapsed time = 00:00:31, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 245.
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:31, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188655 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75282 um.
Total wire length on LAYER met2 = 84064 um.
Total wire length on LAYER met3 = 21611 um.
Total wire length on LAYER met4 = 7555 um.
Total wire length on LAYER met5 = 140 um.
Total number of vias = 38957.
Up-via summary (total 38957):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19127
           met2     2606
           met3      619
           met4        6
------------------------
                   38957


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 245 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 245 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 245 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 241 violations.
    elapsed time = 00:00:02, memory = 813.37 (MB).
    Completing 50% with 241 violations.
    elapsed time = 00:00:02, memory = 813.37 (MB).
    Completing 60% with 241 violations.
    elapsed time = 00:00:12, memory = 813.37 (MB).
    Completing 70% with 241 violations.
    elapsed time = 00:00:12, memory = 813.37 (MB).
    Completing 80% with 241 violations.
    elapsed time = 00:00:12, memory = 813.37 (MB).
    Completing 90% with 241 violations.
    elapsed time = 00:00:12, memory = 813.37 (MB).
    Completing 100% with 134 violations.
    elapsed time = 00:00:22, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 134.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:22, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75176 um.
Total wire length on LAYER met2 = 84049 um.
Total wire length on LAYER met3 = 21698 um.
Total wire length on LAYER met4 = 7582 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38978.
Up-via summary (total 38978):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19132
           met2     2618
           met3      623
           met4        6
------------------------
                   38978


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 134 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 134 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 134 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 131 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 50% with 131 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:06, memory = 813.37 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:06, memory = 813.37 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:06, memory = 813.37 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:06, memory = 813.37 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:11, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 45.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188604 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75128 um.
Total wire length on LAYER met2 = 84013 um.
Total wire length on LAYER met3 = 21701 um.
Total wire length on LAYER met4 = 7611 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38958.
Up-via summary (total 38958):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19135
           met2     2600
           met3      618
           met4        6
------------------------
                   38958


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 90% with 39 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75129 um.
Total wire length on LAYER met2 = 84026 um.
Total wire length on LAYER met3 = 21695 um.
Total wire length on LAYER met4 = 7596 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38972.
Up-via summary (total 38972):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19145
           met2     2603
           met3      619
           met4        6
------------------------
                   38972


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75129 um.
Total wire length on LAYER met2 = 84026 um.
Total wire length on LAYER met3 = 21695 um.
Total wire length on LAYER met4 = 7596 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38972.
Up-via summary (total 38972):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19145
           met2     2603
           met3      619
           met4        6
------------------------
                   38972


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75129 um.
Total wire length on LAYER met2 = 84026 um.
Total wire length on LAYER met3 = 21695 um.
Total wire length on LAYER met4 = 7596 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38972.
Up-via summary (total 38972):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19145
           met2     2603
           met3      619
           met4        6
------------------------
                   38972


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75129 um.
Total wire length on LAYER met2 = 84026 um.
Total wire length on LAYER met3 = 21695 um.
Total wire length on LAYER met4 = 7596 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38972.
Up-via summary (total 38972):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19145
           met2     2603
           met3      619
           met4        6
------------------------
                   38972


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75129 um.
Total wire length on LAYER met2 = 84026 um.
Total wire length on LAYER met3 = 21695 um.
Total wire length on LAYER met4 = 7596 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38972.
Up-via summary (total 38972):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19145
           met2     2603
           met3      619
           met4        6
------------------------
                   38972


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75129 um.
Total wire length on LAYER met2 = 84026 um.
Total wire length on LAYER met3 = 21695 um.
Total wire length on LAYER met4 = 7596 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38972.
Up-via summary (total 38972):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19145
           met2     2603
           met3      619
           met4        6
------------------------
                   38972


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 813.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 813.37 (MB), peak = 906.43 (MB)
Total wire length = 188597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75129 um.
Total wire length on LAYER met2 = 84026 um.
Total wire length on LAYER met3 = 21695 um.
Total wire length on LAYER met4 = 7596 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38972.
Up-via summary (total 38972):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19145
           met2     2603
           met3      619
           met4        6
------------------------
                   38972


[INFO DRT-0198] Complete detail routing.
Total wire length = 188597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75129 um.
Total wire length on LAYER met2 = 84026 um.
Total wire length on LAYER met3 = 21695 um.
Total wire length on LAYER met4 = 7596 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 38972.
Up-via summary (total 38972):.

------------------------
 FR_MASTERSLICE        0
            li1    16599
           met1    19145
           met2     2603
           met3      619
           met4        6
------------------------
                   38972


[INFO DRT-0267] cpu time = 00:13:34, elapsed time = 00:07:54, memory = 813.37 (MB), peak = 906.43 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.32.36/results/routing/MULTI_32bit.def
