// Seed: 3903657450
module module_0 (
    input wand id_0,
    input wire id_1
);
  generate
    assign id_3 = 1;
  endgenerate
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    output tri1 id_13,
    input supply0 id_14,
    output tri0 id_15
);
  wire id_17;
  assign id_1 = ~|(1);
  module_0(
      id_6, id_11
  );
endmodule
