m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/simulation/modelsim
Elpm_add_unsign17bit_to_unsign17bit
Z1 w1447605123
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/lpm_add_unsign17bit_to_unsign17bit.vhd
Z5 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/lpm_add_unsign17bit_to_unsign17bit.vhd
l0
L43
V699UJS6C]2NT[dV=0R:=L0
!s100 <>zlHiLQAok4FzZBTRl:02
Z6 OV;C;10.3c;59
31
Z7 !s110 1447607160
!i10b 1
Z8 !s108 1447607160.437000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/lpm_add_unsign17bit_to_unsign17bit.vhd|
Z10 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/lpm_add_unsign17bit_to_unsign17bit.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1
Asyn
R2
R3
DEx4 work 34 lpm_add_unsign17bit_to_unsign17bit 0 22 699UJS6C]2NT[dV=0R:=L0
l74
L53
VC`G4`Jel32DYN<QZ>3z8`3
!s100 fUC2OQMl3k`0a1WOJ8_kM2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Elpm_mult_unsign8bit_unsign9bit_to_unsign17bit
Z13 w1447605039
R2
R3
R0
Z14 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/lpm_mult_unsign8bit_unsign9bit_to_unsign17bit.vhd
Z15 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/lpm_mult_unsign8bit_unsign9bit_to_unsign17bit.vhd
l0
L43
V10PN=Z<IQn@6Rz1^QO<c^1
!s100 F?KSWdQJTkGo`N92j>g`f3
R6
31
Z16 !s110 1447607159
!i10b 1
Z17 !s108 1447607159.947000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/lpm_mult_unsign8bit_unsign9bit_to_unsign17bit.vhd|
Z19 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/lpm_mult_unsign8bit_unsign9bit_to_unsign17bit.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 45 lpm_mult_unsign8bit_unsign9bit_to_unsign17bit 0 22 10PN=Z<IQn@6Rz1^QO<c^1
l75
L53
VYYBL8oO;>aTI[QA<NG0f[0
!s100 @82Y01:W9Y[PNW>af>O;<1
R6
31
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
Epixel_offset
Z20 w1447606991
Z21 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z22 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/pixel_offset.vhd
Z23 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/pixel_offset.vhd
l0
L5
Vo47J;U;1VVcdU4i;hliIY3
!s100 bab>RTYB0BFUBE7LC@9kk2
R6
31
R16
!i10b 1
Z24 !s108 1447607159.427000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/pixel_offset.vhd|
Z26 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/pixel_offset.vhd|
!i113 1
R11
R12
Abehavior
R21
R2
R3
DEx4 work 12 pixel_offset 0 22 o47J;U;1VVcdU4i;hliIY3
l37
L14
V:f3dAMcNjkb@LgD>A1ZmM0
!s100 k:^hmPjhBK@VDoIV5Pl>R3
R6
31
R16
!i10b 1
R24
R25
R26
!i113 1
R11
R12
Etb_pixel_offset
Z27 w1447607121
R21
R2
R3
R0
Z28 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/tb_pixel_offset.vhd
Z29 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/tb_pixel_offset.vhd
l0
L5
V^WQ5O?3=ZY<2CbSj2QjUR0
!s100 m:kE@lg_Ic:bKL2`>I_]J0
R6
31
R7
!i10b 1
Z30 !s108 1447607160.927000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/tb_pixel_offset.vhd|
Z32 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/pixel_offset/tb_pixel_offset.vhd|
!i113 1
R11
R12
Abehavior
R21
R2
R3
DEx4 work 15 tb_pixel_offset 0 22 ^WQ5O?3=ZY<2CbSj2QjUR0
l23
L8
VkI]WTf_U?0IIb1z=Z@;i33
!s100 `g<lj[7bT8DQbJFjdAZF92
R6
31
R7
!i10b 1
R30
R31
R32
!i113 1
R11
R12
