// Seed: 2865263336
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2
);
  assign id_4 = 1'd0 - 1;
  reg id_5;
  always @(id_4 | (1)) begin
    if (1 | 1) id_5 <= id_5;
    else id_4 <= 1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wand id_5
);
  assign id_5 = 1'o0;
  module_0(
      id_2, id_4, id_2
  );
  assign id_0 = 1;
endmodule
