ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"Clock_6.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.Clock_6_Start,"ax",%progbits
  19              		.align	1
  20              		.global	Clock_6_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	Clock_6_Start, %function
  24              	Clock_6_Start:
  25              	.LFB0:
  26              		.file 1 "Generated_Source\\PSoC5\\Clock_6.c"
   1:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/Clock_6.c **** * File Name: Clock_6.c
   3:Generated_Source\PSoC5/Clock_6.c **** * Version 2.20
   4:Generated_Source\PSoC5/Clock_6.c **** *
   5:Generated_Source\PSoC5/Clock_6.c **** *  Description:
   6:Generated_Source\PSoC5/Clock_6.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/Clock_6.c **** *
   8:Generated_Source\PSoC5/Clock_6.c **** *  Note:
   9:Generated_Source\PSoC5/Clock_6.c **** *
  10:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
  11:Generated_Source\PSoC5/Clock_6.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/Clock_6.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/Clock_6.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/Clock_6.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/Clock_6.c **** 
  17:Generated_Source\PSoC5/Clock_6.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/Clock_6.c **** #include "Clock_6.h"
  19:Generated_Source\PSoC5/Clock_6.c **** 
  20:Generated_Source\PSoC5/Clock_6.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/Clock_6.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/Clock_6.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/Clock_6.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/Clock_6.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/Clock_6.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/Clock_6.c **** 
  27:Generated_Source\PSoC5/Clock_6.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/Clock_6.c **** 
  29:Generated_Source\PSoC5/Clock_6.c **** 
  30:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
  31:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_Start
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 2


  32:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
  33:Generated_Source\PSoC5/Clock_6.c **** *
  34:Generated_Source\PSoC5/Clock_6.c **** * Summary:
  35:Generated_Source\PSoC5/Clock_6.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/Clock_6.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/Clock_6.c **** *
  38:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
  39:Generated_Source\PSoC5/Clock_6.c **** *  None
  40:Generated_Source\PSoC5/Clock_6.c **** *
  41:Generated_Source\PSoC5/Clock_6.c **** * Returns:
  42:Generated_Source\PSoC5/Clock_6.c **** *  None
  43:Generated_Source\PSoC5/Clock_6.c **** *
  44:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_Start(void) 
  46:Generated_Source\PSoC5/Clock_6.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:Generated_Source\PSoC5/Clock_6.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/Clock_6.c ****     Clock_6_CLKEN |= Clock_6_CLKEN_MASK;
  32              		.loc 1 48 0
  33 0000 044A     		ldr	r2, .L2
  34 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  35 0004 43F00103 		orr	r3, r3, #1
  36 0008 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/Clock_6.c **** 	Clock_6_CLKSTBY |= Clock_6_CLKSTBY_MASK;
  37              		.loc 1 49 0
  38 000a 137C     		ldrb	r3, [r2, #16]	@ zero_extendqisi2
  39 000c 43F00103 		orr	r3, r3, #1
  40 0010 1374     		strb	r3, [r2, #16]
  41 0012 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0014 A1430040 		.word	1073759137
  46              		.cfi_endproc
  47              	.LFE0:
  48              		.size	Clock_6_Start, .-Clock_6_Start
  49              		.section	.text.Clock_6_Stop,"ax",%progbits
  50              		.align	1
  51              		.global	Clock_6_Stop
  52              		.thumb
  53              		.thumb_func
  54              		.type	Clock_6_Stop, %function
  55              	Clock_6_Stop:
  56              	.LFB1:
  50:Generated_Source\PSoC5/Clock_6.c **** }
  51:Generated_Source\PSoC5/Clock_6.c **** 
  52:Generated_Source\PSoC5/Clock_6.c **** 
  53:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_Stop
  55:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
  56:Generated_Source\PSoC5/Clock_6.c **** *
  57:Generated_Source\PSoC5/Clock_6.c **** * Summary:
  58:Generated_Source\PSoC5/Clock_6.c **** *  Stops the clock and returns immediately. This API does not require the
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 3


  59:Generated_Source\PSoC5/Clock_6.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/Clock_6.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/Clock_6.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/Clock_6.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/Clock_6.c **** *
  64:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
  65:Generated_Source\PSoC5/Clock_6.c **** *  None
  66:Generated_Source\PSoC5/Clock_6.c **** *
  67:Generated_Source\PSoC5/Clock_6.c **** * Returns:
  68:Generated_Source\PSoC5/Clock_6.c **** *  None
  69:Generated_Source\PSoC5/Clock_6.c **** *
  70:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_Stop(void) 
  72:Generated_Source\PSoC5/Clock_6.c **** {
  57              		.loc 1 72 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  73:Generated_Source\PSoC5/Clock_6.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/Clock_6.c ****     Clock_6_CLKEN &= (uint8)(~Clock_6_CLKEN_MASK);
  62              		.loc 1 74 0
  63 0000 044A     		ldr	r2, .L5
  64 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  65 0004 03F0FE03 		and	r3, r3, #254
  66 0008 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/Clock_6.c **** 	Clock_6_CLKSTBY &= (uint8)(~Clock_6_CLKSTBY_MASK);
  67              		.loc 1 75 0
  68 000a 137C     		ldrb	r3, [r2, #16]	@ zero_extendqisi2
  69 000c 03F0FE03 		and	r3, r3, #254
  70 0010 1374     		strb	r3, [r2, #16]
  71 0012 7047     		bx	lr
  72              	.L6:
  73              		.align	2
  74              	.L5:
  75 0014 A1430040 		.word	1073759137
  76              		.cfi_endproc
  77              	.LFE1:
  78              		.size	Clock_6_Stop, .-Clock_6_Stop
  79              		.section	.text.Clock_6_StopBlock,"ax",%progbits
  80              		.align	1
  81              		.global	Clock_6_StopBlock
  82              		.thumb
  83              		.thumb_func
  84              		.type	Clock_6_StopBlock, %function
  85              	Clock_6_StopBlock:
  86              	.LFB2:
  76:Generated_Source\PSoC5/Clock_6.c **** }
  77:Generated_Source\PSoC5/Clock_6.c **** 
  78:Generated_Source\PSoC5/Clock_6.c **** 
  79:Generated_Source\PSoC5/Clock_6.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/Clock_6.c **** 
  81:Generated_Source\PSoC5/Clock_6.c **** 
  82:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
  83:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_StopBlock
  84:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
  85:Generated_Source\PSoC5/Clock_6.c **** *
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 4


  86:Generated_Source\PSoC5/Clock_6.c **** * Summary:
  87:Generated_Source\PSoC5/Clock_6.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/Clock_6.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/Clock_6.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/Clock_6.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/Clock_6.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/Clock_6.c **** *
  93:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
  94:Generated_Source\PSoC5/Clock_6.c **** *  None
  95:Generated_Source\PSoC5/Clock_6.c **** *
  96:Generated_Source\PSoC5/Clock_6.c **** * Returns:
  97:Generated_Source\PSoC5/Clock_6.c **** *  None
  98:Generated_Source\PSoC5/Clock_6.c **** *
  99:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_StopBlock(void) 
 101:Generated_Source\PSoC5/Clock_6.c **** {
  87              		.loc 1 101 0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91 0000 10B5     		push	{r4, lr}
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 4, -8
  94              		.cfi_offset 14, -4
 102:Generated_Source\PSoC5/Clock_6.c ****     if ((Clock_6_CLKEN & Clock_6_CLKEN_MASK) != 0u)
  95              		.loc 1 102 0
  96 0002 154B     		ldr	r3, .L15
  97 0004 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  98 0006 D207     		lsls	r2, r2, #31
  99 0008 25D5     		bpl	.L7
 100              	.LBB10:
 103:Generated_Source\PSoC5/Clock_6.c ****     {
 104:Generated_Source\PSoC5/Clock_6.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/Clock_6.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/Clock_6.c **** 
 107:Generated_Source\PSoC5/Clock_6.c ****         CLK_DIST_LD = 0u;
 108:Generated_Source\PSoC5/Clock_6.c **** 
 109:Generated_Source\PSoC5/Clock_6.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/Clock_6.c **** #if defined(Clock_6__CFG3)
 111:Generated_Source\PSoC5/Clock_6.c ****         CLK_DIST_AMASK = Clock_6_CLKEN_MASK;
 101              		.loc 1 111 0
 102 000a 1448     		ldr	r0, .L15+4
 107:Generated_Source\PSoC5/Clock_6.c **** 
 103              		.loc 1 107 0
 104 000c 144A     		ldr	r2, .L15+8
 105 000e 0021     		movs	r1, #0
 106              		.loc 1 111 0
 107 0010 0124     		movs	r4, #1
 107:Generated_Source\PSoC5/Clock_6.c **** 
 108              		.loc 1 107 0
 109 0012 1170     		strb	r1, [r2]
 110              		.loc 1 111 0
 111 0014 0470     		strb	r4, [r0]
 112:Generated_Source\PSoC5/Clock_6.c ****         CLK_DIST_DMASK = 0x00u;
 112              		.loc 1 112 0
 113 0016 00F8041C 		strb	r1, [r0, #-4]
 113:Generated_Source\PSoC5/Clock_6.c **** #else
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 5


 114:Generated_Source\PSoC5/Clock_6.c ****         CLK_DIST_DMASK = Clock_6_CLKEN_MASK;
 115:Generated_Source\PSoC5/Clock_6.c ****         CLK_DIST_AMASK = 0x00u;
 116:Generated_Source\PSoC5/Clock_6.c **** #endif /* Clock_6__CFG3 */
 117:Generated_Source\PSoC5/Clock_6.c **** 
 118:Generated_Source\PSoC5/Clock_6.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/Clock_6.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 114              		.loc 1 119 0
 115 001a 10F80C1C 		ldrb	r1, [r0, #-12]	@ zero_extendqisi2
 116 001e 01F07F01 		and	r1, r1, #127
 117 0022 00F80C1C 		strb	r1, [r0, #-12]
 120:Generated_Source\PSoC5/Clock_6.c **** 
 121:Generated_Source\PSoC5/Clock_6.c ****         oldDivider = CY_GET_REG16(Clock_6_DIV_PTR);
 118              		.loc 1 121 0
 119 0026 0F49     		ldr	r1, .L15+12
 120 0028 0888     		ldrh	r0, [r1]
 121 002a 80B2     		uxth	r0, r0
 122              	.LVL0:
 122:Generated_Source\PSoC5/Clock_6.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 123              		.loc 1 122 0
 124 002c 21F8FE0C 		strh	r0, [r1, #-254]	@ movhi
 123:Generated_Source\PSoC5/Clock_6.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 125              		.loc 1 123 0
 126 0030 0721     		movs	r1, #7
 127 0032 1170     		strb	r1, [r2]
 128              	.L9:
 124:Generated_Source\PSoC5/Clock_6.c **** 
 125:Generated_Source\PSoC5/Clock_6.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/Clock_6.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 129              		.loc 1 126 0 discriminator 1
 130 0034 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 131 0036 11F00101 		ands	r1, r1, #1
 132 003a FBD1     		bne	.L9
 127:Generated_Source\PSoC5/Clock_6.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/Clock_6.c **** 
 129:Generated_Source\PSoC5/Clock_6.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_CLKEN &= (uint8)(~Clock_6_CLKEN_MASK);
 133              		.loc 1 130 0
 134 003c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 135 003e 02F0FE02 		and	r2, r2, #254
 136 0042 1A70     		strb	r2, [r3]
 131:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_CLKSTBY &= (uint8)(~Clock_6_CLKSTBY_MASK);
 137              		.loc 1 131 0
 138 0044 084A     		ldr	r2, .L15+16
 139 0046 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 140 0048 03F0FE03 		and	r3, r3, #254
 141 004c 1370     		strb	r3, [r2]
 132:Generated_Source\PSoC5/Clock_6.c **** 
 133:Generated_Source\PSoC5/Clock_6.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/Clock_6.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/Clock_6.c ****         CLK_DIST_LD = 0x00u;
 142              		.loc 1 135 0
 143 004e 044B     		ldr	r3, .L15+8
 144 0050 1970     		strb	r1, [r3]
 136:Generated_Source\PSoC5/Clock_6.c ****         CY_SET_REG16(Clock_6_DIV_PTR, oldDivider);
 145              		.loc 1 136 0
 146 0052 A3F8FF00 		strh	r0, [r3, #255]	@ movhi
 147              	.LVL1:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 6


 148              	.L7:
 149 0056 10BD     		pop	{r4, pc}
 150              	.L16:
 151              		.align	2
 152              	.L15:
 153 0058 A1430040 		.word	1073759137
 154 005c 14400040 		.word	1073758228
 155 0060 01400040 		.word	1073758209
 156 0064 00410040 		.word	1073758464
 157 0068 B1430040 		.word	1073759153
 158              	.LBE10:
 159              		.cfi_endproc
 160              	.LFE2:
 161              		.size	Clock_6_StopBlock, .-Clock_6_StopBlock
 162              		.section	.text.Clock_6_StandbyPower,"ax",%progbits
 163              		.align	1
 164              		.global	Clock_6_StandbyPower
 165              		.thumb
 166              		.thumb_func
 167              		.type	Clock_6_StandbyPower, %function
 168              	Clock_6_StandbyPower:
 169              	.LFB3:
 137:Generated_Source\PSoC5/Clock_6.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/Clock_6.c ****     }
 139:Generated_Source\PSoC5/Clock_6.c **** }
 140:Generated_Source\PSoC5/Clock_6.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/Clock_6.c **** 
 142:Generated_Source\PSoC5/Clock_6.c **** 
 143:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_StandbyPower
 145:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 146:Generated_Source\PSoC5/Clock_6.c **** *
 147:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 148:Generated_Source\PSoC5/Clock_6.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/Clock_6.c **** *
 150:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 151:Generated_Source\PSoC5/Clock_6.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/Clock_6.c **** *
 153:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 154:Generated_Source\PSoC5/Clock_6.c **** *  None
 155:Generated_Source\PSoC5/Clock_6.c **** *
 156:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/Clock_6.c **** {
 170              		.loc 1 158 0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 0
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174              		@ link register save eliminated.
 175              	.LVL2:
 176 0000 044B     		ldr	r3, .L21
 159:Generated_Source\PSoC5/Clock_6.c ****     if(state == 0u)
 160:Generated_Source\PSoC5/Clock_6.c ****     {
 161:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_CLKSTBY &= (uint8)(~Clock_6_CLKSTBY_MASK);
 177              		.loc 1 161 0
 178 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 159:Generated_Source\PSoC5/Clock_6.c ****     if(state == 0u)
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 7


 179              		.loc 1 159 0
 180 0004 10B9     		cbnz	r0, .L18
 181              		.loc 1 161 0
 182 0006 02F0FE02 		and	r2, r2, #254
 183 000a 01E0     		b	.L20
 184              	.L18:
 162:Generated_Source\PSoC5/Clock_6.c ****     }
 163:Generated_Source\PSoC5/Clock_6.c ****     else
 164:Generated_Source\PSoC5/Clock_6.c ****     {
 165:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_CLKSTBY |= Clock_6_CLKSTBY_MASK;
 185              		.loc 1 165 0
 186 000c 42F00102 		orr	r2, r2, #1
 187              	.L20:
 188 0010 1A70     		strb	r2, [r3]
 189 0012 7047     		bx	lr
 190              	.L22:
 191              		.align	2
 192              	.L21:
 193 0014 B1430040 		.word	1073759153
 194              		.cfi_endproc
 195              	.LFE3:
 196              		.size	Clock_6_StandbyPower, .-Clock_6_StandbyPower
 197              		.section	.text.Clock_6_SetDividerRegister,"ax",%progbits
 198              		.align	1
 199              		.global	Clock_6_SetDividerRegister
 200              		.thumb
 201              		.thumb_func
 202              		.type	Clock_6_SetDividerRegister, %function
 203              	Clock_6_SetDividerRegister:
 204              	.LFB4:
 166:Generated_Source\PSoC5/Clock_6.c ****     }
 167:Generated_Source\PSoC5/Clock_6.c **** }
 168:Generated_Source\PSoC5/Clock_6.c **** 
 169:Generated_Source\PSoC5/Clock_6.c **** 
 170:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_SetDividerRegister
 172:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 173:Generated_Source\PSoC5/Clock_6.c **** *
 174:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 175:Generated_Source\PSoC5/Clock_6.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/Clock_6.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/Clock_6.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/Clock_6.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/Clock_6.c **** *
 180:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 181:Generated_Source\PSoC5/Clock_6.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/Clock_6.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/Clock_6.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/Clock_6.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/Clock_6.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/Clock_6.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/Clock_6.c **** *   cycle.
 188:Generated_Source\PSoC5/Clock_6.c **** *
 189:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 190:Generated_Source\PSoC5/Clock_6.c **** *  None
 191:Generated_Source\PSoC5/Clock_6.c **** *
 192:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 8


 193:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/Clock_6.c ****                                 
 195:Generated_Source\PSoC5/Clock_6.c **** {
 205              		.loc 1 195 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              	.LVL3:
 210 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 211              		.cfi_def_cfa_offset 20
 212              		.cfi_offset 4, -20
 213              		.cfi_offset 5, -16
 214              		.cfi_offset 6, -12
 215              		.cfi_offset 7, -8
 216              		.cfi_offset 14, -4
 217              	.LBB11:
 218              	.LBB12:
 196:Generated_Source\PSoC5/Clock_6.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/Clock_6.c **** 
 198:Generated_Source\PSoC5/Clock_6.c ****     uint8 currSrc = Clock_6_GetSourceRegister();
 199:Generated_Source\PSoC5/Clock_6.c ****     uint16 oldDivider = Clock_6_GetDividerRegister();
 200:Generated_Source\PSoC5/Clock_6.c **** 
 201:Generated_Source\PSoC5/Clock_6.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/Clock_6.c ****     {
 203:Generated_Source\PSoC5/Clock_6.c ****         enabled = Clock_6_CLKEN & Clock_6_CLKEN_MASK;
 204:Generated_Source\PSoC5/Clock_6.c **** 
 205:Generated_Source\PSoC5/Clock_6.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/Clock_6.c ****         {
 207:Generated_Source\PSoC5/Clock_6.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/Clock_6.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/Clock_6.c ****             {
 210:Generated_Source\PSoC5/Clock_6.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/Clock_6.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/Clock_6.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/Clock_6.c ****                 CY_SET_REG16(Clock_6_DIV_PTR, clkDivider);
 214:Generated_Source\PSoC5/Clock_6.c ****                 Clock_6_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/Clock_6.c ****             }
 216:Generated_Source\PSoC5/Clock_6.c ****             else
 217:Generated_Source\PSoC5/Clock_6.c ****             {
 218:Generated_Source\PSoC5/Clock_6.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/Clock_6.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/Clock_6.c ****                 Clock_6_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/Clock_6.c ****                 CY_SET_REG16(Clock_6_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/Clock_6.c ****             }
 223:Generated_Source\PSoC5/Clock_6.c ****         }
 224:Generated_Source\PSoC5/Clock_6.c ****         else
 225:Generated_Source\PSoC5/Clock_6.c ****         {
 226:Generated_Source\PSoC5/Clock_6.c **** 			
 227:Generated_Source\PSoC5/Clock_6.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/Clock_6.c ****             {
 229:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/Clock_6.c **** 
 231:Generated_Source\PSoC5/Clock_6.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/Clock_6.c **** #if defined(Clock_6__CFG3)
 233:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_AMASK = Clock_6_CLKEN_MASK;
 234:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/Clock_6.c **** #else
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 9


 236:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_DMASK = Clock_6_CLKEN_MASK;
 237:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/Clock_6.c **** #endif /* Clock_6__CFG3 */
 239:Generated_Source\PSoC5/Clock_6.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/Clock_6.c **** 
 242:Generated_Source\PSoC5/Clock_6.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/Clock_6.c ****                 if (((Clock_6_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/Clock_6.c ****                 {
 245:Generated_Source\PSoC5/Clock_6.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/Clock_6.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/Clock_6.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/Clock_6.c **** 
 249:Generated_Source\PSoC5/Clock_6.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/Clock_6.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/Clock_6.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/Clock_6.c **** 
 253:Generated_Source\PSoC5/Clock_6.c ****                     Clock_6_CLKEN &= (uint8)(~Clock_6_CLKEN_MASK);
 254:Generated_Source\PSoC5/Clock_6.c **** 
 255:Generated_Source\PSoC5/Clock_6.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/Clock_6.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/Clock_6.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/Clock_6.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/Clock_6.c ****                 }
 260:Generated_Source\PSoC5/Clock_6.c ****             }
 261:Generated_Source\PSoC5/Clock_6.c **** 
 262:Generated_Source\PSoC5/Clock_6.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/Clock_6.c ****             if ((Clock_6_CLKEN & Clock_6_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/Clock_6.c ****             {
 265:Generated_Source\PSoC5/Clock_6.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/Clock_6.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/Clock_6.c **** 
 268:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/Clock_6.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/Clock_6.c ****             }
 271:Generated_Source\PSoC5/Clock_6.c ****             else
 272:Generated_Source\PSoC5/Clock_6.c ****             {
 273:Generated_Source\PSoC5/Clock_6.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/Clock_6.c ****                 CY_SET_REG16(Clock_6_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/Clock_6.c **** 				Clock_6_CLKEN |= enabled;
 276:Generated_Source\PSoC5/Clock_6.c ****             }
 277:Generated_Source\PSoC5/Clock_6.c ****         }
 278:Generated_Source\PSoC5/Clock_6.c ****     }
 279:Generated_Source\PSoC5/Clock_6.c **** }
 280:Generated_Source\PSoC5/Clock_6.c **** 
 281:Generated_Source\PSoC5/Clock_6.c **** 
 282:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_GetDividerRegister
 284:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 285:Generated_Source\PSoC5/Clock_6.c **** *
 286:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 287:Generated_Source\PSoC5/Clock_6.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/Clock_6.c **** *
 289:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 290:Generated_Source\PSoC5/Clock_6.c **** *  None
 291:Generated_Source\PSoC5/Clock_6.c **** *
 292:Generated_Source\PSoC5/Clock_6.c **** * Returns:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 10


 293:Generated_Source\PSoC5/Clock_6.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/Clock_6.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/Clock_6.c **** *
 296:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/Clock_6.c **** uint16 Clock_6_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/Clock_6.c **** {
 299:Generated_Source\PSoC5/Clock_6.c ****     return CY_GET_REG16(Clock_6_DIV_PTR);
 300:Generated_Source\PSoC5/Clock_6.c **** }
 301:Generated_Source\PSoC5/Clock_6.c **** 
 302:Generated_Source\PSoC5/Clock_6.c **** 
 303:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_SetModeRegister
 305:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 306:Generated_Source\PSoC5/Clock_6.c **** *
 307:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 308:Generated_Source\PSoC5/Clock_6.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/Clock_6.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/Clock_6.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/Clock_6.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/Clock_6.c **** *
 313:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 314:Generated_Source\PSoC5/Clock_6.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/Clock_6.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/Clock_6.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/Clock_6.c **** *                 value.
 319:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/Clock_6.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/Clock_6.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/Clock_6.c **** *                 source clock.
 323:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/Clock_6.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/Clock_6.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/Clock_6.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/Clock_6.c **** *
 328:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 329:Generated_Source\PSoC5/Clock_6.c **** *  None
 330:Generated_Source\PSoC5/Clock_6.c **** *
 331:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/Clock_6.c **** {
 334:Generated_Source\PSoC5/Clock_6.c ****     Clock_6_MOD_SRC |= modeBitMask & (uint8)Clock_6_MODE_MASK;
 335:Generated_Source\PSoC5/Clock_6.c **** }
 336:Generated_Source\PSoC5/Clock_6.c **** 
 337:Generated_Source\PSoC5/Clock_6.c **** 
 338:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_ClearModeRegister
 340:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 341:Generated_Source\PSoC5/Clock_6.c **** *
 342:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 343:Generated_Source\PSoC5/Clock_6.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/Clock_6.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/Clock_6.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/Clock_6.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/Clock_6.c **** *
 348:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 349:Generated_Source\PSoC5/Clock_6.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 11


 350:Generated_Source\PSoC5/Clock_6.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/Clock_6.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/Clock_6.c **** *                 value.
 354:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/Clock_6.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/Clock_6.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/Clock_6.c **** *                 source clock.
 358:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/Clock_6.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/Clock_6.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/Clock_6.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/Clock_6.c **** *
 363:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 364:Generated_Source\PSoC5/Clock_6.c **** *  None
 365:Generated_Source\PSoC5/Clock_6.c **** *
 366:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/Clock_6.c **** {
 369:Generated_Source\PSoC5/Clock_6.c ****     Clock_6_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_6_MODE_MASK));
 370:Generated_Source\PSoC5/Clock_6.c **** }
 371:Generated_Source\PSoC5/Clock_6.c **** 
 372:Generated_Source\PSoC5/Clock_6.c **** 
 373:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_GetModeRegister
 375:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 376:Generated_Source\PSoC5/Clock_6.c **** *
 377:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 378:Generated_Source\PSoC5/Clock_6.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/Clock_6.c **** *
 380:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 381:Generated_Source\PSoC5/Clock_6.c **** *  None
 382:Generated_Source\PSoC5/Clock_6.c **** *
 383:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 384:Generated_Source\PSoC5/Clock_6.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/Clock_6.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/Clock_6.c **** *
 387:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/Clock_6.c **** uint8 Clock_6_GetModeRegister(void) 
 389:Generated_Source\PSoC5/Clock_6.c **** {
 390:Generated_Source\PSoC5/Clock_6.c ****     return Clock_6_MOD_SRC & (uint8)(Clock_6_MODE_MASK);
 391:Generated_Source\PSoC5/Clock_6.c **** }
 392:Generated_Source\PSoC5/Clock_6.c **** 
 393:Generated_Source\PSoC5/Clock_6.c **** 
 394:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_SetSourceRegister
 396:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 397:Generated_Source\PSoC5/Clock_6.c **** *
 398:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 399:Generated_Source\PSoC5/Clock_6.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/Clock_6.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/Clock_6.c **** *
 402:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 403:Generated_Source\PSoC5/Clock_6.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/Clock_6.c **** *   following input sources:
 405:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SRC_SEL_IMO
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 12


 407:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/Clock_6.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/Clock_6.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/Clock_6.c **** *
 415:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 416:Generated_Source\PSoC5/Clock_6.c **** *  None
 417:Generated_Source\PSoC5/Clock_6.c **** *
 418:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/Clock_6.c **** {
 421:Generated_Source\PSoC5/Clock_6.c ****     uint16 currDiv = Clock_6_GetDividerRegister();
 422:Generated_Source\PSoC5/Clock_6.c ****     uint8 oldSrc = Clock_6_GetSourceRegister();
 423:Generated_Source\PSoC5/Clock_6.c **** 
 424:Generated_Source\PSoC5/Clock_6.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/Clock_6.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/Clock_6.c ****     {
 427:Generated_Source\PSoC5/Clock_6.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/Clock_6.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_MOD_SRC =
 431:Generated_Source\PSoC5/Clock_6.c ****             (Clock_6_MOD_SRC & (uint8)(~Clock_6_SRC_SEL_MSK)) | clkSource;
 432:Generated_Source\PSoC5/Clock_6.c ****     }
 433:Generated_Source\PSoC5/Clock_6.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/Clock_6.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/Clock_6.c ****     {
 436:Generated_Source\PSoC5/Clock_6.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/Clock_6.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_MOD_SRC =
 439:Generated_Source\PSoC5/Clock_6.c ****             (Clock_6_MOD_SRC & (uint8)(~Clock_6_SRC_SEL_MSK)) | clkSource;
 440:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/Clock_6.c ****     }
 442:Generated_Source\PSoC5/Clock_6.c ****     else
 443:Generated_Source\PSoC5/Clock_6.c ****     {
 444:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_MOD_SRC =
 445:Generated_Source\PSoC5/Clock_6.c ****             (Clock_6_MOD_SRC & (uint8)(~Clock_6_SRC_SEL_MSK)) | clkSource;
 446:Generated_Source\PSoC5/Clock_6.c ****     }
 447:Generated_Source\PSoC5/Clock_6.c **** }
 448:Generated_Source\PSoC5/Clock_6.c **** 
 449:Generated_Source\PSoC5/Clock_6.c **** 
 450:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_GetSourceRegister
 452:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 453:Generated_Source\PSoC5/Clock_6.c **** *
 454:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 455:Generated_Source\PSoC5/Clock_6.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/Clock_6.c **** *
 457:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 458:Generated_Source\PSoC5/Clock_6.c **** *  None
 459:Generated_Source\PSoC5/Clock_6.c **** *
 460:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 461:Generated_Source\PSoC5/Clock_6.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/Clock_6.c **** *
 463:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 13


 464:Generated_Source\PSoC5/Clock_6.c **** uint8 Clock_6_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/Clock_6.c **** {
 466:Generated_Source\PSoC5/Clock_6.c ****     return Clock_6_MOD_SRC & Clock_6_SRC_SEL_MSK;
 219              		.loc 1 466 0
 220 0002 2C4B     		ldr	r3, .L44
 221              	.LBE12:
 222              	.LBE11:
 223              	.LBB15:
 224              	.LBB16:
 299:Generated_Source\PSoC5/Clock_6.c **** }
 225              		.loc 1 299 0
 226 0004 2C4E     		ldr	r6, .L44+4
 227              	.LBE16:
 228              	.LBE15:
 229              	.LBB19:
 230              	.LBB13:
 231              		.loc 1 466 0
 232 0006 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 233              	.LBE13:
 234              	.LBE19:
 235              	.LBB20:
 236              	.LBB17:
 299:Generated_Source\PSoC5/Clock_6.c **** }
 237              		.loc 1 299 0
 238 0008 3288     		ldrh	r2, [r6]
 239              	.LBE17:
 240              	.LBE20:
 241              	.LBB21:
 242              	.LBB14:
 243              		.loc 1 466 0
 244 000a 07F00707 		and	r7, r7, #7
 245              	.LBE14:
 246              	.LBE21:
 247              	.LBB22:
 248              	.LBB18:
 299:Generated_Source\PSoC5/Clock_6.c **** }
 249              		.loc 1 299 0
 250 000e 92B2     		uxth	r2, r2
 251              	.LBE18:
 252              	.LBE22:
 201:Generated_Source\PSoC5/Clock_6.c ****     {
 253              		.loc 1 201 0
 254 0010 9042     		cmp	r0, r2
 255 0012 9E46     		mov	lr, r3
 256 0014 4CD0     		beq	.L23
 203:Generated_Source\PSoC5/Clock_6.c **** 
 257              		.loc 1 203 0
 258 0016 294D     		ldr	r5, .L44+8
 259 0018 2C78     		ldrb	r4, [r5]	@ zero_extendqisi2
 260 001a E4B2     		uxtb	r4, r4
 261              	.LVL4:
 205:Generated_Source\PSoC5/Clock_6.c ****         {
 262              		.loc 1 205 0
 263 001c 6FB9     		cbnz	r7, .L26
 205:Generated_Source\PSoC5/Clock_6.c ****         {
 264              		.loc 1 205 0 is_stmt 0 discriminator 1
 265 001e 32B1     		cbz	r2, .L27
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 14


 205:Generated_Source\PSoC5/Clock_6.c ****         {
 266              		.loc 1 205 0 discriminator 2
 267 0020 58B9     		cbnz	r0, .L26
 220:Generated_Source\PSoC5/Clock_6.c ****                 CY_SET_REG16(Clock_6_DIV_PTR, clkDivider);
 268              		.loc 1 220 0 is_stmt 1
 269 0022 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 270 0024 42F04002 		orr	r2, r2, #64
 271 0028 1A70     		strb	r2, [r3]
 221:Generated_Source\PSoC5/Clock_6.c ****             }
 272              		.loc 1 221 0
 273 002a 3080     		strh	r0, [r6]	@ movhi
 274 002c F0BD     		pop	{r4, r5, r6, r7, pc}
 275              	.LVL5:
 276              	.L27:
 213:Generated_Source\PSoC5/Clock_6.c ****                 Clock_6_MOD_SRC &= (uint8)(~CYCLK_SSS);
 277              		.loc 1 213 0
 278 002e 3080     		strh	r0, [r6]	@ movhi
 214:Generated_Source\PSoC5/Clock_6.c ****             }
 279              		.loc 1 214 0
 280 0030 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 281 0032 02F0BF02 		and	r2, r2, #191
 282 0036 1A70     		strb	r2, [r3]
 283 0038 F0BD     		pop	{r4, r5, r6, r7, pc}
 284              	.LVL6:
 285              	.L26:
 227:Generated_Source\PSoC5/Clock_6.c ****             {
 286              		.loc 1 227 0
 287 003a 14F00104 		ands	r4, r4, #1
 288              	.LVL7:
 289 003e 22D0     		beq	.L30
 233:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_DMASK = 0x00u;
 290              		.loc 1 233 0
 291 0040 1F4F     		ldr	r7, .L44+12
 229:Generated_Source\PSoC5/Clock_6.c **** 
 292              		.loc 1 229 0
 293 0042 204B     		ldr	r3, .L44+16
 294 0044 0026     		movs	r6, #0
 233:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_DMASK = 0x00u;
 295              		.loc 1 233 0
 296 0046 4FF0010C 		mov	ip, #1
 229:Generated_Source\PSoC5/Clock_6.c **** 
 297              		.loc 1 229 0
 298 004a 1E70     		strb	r6, [r3]
 233:Generated_Source\PSoC5/Clock_6.c ****                 CLK_DIST_DMASK = 0x00u;
 299              		.loc 1 233 0
 300 004c 87F800C0 		strb	ip, [r7]
 234:Generated_Source\PSoC5/Clock_6.c **** #else
 301              		.loc 1 234 0
 302 0050 07F8046C 		strb	r6, [r7, #-4]
 240:Generated_Source\PSoC5/Clock_6.c **** 
 303              		.loc 1 240 0
 304 0054 17F80C6C 		ldrb	r6, [r7, #-12]	@ zero_extendqisi2
 305 0058 06F07F06 		and	r6, r6, #127
 306 005c 07F80C6C 		strb	r6, [r7, #-12]
 243:Generated_Source\PSoC5/Clock_6.c ****                 {
 307              		.loc 1 243 0
 308 0060 9EF80060 		ldrb	r6, [lr]	@ zero_extendqisi2
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 15


 309 0064 3607     		lsls	r6, r6, #28
 310 0066 00D5     		bpl	.L31
 243:Generated_Source\PSoC5/Clock_6.c ****                 {
 311              		.loc 1 243 0 is_stmt 0 discriminator 1
 312 0068 68B9     		cbnz	r0, .L30
 313              	.L31:
 246:Generated_Source\PSoC5/Clock_6.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 314              		.loc 1 246 0 is_stmt 1
 315 006a 174E     		ldr	r6, .L44+20
 316 006c 3280     		strh	r2, [r6]	@ movhi
 247:Generated_Source\PSoC5/Clock_6.c **** 
 317              		.loc 1 247 0
 318 006e 0722     		movs	r2, #7
 319 0070 1A70     		strb	r2, [r3]
 320              	.L33:
 250:Generated_Source\PSoC5/Clock_6.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 321              		.loc 1 250 0 discriminator 1
 322 0072 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 323 0074 12F00102 		ands	r2, r2, #1
 324 0078 FBD1     		bne	.L33
 253:Generated_Source\PSoC5/Clock_6.c **** 
 325              		.loc 1 253 0
 326 007a 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 327 007c 03F0FE03 		and	r3, r3, #254
 328 0080 2B70     		strb	r3, [r5]
 257:Generated_Source\PSoC5/Clock_6.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 329              		.loc 1 257 0
 330 0082 104B     		ldr	r3, .L44+16
 331 0084 1A70     		strb	r2, [r3]
 332              	.L30:
 263:Generated_Source\PSoC5/Clock_6.c ****             {
 333              		.loc 1 263 0
 334 0086 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 335 0088 0C4A     		ldr	r2, .L44+8
 336 008a DD07     		lsls	r5, r3, #31
 337 008c 0BD5     		bpl	.L34
 266:Generated_Source\PSoC5/Clock_6.c **** 
 338              		.loc 1 266 0
 339 008e 0E4B     		ldr	r3, .L44+20
 268:Generated_Source\PSoC5/Clock_6.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 340              		.loc 1 268 0
 341 0090 0029     		cmp	r1, #0
 266:Generated_Source\PSoC5/Clock_6.c **** 
 342              		.loc 1 266 0
 343 0092 1880     		strh	r0, [r3]	@ movhi
 268:Generated_Source\PSoC5/Clock_6.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 344              		.loc 1 268 0
 345 0094 14BF     		ite	ne
 346 0096 0322     		movne	r2, #3
 347 0098 0122     		moveq	r2, #1
 348 009a 013B     		subs	r3, r3, #1
 349 009c 1A70     		strb	r2, [r3]
 350              	.L36:
 269:Generated_Source\PSoC5/Clock_6.c ****             }
 351              		.loc 1 269 0 discriminator 1
 352 009e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 353 00a0 D207     		lsls	r2, r2, #31
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 16


 354 00a2 FCD4     		bmi	.L36
 355 00a4 F0BD     		pop	{r4, r5, r6, r7, pc}
 356              	.L34:
 274:Generated_Source\PSoC5/Clock_6.c **** 				Clock_6_CLKEN |= enabled;
 357              		.loc 1 274 0
 358 00a6 044B     		ldr	r3, .L44+4
 359 00a8 1880     		strh	r0, [r3]	@ movhi
 275:Generated_Source\PSoC5/Clock_6.c ****             }
 360              		.loc 1 275 0
 361 00aa 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 362 00ac 1C43     		orrs	r4, r4, r3
 363 00ae 1470     		strb	r4, [r2]
 364              	.L23:
 365 00b0 F0BD     		pop	{r4, r5, r6, r7, pc}
 366              	.L45:
 367 00b2 00BF     		.align	2
 368              	.L44:
 369 00b4 02410040 		.word	1073758466
 370 00b8 00410040 		.word	1073758464
 371 00bc A1430040 		.word	1073759137
 372 00c0 14400040 		.word	1073758228
 373 00c4 01400040 		.word	1073758209
 374 00c8 02400040 		.word	1073758210
 375              		.cfi_endproc
 376              	.LFE4:
 377              		.size	Clock_6_SetDividerRegister, .-Clock_6_SetDividerRegister
 378              		.section	.text.Clock_6_GetDividerRegister,"ax",%progbits
 379              		.align	1
 380              		.global	Clock_6_GetDividerRegister
 381              		.thumb
 382              		.thumb_func
 383              		.type	Clock_6_GetDividerRegister, %function
 384              	Clock_6_GetDividerRegister:
 385              	.LFB5:
 298:Generated_Source\PSoC5/Clock_6.c ****     return CY_GET_REG16(Clock_6_DIV_PTR);
 386              		.loc 1 298 0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 299:Generated_Source\PSoC5/Clock_6.c **** }
 391              		.loc 1 299 0
 392 0000 014B     		ldr	r3, .L47
 393 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/Clock_6.c **** 
 394              		.loc 1 300 0
 395 0004 80B2     		uxth	r0, r0
 396 0006 7047     		bx	lr
 397              	.L48:
 398              		.align	2
 399              	.L47:
 400 0008 00410040 		.word	1073758464
 401              		.cfi_endproc
 402              	.LFE5:
 403              		.size	Clock_6_GetDividerRegister, .-Clock_6_GetDividerRegister
 404              		.section	.text.Clock_6_SetModeRegister,"ax",%progbits
 405              		.align	1
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 17


 406              		.global	Clock_6_SetModeRegister
 407              		.thumb
 408              		.thumb_func
 409              		.type	Clock_6_SetModeRegister, %function
 410              	Clock_6_SetModeRegister:
 411              	.LFB6:
 333:Generated_Source\PSoC5/Clock_6.c ****     Clock_6_MOD_SRC |= modeBitMask & (uint8)Clock_6_MODE_MASK;
 412              		.loc 1 333 0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 417              	.LVL8:
 334:Generated_Source\PSoC5/Clock_6.c **** }
 418              		.loc 1 334 0
 419 0000 034A     		ldr	r2, .L50
 420 0002 00F0F800 		and	r0, r0, #248
 421              	.LVL9:
 422 0006 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 423 0008 0343     		orrs	r3, r3, r0
 424 000a 1370     		strb	r3, [r2]
 425 000c 7047     		bx	lr
 426              	.L51:
 427 000e 00BF     		.align	2
 428              	.L50:
 429 0010 02410040 		.word	1073758466
 430              		.cfi_endproc
 431              	.LFE6:
 432              		.size	Clock_6_SetModeRegister, .-Clock_6_SetModeRegister
 433              		.section	.text.Clock_6_ClearModeRegister,"ax",%progbits
 434              		.align	1
 435              		.global	Clock_6_ClearModeRegister
 436              		.thumb
 437              		.thumb_func
 438              		.type	Clock_6_ClearModeRegister, %function
 439              	Clock_6_ClearModeRegister:
 440              	.LFB7:
 368:Generated_Source\PSoC5/Clock_6.c ****     Clock_6_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_6_MODE_MASK));
 441              		.loc 1 368 0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445              		@ link register save eliminated.
 446              	.LVL10:
 369:Generated_Source\PSoC5/Clock_6.c **** }
 447              		.loc 1 369 0
 448 0000 C043     		mvns	r0, r0
 449              	.LVL11:
 450 0002 034B     		ldr	r3, .L53
 451 0004 40F00700 		orr	r0, r0, #7
 452 0008 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 453 000a 1040     		ands	r0, r0, r2
 454 000c 1870     		strb	r0, [r3]
 455 000e 7047     		bx	lr
 456              	.L54:
 457              		.align	2
 458              	.L53:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 18


 459 0010 02410040 		.word	1073758466
 460              		.cfi_endproc
 461              	.LFE7:
 462              		.size	Clock_6_ClearModeRegister, .-Clock_6_ClearModeRegister
 463              		.section	.text.Clock_6_GetModeRegister,"ax",%progbits
 464              		.align	1
 465              		.global	Clock_6_GetModeRegister
 466              		.thumb
 467              		.thumb_func
 468              		.type	Clock_6_GetModeRegister, %function
 469              	Clock_6_GetModeRegister:
 470              	.LFB8:
 389:Generated_Source\PSoC5/Clock_6.c ****     return Clock_6_MOD_SRC & (uint8)(Clock_6_MODE_MASK);
 471              		.loc 1 389 0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 390:Generated_Source\PSoC5/Clock_6.c **** }
 476              		.loc 1 390 0
 477 0000 024B     		ldr	r3, .L56
 478 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/Clock_6.c **** 
 479              		.loc 1 391 0
 480 0004 00F0F800 		and	r0, r0, #248
 481 0008 7047     		bx	lr
 482              	.L57:
 483 000a 00BF     		.align	2
 484              	.L56:
 485 000c 02410040 		.word	1073758466
 486              		.cfi_endproc
 487              	.LFE8:
 488              		.size	Clock_6_GetModeRegister, .-Clock_6_GetModeRegister
 489              		.section	.text.Clock_6_SetSourceRegister,"ax",%progbits
 490              		.align	1
 491              		.global	Clock_6_SetSourceRegister
 492              		.thumb
 493              		.thumb_func
 494              		.type	Clock_6_SetSourceRegister, %function
 495              	Clock_6_SetSourceRegister:
 496              	.LFB9:
 420:Generated_Source\PSoC5/Clock_6.c ****     uint16 currDiv = Clock_6_GetDividerRegister();
 497              		.loc 1 420 0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              		@ link register save eliminated.
 502              	.LVL12:
 503              	.LBB23:
 504              	.LBB24:
 299:Generated_Source\PSoC5/Clock_6.c **** }
 505              		.loc 1 299 0
 506 0000 124B     		ldr	r3, .L66
 507 0002 1A88     		ldrh	r2, [r3]
 508              	.LBE24:
 509              	.LBE23:
 510              	.LBB26:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 19


 511              	.LBB27:
 512              		.loc 1 466 0
 513 0004 0233     		adds	r3, r3, #2
 514 0006 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 515              	.LBE27:
 516              	.LBE26:
 517              	.LBB28:
 518              	.LBB25:
 299:Generated_Source\PSoC5/Clock_6.c **** }
 519              		.loc 1 299 0
 520 0008 92B2     		uxth	r2, r2
 521              	.LBE25:
 522              	.LBE28:
 424:Generated_Source\PSoC5/Clock_6.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 523              		.loc 1 424 0
 524 000a 11F0070F 		tst	r1, #7
 525 000e 1946     		mov	r1, r3
 526 0010 09D0     		beq	.L59
 424:Generated_Source\PSoC5/Clock_6.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 527              		.loc 1 424 0 is_stmt 0 discriminator 1
 528 0012 A0B9     		cbnz	r0, .L60
 425:Generated_Source\PSoC5/Clock_6.c ****     {
 529              		.loc 1 425 0 is_stmt 1
 530 0014 9AB9     		cbnz	r2, .L60
 429:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_MOD_SRC =
 531              		.loc 1 429 0
 532 0016 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 533 0018 42F04002 		orr	r2, r2, #64
 534 001c 1A70     		strb	r2, [r3]
 431:Generated_Source\PSoC5/Clock_6.c ****     }
 535              		.loc 1 431 0
 536 001e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 430:Generated_Source\PSoC5/Clock_6.c ****             (Clock_6_MOD_SRC & (uint8)(~Clock_6_SRC_SEL_MSK)) | clkSource;
 537              		.loc 1 430 0
 538 0020 02F0F802 		and	r2, r2, #248
 539 0024 09E0     		b	.L65
 540              	.L59:
 433:Generated_Source\PSoC5/Clock_6.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 541              		.loc 1 433 0 discriminator 1
 542 0026 50B1     		cbz	r0, .L60
 434:Generated_Source\PSoC5/Clock_6.c ****     {
 543              		.loc 1 434 0
 544 0028 4AB9     		cbnz	r2, .L60
 439:Generated_Source\PSoC5/Clock_6.c ****         Clock_6_MOD_SRC &= (uint8)(~CYCLK_SSS);
 545              		.loc 1 439 0
 546 002a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 438:Generated_Source\PSoC5/Clock_6.c ****             (Clock_6_MOD_SRC & (uint8)(~Clock_6_SRC_SEL_MSK)) | clkSource;
 547              		.loc 1 438 0
 548 002c 02F0F802 		and	r2, r2, #248
 549 0030 1043     		orrs	r0, r0, r2
 550              	.LVL13:
 551 0032 1870     		strb	r0, [r3]
 440:Generated_Source\PSoC5/Clock_6.c ****     }
 552              		.loc 1 440 0
 553 0034 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 554 0036 02F0BF02 		and	r2, r2, #191
 555              	.L65:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 20


 556 003a 1A70     		strb	r2, [r3]
 557 003c 7047     		bx	lr
 558              	.LVL14:
 559              	.L60:
 445:Generated_Source\PSoC5/Clock_6.c ****     }
 560              		.loc 1 445 0
 561 003e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 444:Generated_Source\PSoC5/Clock_6.c ****             (Clock_6_MOD_SRC & (uint8)(~Clock_6_SRC_SEL_MSK)) | clkSource;
 562              		.loc 1 444 0
 563 0040 03F0F803 		and	r3, r3, #248
 564 0044 1843     		orrs	r0, r0, r3
 565              	.LVL15:
 566 0046 0870     		strb	r0, [r1]
 567 0048 7047     		bx	lr
 568              	.L67:
 569 004a 00BF     		.align	2
 570              	.L66:
 571 004c 00410040 		.word	1073758464
 572              		.cfi_endproc
 573              	.LFE9:
 574              		.size	Clock_6_SetSourceRegister, .-Clock_6_SetSourceRegister
 575              		.section	.text.Clock_6_GetSourceRegister,"ax",%progbits
 576              		.align	1
 577              		.global	Clock_6_GetSourceRegister
 578              		.thumb
 579              		.thumb_func
 580              		.type	Clock_6_GetSourceRegister, %function
 581              	Clock_6_GetSourceRegister:
 582              	.LFB10:
 465:Generated_Source\PSoC5/Clock_6.c ****     return Clock_6_MOD_SRC & Clock_6_SRC_SEL_MSK;
 583              		.loc 1 465 0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587              		@ link register save eliminated.
 588              		.loc 1 466 0
 589 0000 024B     		ldr	r3, .L69
 590 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/Clock_6.c **** }
 591              		.loc 1 467 0
 592 0004 00F00700 		and	r0, r0, #7
 593 0008 7047     		bx	lr
 594              	.L70:
 595 000a 00BF     		.align	2
 596              	.L69:
 597 000c 02410040 		.word	1073758466
 598              		.cfi_endproc
 599              	.LFE10:
 600              		.size	Clock_6_GetSourceRegister, .-Clock_6_GetSourceRegister
 601              		.section	.text.Clock_6_SetPhaseRegister,"ax",%progbits
 602              		.align	1
 603              		.global	Clock_6_SetPhaseRegister
 604              		.thumb
 605              		.thumb_func
 606              		.type	Clock_6_SetPhaseRegister, %function
 607              	Clock_6_SetPhaseRegister:
 608              	.LFB11:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 21


 468:Generated_Source\PSoC5/Clock_6.c **** 
 469:Generated_Source\PSoC5/Clock_6.c **** 
 470:Generated_Source\PSoC5/Clock_6.c **** #if defined(Clock_6__CFG3)
 471:Generated_Source\PSoC5/Clock_6.c **** 
 472:Generated_Source\PSoC5/Clock_6.c **** 
 473:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 474:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_SetPhaseRegister
 475:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 476:Generated_Source\PSoC5/Clock_6.c **** *
 477:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 478:Generated_Source\PSoC5/Clock_6.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:Generated_Source\PSoC5/Clock_6.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:Generated_Source\PSoC5/Clock_6.c **** *  delay to avoid glitches.
 481:Generated_Source\PSoC5/Clock_6.c **** *
 482:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 483:Generated_Source\PSoC5/Clock_6.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:Generated_Source\PSoC5/Clock_6.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:Generated_Source\PSoC5/Clock_6.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:Generated_Source\PSoC5/Clock_6.c **** *   produces a 10ns delay.
 487:Generated_Source\PSoC5/Clock_6.c **** *
 488:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 489:Generated_Source\PSoC5/Clock_6.c **** *  None
 490:Generated_Source\PSoC5/Clock_6.c **** *
 491:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 492:Generated_Source\PSoC5/Clock_6.c **** void Clock_6_SetPhaseRegister(uint8 clkPhase) 
 493:Generated_Source\PSoC5/Clock_6.c **** {
 609              		.loc 1 493 0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 0
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 614              	.LVL16:
 494:Generated_Source\PSoC5/Clock_6.c ****     Clock_6_PHASE = clkPhase & Clock_6_PHASE_MASK;
 615              		.loc 1 494 0
 616 0000 024B     		ldr	r3, .L72
 617 0002 00F00F00 		and	r0, r0, #15
 618              	.LVL17:
 619 0006 1870     		strb	r0, [r3]
 620 0008 7047     		bx	lr
 621              	.L73:
 622 000a 00BF     		.align	2
 623              	.L72:
 624 000c 03410040 		.word	1073758467
 625              		.cfi_endproc
 626              	.LFE11:
 627              		.size	Clock_6_SetPhaseRegister, .-Clock_6_SetPhaseRegister
 628              		.section	.text.Clock_6_GetPhaseRegister,"ax",%progbits
 629              		.align	1
 630              		.global	Clock_6_GetPhaseRegister
 631              		.thumb
 632              		.thumb_func
 633              		.type	Clock_6_GetPhaseRegister, %function
 634              	Clock_6_GetPhaseRegister:
 635              	.LFB12:
 495:Generated_Source\PSoC5/Clock_6.c **** }
 496:Generated_Source\PSoC5/Clock_6.c **** 
 497:Generated_Source\PSoC5/Clock_6.c **** 
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 22


 498:Generated_Source\PSoC5/Clock_6.c **** /*******************************************************************************
 499:Generated_Source\PSoC5/Clock_6.c **** * Function Name: Clock_6_GetPhase
 500:Generated_Source\PSoC5/Clock_6.c **** ********************************************************************************
 501:Generated_Source\PSoC5/Clock_6.c **** *
 502:Generated_Source\PSoC5/Clock_6.c **** * Summary:
 503:Generated_Source\PSoC5/Clock_6.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:Generated_Source\PSoC5/Clock_6.c **** *  for analog clocks.
 505:Generated_Source\PSoC5/Clock_6.c **** *
 506:Generated_Source\PSoC5/Clock_6.c **** * Parameters:
 507:Generated_Source\PSoC5/Clock_6.c **** *  None
 508:Generated_Source\PSoC5/Clock_6.c **** *
 509:Generated_Source\PSoC5/Clock_6.c **** * Returns:
 510:Generated_Source\PSoC5/Clock_6.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:Generated_Source\PSoC5/Clock_6.c **** *
 512:Generated_Source\PSoC5/Clock_6.c **** *******************************************************************************/
 513:Generated_Source\PSoC5/Clock_6.c **** uint8 Clock_6_GetPhaseRegister(void) 
 514:Generated_Source\PSoC5/Clock_6.c **** {
 636              		.loc 1 514 0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 515:Generated_Source\PSoC5/Clock_6.c ****     return Clock_6_PHASE & Clock_6_PHASE_MASK;
 641              		.loc 1 515 0
 642 0000 024B     		ldr	r3, .L75
 643 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 516:Generated_Source\PSoC5/Clock_6.c **** }
 644              		.loc 1 516 0
 645 0004 00F00F00 		and	r0, r0, #15
 646 0008 7047     		bx	lr
 647              	.L76:
 648 000a 00BF     		.align	2
 649              	.L75:
 650 000c 03410040 		.word	1073758467
 651              		.cfi_endproc
 652              	.LFE12:
 653              		.size	Clock_6_GetPhaseRegister, .-Clock_6_GetPhaseRegister
 654              		.text
 655              	.Letext0:
 656              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 657              		.section	.debug_info,"",%progbits
 658              	.Ldebug_info0:
 659 0000 D6020000 		.4byte	0x2d6
 660 0004 0400     		.2byte	0x4
 661 0006 00000000 		.4byte	.Ldebug_abbrev0
 662 000a 04       		.byte	0x4
 663 000b 01       		.uleb128 0x1
 664 000c 93000000 		.4byte	.LASF40
 665 0010 01       		.byte	0x1
 666 0011 8D020000 		.4byte	.LASF41
 667 0015 35010000 		.4byte	.LASF42
 668 0019 58000000 		.4byte	.Ldebug_ranges0+0x58
 669 001d 00000000 		.4byte	0
 670 0021 00000000 		.4byte	.Ldebug_line0
 671 0025 02       		.uleb128 0x2
 672 0026 01       		.byte	0x1
 673 0027 06       		.byte	0x6
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 23


 674 0028 13020000 		.4byte	.LASF0
 675 002c 02       		.uleb128 0x2
 676 002d 01       		.byte	0x1
 677 002e 08       		.byte	0x8
 678 002f C6010000 		.4byte	.LASF1
 679 0033 02       		.uleb128 0x2
 680 0034 02       		.byte	0x2
 681 0035 05       		.byte	0x5
 682 0036 42000000 		.4byte	.LASF2
 683 003a 02       		.uleb128 0x2
 684 003b 02       		.byte	0x2
 685 003c 07       		.byte	0x7
 686 003d 58020000 		.4byte	.LASF3
 687 0041 02       		.uleb128 0x2
 688 0042 04       		.byte	0x4
 689 0043 05       		.byte	0x5
 690 0044 7C010000 		.4byte	.LASF4
 691 0048 02       		.uleb128 0x2
 692 0049 04       		.byte	0x4
 693 004a 07       		.byte	0x7
 694 004b C1020000 		.4byte	.LASF5
 695 004f 02       		.uleb128 0x2
 696 0050 08       		.byte	0x8
 697 0051 05       		.byte	0x5
 698 0052 27010000 		.4byte	.LASF6
 699 0056 02       		.uleb128 0x2
 700 0057 08       		.byte	0x8
 701 0058 07       		.byte	0x7
 702 0059 1F020000 		.4byte	.LASF7
 703 005d 03       		.uleb128 0x3
 704 005e 04       		.byte	0x4
 705 005f 05       		.byte	0x5
 706 0060 696E7400 		.ascii	"int\000"
 707 0064 02       		.uleb128 0x2
 708 0065 04       		.byte	0x4
 709 0066 07       		.byte	0x7
 710 0067 36020000 		.4byte	.LASF8
 711 006b 04       		.uleb128 0x4
 712 006c 82000000 		.4byte	.LASF9
 713 0070 02       		.byte	0x2
 714 0071 9201     		.2byte	0x192
 715 0073 2C000000 		.4byte	0x2c
 716 0077 04       		.uleb128 0x4
 717 0078 67000000 		.4byte	.LASF10
 718 007c 02       		.byte	0x2
 719 007d 9301     		.2byte	0x193
 720 007f 3A000000 		.4byte	0x3a
 721 0083 02       		.uleb128 0x2
 722 0084 04       		.byte	0x4
 723 0085 04       		.byte	0x4
 724 0086 21010000 		.4byte	.LASF11
 725 008a 02       		.uleb128 0x2
 726 008b 08       		.byte	0x8
 727 008c 04       		.byte	0x4
 728 008d D3020000 		.4byte	.LASF12
 729 0091 02       		.uleb128 0x2
 730 0092 01       		.byte	0x1
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 24


 731 0093 08       		.byte	0x8
 732 0094 6B020000 		.4byte	.LASF13
 733 0098 04       		.uleb128 0x4
 734 0099 BC020000 		.4byte	.LASF14
 735 009d 02       		.byte	0x2
 736 009e 3C02     		.2byte	0x23c
 737 00a0 A4000000 		.4byte	0xa4
 738 00a4 05       		.uleb128 0x5
 739 00a5 6B000000 		.4byte	0x6b
 740 00a9 04       		.uleb128 0x4
 741 00aa 3C000000 		.4byte	.LASF15
 742 00ae 02       		.byte	0x2
 743 00af 3D02     		.2byte	0x23d
 744 00b1 B5000000 		.4byte	0xb5
 745 00b5 05       		.uleb128 0x5
 746 00b6 77000000 		.4byte	0x77
 747 00ba 06       		.uleb128 0x6
 748 00bb F9010000 		.4byte	.LASF16
 749 00bf 01       		.byte	0x1
 750 00c0 D001     		.2byte	0x1d0
 751 00c2 6B000000 		.4byte	0x6b
 752 00c6 01       		.byte	0x1
 753 00c7 06       		.uleb128 0x6
 754 00c8 DA020000 		.4byte	.LASF17
 755 00cc 01       		.byte	0x1
 756 00cd 2901     		.2byte	0x129
 757 00cf 77000000 		.4byte	0x77
 758 00d3 01       		.byte	0x1
 759 00d4 07       		.uleb128 0x7
 760 00d5 AE020000 		.4byte	.LASF18
 761 00d9 01       		.byte	0x1
 762 00da 2D       		.byte	0x2d
 763 00db 00000000 		.4byte	.LFB0
 764 00df 18000000 		.4byte	.LFE0-.LFB0
 765 00e3 01       		.uleb128 0x1
 766 00e4 9C       		.byte	0x9c
 767 00e5 07       		.uleb128 0x7
 768 00e6 6E000000 		.4byte	.LASF19
 769 00ea 01       		.byte	0x1
 770 00eb 47       		.byte	0x47
 771 00ec 00000000 		.4byte	.LFB1
 772 00f0 18000000 		.4byte	.LFE1-.LFB1
 773 00f4 01       		.uleb128 0x1
 774 00f5 9C       		.byte	0x9c
 775 00f6 08       		.uleb128 0x8
 776 00f7 85010000 		.4byte	.LASF20
 777 00fb 01       		.byte	0x1
 778 00fc 64       		.byte	0x64
 779 00fd 00000000 		.4byte	.LFB2
 780 0101 6C000000 		.4byte	.LFE2-.LFB2
 781 0105 01       		.uleb128 0x1
 782 0106 9C       		.byte	0x9c
 783 0107 25010000 		.4byte	0x125
 784 010b 09       		.uleb128 0x9
 785 010c 0A000000 		.4byte	.LBB10
 786 0110 62000000 		.4byte	.LBE10-.LBB10
 787 0114 0A       		.uleb128 0xa
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 25


 788 0115 82020000 		.4byte	.LASF26
 789 0119 01       		.byte	0x1
 790 011a 69       		.byte	0x69
 791 011b 77000000 		.4byte	0x77
 792 011f 00000000 		.4byte	.LLST0
 793 0123 00       		.byte	0
 794 0124 00       		.byte	0
 795 0125 08       		.uleb128 0x8
 796 0126 43020000 		.4byte	.LASF21
 797 012a 01       		.byte	0x1
 798 012b 9D       		.byte	0x9d
 799 012c 00000000 		.4byte	.LFB3
 800 0130 18000000 		.4byte	.LFE3-.LFB3
 801 0134 01       		.uleb128 0x1
 802 0135 9C       		.byte	0x9c
 803 0136 48010000 		.4byte	0x148
 804 013a 0B       		.uleb128 0xb
 805 013b AF010000 		.4byte	.LASF23
 806 013f 01       		.byte	0x1
 807 0140 9D       		.byte	0x9d
 808 0141 6B000000 		.4byte	0x6b
 809 0145 01       		.uleb128 0x1
 810 0146 50       		.byte	0x50
 811 0147 00       		.byte	0
 812 0148 08       		.uleb128 0x8
 813 0149 4C000000 		.4byte	.LASF22
 814 014d 01       		.byte	0x1
 815 014e C1       		.byte	0xc1
 816 014f 00000000 		.4byte	.LFB4
 817 0153 CC000000 		.4byte	.LFE4-.LFB4
 818 0157 01       		.uleb128 0x1
 819 0158 9C       		.byte	0x9c
 820 0159 BB010000 		.4byte	0x1bb
 821 015d 0B       		.uleb128 0xb
 822 015e 88000000 		.4byte	.LASF24
 823 0162 01       		.byte	0x1
 824 0163 C1       		.byte	0xc1
 825 0164 77000000 		.4byte	0x77
 826 0168 01       		.uleb128 0x1
 827 0169 50       		.byte	0x50
 828 016a 0B       		.uleb128 0xb
 829 016b BE010000 		.4byte	.LASF25
 830 016f 01       		.byte	0x1
 831 0170 C1       		.byte	0xc1
 832 0171 6B000000 		.4byte	0x6b
 833 0175 01       		.uleb128 0x1
 834 0176 51       		.byte	0x51
 835 0177 0A       		.uleb128 0xa
 836 0178 F5020000 		.4byte	.LASF27
 837 017c 01       		.byte	0x1
 838 017d C4       		.byte	0xc4
 839 017e 6B000000 		.4byte	0x6b
 840 0182 13000000 		.4byte	.LLST1
 841 0186 0C       		.uleb128 0xc
 842 0187 7A020000 		.4byte	.LASF28
 843 018b 01       		.byte	0x1
 844 018c C6       		.byte	0xc6
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 26


 845 018d 6B000000 		.4byte	0x6b
 846 0191 0C       		.uleb128 0xc
 847 0192 82020000 		.4byte	.LASF26
 848 0196 01       		.byte	0x1
 849 0197 C7       		.byte	0xc7
 850 0198 77000000 		.4byte	0x77
 851 019c 0D       		.uleb128 0xd
 852 019d BA000000 		.4byte	0xba
 853 01a1 02000000 		.4byte	.LBB11
 854 01a5 00000000 		.4byte	.Ldebug_ranges0+0
 855 01a9 01       		.byte	0x1
 856 01aa C6       		.byte	0xc6
 857 01ab 0D       		.uleb128 0xd
 858 01ac C7000000 		.4byte	0xc7
 859 01b0 04000000 		.4byte	.LBB15
 860 01b4 20000000 		.4byte	.Ldebug_ranges0+0x20
 861 01b8 01       		.byte	0x1
 862 01b9 C7       		.byte	0xc7
 863 01ba 00       		.byte	0
 864 01bb 0E       		.uleb128 0xe
 865 01bc C7000000 		.4byte	0xc7
 866 01c0 00000000 		.4byte	.LFB5
 867 01c4 0C000000 		.4byte	.LFE5-.LFB5
 868 01c8 01       		.uleb128 0x1
 869 01c9 9C       		.byte	0x9c
 870 01ca 0F       		.uleb128 0xf
 871 01cb 16030000 		.4byte	.LASF29
 872 01cf 01       		.byte	0x1
 873 01d0 4C01     		.2byte	0x14c
 874 01d2 00000000 		.4byte	.LFB6
 875 01d6 14000000 		.4byte	.LFE6-.LFB6
 876 01da 01       		.uleb128 0x1
 877 01db 9C       		.byte	0x9c
 878 01dc F1010000 		.4byte	0x1f1
 879 01e0 10       		.uleb128 0x10
 880 01e1 D4010000 		.4byte	.LASF30
 881 01e5 01       		.byte	0x1
 882 01e6 4C01     		.2byte	0x14c
 883 01e8 6B000000 		.4byte	0x6b
 884 01ec 2A000000 		.4byte	.LLST2
 885 01f0 00       		.byte	0
 886 01f1 0F       		.uleb128 0xf
 887 01f2 00000000 		.4byte	.LASF31
 888 01f6 01       		.byte	0x1
 889 01f7 6F01     		.2byte	0x16f
 890 01f9 00000000 		.4byte	.LFB7
 891 01fd 14000000 		.4byte	.LFE7-.LFB7
 892 0201 01       		.uleb128 0x1
 893 0202 9C       		.byte	0x9c
 894 0203 18020000 		.4byte	0x218
 895 0207 10       		.uleb128 0x10
 896 0208 D4010000 		.4byte	.LASF30
 897 020c 01       		.byte	0x1
 898 020d 6F01     		.2byte	0x16f
 899 020f 6B000000 		.4byte	0x6b
 900 0213 4B000000 		.4byte	.LLST3
 901 0217 00       		.byte	0
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 27


 902 0218 11       		.uleb128 0x11
 903 0219 97010000 		.4byte	.LASF38
 904 021d 01       		.byte	0x1
 905 021e 8401     		.2byte	0x184
 906 0220 6B000000 		.4byte	0x6b
 907 0224 00000000 		.4byte	.LFB8
 908 0228 10000000 		.4byte	.LFE8-.LFB8
 909 022c 01       		.uleb128 0x1
 910 022d 9C       		.byte	0x9c
 911 022e 0F       		.uleb128 0xf
 912 022f 1A000000 		.4byte	.LASF32
 913 0233 01       		.byte	0x1
 914 0234 A301     		.2byte	0x1a3
 915 0236 00000000 		.4byte	.LFB9
 916 023a 50000000 		.4byte	.LFE9-.LFB9
 917 023e 01       		.uleb128 0x1
 918 023f 9C       		.byte	0x9c
 919 0240 8D020000 		.4byte	0x28d
 920 0244 10       		.uleb128 0x10
 921 0245 70020000 		.4byte	.LASF33
 922 0249 01       		.byte	0x1
 923 024a A301     		.2byte	0x1a3
 924 024c 6B000000 		.4byte	0x6b
 925 0250 6C000000 		.4byte	.LLST4
 926 0254 12       		.uleb128 0x12
 927 0255 34000000 		.4byte	.LASF34
 928 0259 01       		.byte	0x1
 929 025a A501     		.2byte	0x1a5
 930 025c 77000000 		.4byte	0x77
 931 0260 12       		.uleb128 0x12
 932 0261 7B000000 		.4byte	.LASF35
 933 0265 01       		.byte	0x1
 934 0266 A601     		.2byte	0x1a6
 935 0268 6B000000 		.4byte	0x6b
 936 026c 13       		.uleb128 0x13
 937 026d C7000000 		.4byte	0xc7
 938 0271 00000000 		.4byte	.LBB23
 939 0275 40000000 		.4byte	.Ldebug_ranges0+0x40
 940 0279 01       		.byte	0x1
 941 027a A501     		.2byte	0x1a5
 942 027c 14       		.uleb128 0x14
 943 027d BA000000 		.4byte	0xba
 944 0281 04000000 		.4byte	.LBB26
 945 0285 04000000 		.4byte	.LBE26-.LBB26
 946 0289 01       		.byte	0x1
 947 028a A601     		.2byte	0x1a6
 948 028c 00       		.byte	0
 949 028d 0E       		.uleb128 0xe
 950 028e BA000000 		.4byte	0xba
 951 0292 00000000 		.4byte	.LFB10
 952 0296 10000000 		.4byte	.LFE10-.LFB10
 953 029a 01       		.uleb128 0x1
 954 029b 9C       		.byte	0x9c
 955 029c 0F       		.uleb128 0xf
 956 029d E0010000 		.4byte	.LASF36
 957 02a1 01       		.byte	0x1
 958 02a2 EC01     		.2byte	0x1ec
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 28


 959 02a4 00000000 		.4byte	.LFB11
 960 02a8 10000000 		.4byte	.LFE11-.LFB11
 961 02ac 01       		.uleb128 0x1
 962 02ad 9C       		.byte	0x9c
 963 02ae C3020000 		.4byte	0x2c3
 964 02b2 10       		.uleb128 0x10
 965 02b3 B5010000 		.4byte	.LASF37
 966 02b7 01       		.byte	0x1
 967 02b8 EC01     		.2byte	0x1ec
 968 02ba 6B000000 		.4byte	0x6b
 969 02be A6000000 		.4byte	.LLST5
 970 02c2 00       		.byte	0
 971 02c3 11       		.uleb128 0x11
 972 02c4 FD020000 		.4byte	.LASF39
 973 02c8 01       		.byte	0x1
 974 02c9 0102     		.2byte	0x201
 975 02cb 6B000000 		.4byte	0x6b
 976 02cf 00000000 		.4byte	.LFB12
 977 02d3 10000000 		.4byte	.LFE12-.LFB12
 978 02d7 01       		.uleb128 0x1
 979 02d8 9C       		.byte	0x9c
 980 02d9 00       		.byte	0
 981              		.section	.debug_abbrev,"",%progbits
 982              	.Ldebug_abbrev0:
 983 0000 01       		.uleb128 0x1
 984 0001 11       		.uleb128 0x11
 985 0002 01       		.byte	0x1
 986 0003 25       		.uleb128 0x25
 987 0004 0E       		.uleb128 0xe
 988 0005 13       		.uleb128 0x13
 989 0006 0B       		.uleb128 0xb
 990 0007 03       		.uleb128 0x3
 991 0008 0E       		.uleb128 0xe
 992 0009 1B       		.uleb128 0x1b
 993 000a 0E       		.uleb128 0xe
 994 000b 55       		.uleb128 0x55
 995 000c 17       		.uleb128 0x17
 996 000d 11       		.uleb128 0x11
 997 000e 01       		.uleb128 0x1
 998 000f 10       		.uleb128 0x10
 999 0010 17       		.uleb128 0x17
 1000 0011 00       		.byte	0
 1001 0012 00       		.byte	0
 1002 0013 02       		.uleb128 0x2
 1003 0014 24       		.uleb128 0x24
 1004 0015 00       		.byte	0
 1005 0016 0B       		.uleb128 0xb
 1006 0017 0B       		.uleb128 0xb
 1007 0018 3E       		.uleb128 0x3e
 1008 0019 0B       		.uleb128 0xb
 1009 001a 03       		.uleb128 0x3
 1010 001b 0E       		.uleb128 0xe
 1011 001c 00       		.byte	0
 1012 001d 00       		.byte	0
 1013 001e 03       		.uleb128 0x3
 1014 001f 24       		.uleb128 0x24
 1015 0020 00       		.byte	0
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 29


 1016 0021 0B       		.uleb128 0xb
 1017 0022 0B       		.uleb128 0xb
 1018 0023 3E       		.uleb128 0x3e
 1019 0024 0B       		.uleb128 0xb
 1020 0025 03       		.uleb128 0x3
 1021 0026 08       		.uleb128 0x8
 1022 0027 00       		.byte	0
 1023 0028 00       		.byte	0
 1024 0029 04       		.uleb128 0x4
 1025 002a 16       		.uleb128 0x16
 1026 002b 00       		.byte	0
 1027 002c 03       		.uleb128 0x3
 1028 002d 0E       		.uleb128 0xe
 1029 002e 3A       		.uleb128 0x3a
 1030 002f 0B       		.uleb128 0xb
 1031 0030 3B       		.uleb128 0x3b
 1032 0031 05       		.uleb128 0x5
 1033 0032 49       		.uleb128 0x49
 1034 0033 13       		.uleb128 0x13
 1035 0034 00       		.byte	0
 1036 0035 00       		.byte	0
 1037 0036 05       		.uleb128 0x5
 1038 0037 35       		.uleb128 0x35
 1039 0038 00       		.byte	0
 1040 0039 49       		.uleb128 0x49
 1041 003a 13       		.uleb128 0x13
 1042 003b 00       		.byte	0
 1043 003c 00       		.byte	0
 1044 003d 06       		.uleb128 0x6
 1045 003e 2E       		.uleb128 0x2e
 1046 003f 00       		.byte	0
 1047 0040 3F       		.uleb128 0x3f
 1048 0041 19       		.uleb128 0x19
 1049 0042 03       		.uleb128 0x3
 1050 0043 0E       		.uleb128 0xe
 1051 0044 3A       		.uleb128 0x3a
 1052 0045 0B       		.uleb128 0xb
 1053 0046 3B       		.uleb128 0x3b
 1054 0047 05       		.uleb128 0x5
 1055 0048 27       		.uleb128 0x27
 1056 0049 19       		.uleb128 0x19
 1057 004a 49       		.uleb128 0x49
 1058 004b 13       		.uleb128 0x13
 1059 004c 20       		.uleb128 0x20
 1060 004d 0B       		.uleb128 0xb
 1061 004e 00       		.byte	0
 1062 004f 00       		.byte	0
 1063 0050 07       		.uleb128 0x7
 1064 0051 2E       		.uleb128 0x2e
 1065 0052 00       		.byte	0
 1066 0053 3F       		.uleb128 0x3f
 1067 0054 19       		.uleb128 0x19
 1068 0055 03       		.uleb128 0x3
 1069 0056 0E       		.uleb128 0xe
 1070 0057 3A       		.uleb128 0x3a
 1071 0058 0B       		.uleb128 0xb
 1072 0059 3B       		.uleb128 0x3b
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 30


 1073 005a 0B       		.uleb128 0xb
 1074 005b 27       		.uleb128 0x27
 1075 005c 19       		.uleb128 0x19
 1076 005d 11       		.uleb128 0x11
 1077 005e 01       		.uleb128 0x1
 1078 005f 12       		.uleb128 0x12
 1079 0060 06       		.uleb128 0x6
 1080 0061 40       		.uleb128 0x40
 1081 0062 18       		.uleb128 0x18
 1082 0063 9742     		.uleb128 0x2117
 1083 0065 19       		.uleb128 0x19
 1084 0066 00       		.byte	0
 1085 0067 00       		.byte	0
 1086 0068 08       		.uleb128 0x8
 1087 0069 2E       		.uleb128 0x2e
 1088 006a 01       		.byte	0x1
 1089 006b 3F       		.uleb128 0x3f
 1090 006c 19       		.uleb128 0x19
 1091 006d 03       		.uleb128 0x3
 1092 006e 0E       		.uleb128 0xe
 1093 006f 3A       		.uleb128 0x3a
 1094 0070 0B       		.uleb128 0xb
 1095 0071 3B       		.uleb128 0x3b
 1096 0072 0B       		.uleb128 0xb
 1097 0073 27       		.uleb128 0x27
 1098 0074 19       		.uleb128 0x19
 1099 0075 11       		.uleb128 0x11
 1100 0076 01       		.uleb128 0x1
 1101 0077 12       		.uleb128 0x12
 1102 0078 06       		.uleb128 0x6
 1103 0079 40       		.uleb128 0x40
 1104 007a 18       		.uleb128 0x18
 1105 007b 9742     		.uleb128 0x2117
 1106 007d 19       		.uleb128 0x19
 1107 007e 01       		.uleb128 0x1
 1108 007f 13       		.uleb128 0x13
 1109 0080 00       		.byte	0
 1110 0081 00       		.byte	0
 1111 0082 09       		.uleb128 0x9
 1112 0083 0B       		.uleb128 0xb
 1113 0084 01       		.byte	0x1
 1114 0085 11       		.uleb128 0x11
 1115 0086 01       		.uleb128 0x1
 1116 0087 12       		.uleb128 0x12
 1117 0088 06       		.uleb128 0x6
 1118 0089 00       		.byte	0
 1119 008a 00       		.byte	0
 1120 008b 0A       		.uleb128 0xa
 1121 008c 34       		.uleb128 0x34
 1122 008d 00       		.byte	0
 1123 008e 03       		.uleb128 0x3
 1124 008f 0E       		.uleb128 0xe
 1125 0090 3A       		.uleb128 0x3a
 1126 0091 0B       		.uleb128 0xb
 1127 0092 3B       		.uleb128 0x3b
 1128 0093 0B       		.uleb128 0xb
 1129 0094 49       		.uleb128 0x49
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 31


 1130 0095 13       		.uleb128 0x13
 1131 0096 02       		.uleb128 0x2
 1132 0097 17       		.uleb128 0x17
 1133 0098 00       		.byte	0
 1134 0099 00       		.byte	0
 1135 009a 0B       		.uleb128 0xb
 1136 009b 05       		.uleb128 0x5
 1137 009c 00       		.byte	0
 1138 009d 03       		.uleb128 0x3
 1139 009e 0E       		.uleb128 0xe
 1140 009f 3A       		.uleb128 0x3a
 1141 00a0 0B       		.uleb128 0xb
 1142 00a1 3B       		.uleb128 0x3b
 1143 00a2 0B       		.uleb128 0xb
 1144 00a3 49       		.uleb128 0x49
 1145 00a4 13       		.uleb128 0x13
 1146 00a5 02       		.uleb128 0x2
 1147 00a6 18       		.uleb128 0x18
 1148 00a7 00       		.byte	0
 1149 00a8 00       		.byte	0
 1150 00a9 0C       		.uleb128 0xc
 1151 00aa 34       		.uleb128 0x34
 1152 00ab 00       		.byte	0
 1153 00ac 03       		.uleb128 0x3
 1154 00ad 0E       		.uleb128 0xe
 1155 00ae 3A       		.uleb128 0x3a
 1156 00af 0B       		.uleb128 0xb
 1157 00b0 3B       		.uleb128 0x3b
 1158 00b1 0B       		.uleb128 0xb
 1159 00b2 49       		.uleb128 0x49
 1160 00b3 13       		.uleb128 0x13
 1161 00b4 00       		.byte	0
 1162 00b5 00       		.byte	0
 1163 00b6 0D       		.uleb128 0xd
 1164 00b7 1D       		.uleb128 0x1d
 1165 00b8 00       		.byte	0
 1166 00b9 31       		.uleb128 0x31
 1167 00ba 13       		.uleb128 0x13
 1168 00bb 52       		.uleb128 0x52
 1169 00bc 01       		.uleb128 0x1
 1170 00bd 55       		.uleb128 0x55
 1171 00be 17       		.uleb128 0x17
 1172 00bf 58       		.uleb128 0x58
 1173 00c0 0B       		.uleb128 0xb
 1174 00c1 59       		.uleb128 0x59
 1175 00c2 0B       		.uleb128 0xb
 1176 00c3 00       		.byte	0
 1177 00c4 00       		.byte	0
 1178 00c5 0E       		.uleb128 0xe
 1179 00c6 2E       		.uleb128 0x2e
 1180 00c7 00       		.byte	0
 1181 00c8 31       		.uleb128 0x31
 1182 00c9 13       		.uleb128 0x13
 1183 00ca 11       		.uleb128 0x11
 1184 00cb 01       		.uleb128 0x1
 1185 00cc 12       		.uleb128 0x12
 1186 00cd 06       		.uleb128 0x6
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 32


 1187 00ce 40       		.uleb128 0x40
 1188 00cf 18       		.uleb128 0x18
 1189 00d0 9742     		.uleb128 0x2117
 1190 00d2 19       		.uleb128 0x19
 1191 00d3 00       		.byte	0
 1192 00d4 00       		.byte	0
 1193 00d5 0F       		.uleb128 0xf
 1194 00d6 2E       		.uleb128 0x2e
 1195 00d7 01       		.byte	0x1
 1196 00d8 3F       		.uleb128 0x3f
 1197 00d9 19       		.uleb128 0x19
 1198 00da 03       		.uleb128 0x3
 1199 00db 0E       		.uleb128 0xe
 1200 00dc 3A       		.uleb128 0x3a
 1201 00dd 0B       		.uleb128 0xb
 1202 00de 3B       		.uleb128 0x3b
 1203 00df 05       		.uleb128 0x5
 1204 00e0 27       		.uleb128 0x27
 1205 00e1 19       		.uleb128 0x19
 1206 00e2 11       		.uleb128 0x11
 1207 00e3 01       		.uleb128 0x1
 1208 00e4 12       		.uleb128 0x12
 1209 00e5 06       		.uleb128 0x6
 1210 00e6 40       		.uleb128 0x40
 1211 00e7 18       		.uleb128 0x18
 1212 00e8 9742     		.uleb128 0x2117
 1213 00ea 19       		.uleb128 0x19
 1214 00eb 01       		.uleb128 0x1
 1215 00ec 13       		.uleb128 0x13
 1216 00ed 00       		.byte	0
 1217 00ee 00       		.byte	0
 1218 00ef 10       		.uleb128 0x10
 1219 00f0 05       		.uleb128 0x5
 1220 00f1 00       		.byte	0
 1221 00f2 03       		.uleb128 0x3
 1222 00f3 0E       		.uleb128 0xe
 1223 00f4 3A       		.uleb128 0x3a
 1224 00f5 0B       		.uleb128 0xb
 1225 00f6 3B       		.uleb128 0x3b
 1226 00f7 05       		.uleb128 0x5
 1227 00f8 49       		.uleb128 0x49
 1228 00f9 13       		.uleb128 0x13
 1229 00fa 02       		.uleb128 0x2
 1230 00fb 17       		.uleb128 0x17
 1231 00fc 00       		.byte	0
 1232 00fd 00       		.byte	0
 1233 00fe 11       		.uleb128 0x11
 1234 00ff 2E       		.uleb128 0x2e
 1235 0100 00       		.byte	0
 1236 0101 3F       		.uleb128 0x3f
 1237 0102 19       		.uleb128 0x19
 1238 0103 03       		.uleb128 0x3
 1239 0104 0E       		.uleb128 0xe
 1240 0105 3A       		.uleb128 0x3a
 1241 0106 0B       		.uleb128 0xb
 1242 0107 3B       		.uleb128 0x3b
 1243 0108 05       		.uleb128 0x5
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 33


 1244 0109 27       		.uleb128 0x27
 1245 010a 19       		.uleb128 0x19
 1246 010b 49       		.uleb128 0x49
 1247 010c 13       		.uleb128 0x13
 1248 010d 11       		.uleb128 0x11
 1249 010e 01       		.uleb128 0x1
 1250 010f 12       		.uleb128 0x12
 1251 0110 06       		.uleb128 0x6
 1252 0111 40       		.uleb128 0x40
 1253 0112 18       		.uleb128 0x18
 1254 0113 9742     		.uleb128 0x2117
 1255 0115 19       		.uleb128 0x19
 1256 0116 00       		.byte	0
 1257 0117 00       		.byte	0
 1258 0118 12       		.uleb128 0x12
 1259 0119 34       		.uleb128 0x34
 1260 011a 00       		.byte	0
 1261 011b 03       		.uleb128 0x3
 1262 011c 0E       		.uleb128 0xe
 1263 011d 3A       		.uleb128 0x3a
 1264 011e 0B       		.uleb128 0xb
 1265 011f 3B       		.uleb128 0x3b
 1266 0120 05       		.uleb128 0x5
 1267 0121 49       		.uleb128 0x49
 1268 0122 13       		.uleb128 0x13
 1269 0123 00       		.byte	0
 1270 0124 00       		.byte	0
 1271 0125 13       		.uleb128 0x13
 1272 0126 1D       		.uleb128 0x1d
 1273 0127 00       		.byte	0
 1274 0128 31       		.uleb128 0x31
 1275 0129 13       		.uleb128 0x13
 1276 012a 52       		.uleb128 0x52
 1277 012b 01       		.uleb128 0x1
 1278 012c 55       		.uleb128 0x55
 1279 012d 17       		.uleb128 0x17
 1280 012e 58       		.uleb128 0x58
 1281 012f 0B       		.uleb128 0xb
 1282 0130 59       		.uleb128 0x59
 1283 0131 05       		.uleb128 0x5
 1284 0132 00       		.byte	0
 1285 0133 00       		.byte	0
 1286 0134 14       		.uleb128 0x14
 1287 0135 1D       		.uleb128 0x1d
 1288 0136 00       		.byte	0
 1289 0137 31       		.uleb128 0x31
 1290 0138 13       		.uleb128 0x13
 1291 0139 11       		.uleb128 0x11
 1292 013a 01       		.uleb128 0x1
 1293 013b 12       		.uleb128 0x12
 1294 013c 06       		.uleb128 0x6
 1295 013d 58       		.uleb128 0x58
 1296 013e 0B       		.uleb128 0xb
 1297 013f 59       		.uleb128 0x59
 1298 0140 05       		.uleb128 0x5
 1299 0141 00       		.byte	0
 1300 0142 00       		.byte	0
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 34


 1301 0143 00       		.byte	0
 1302              		.section	.debug_loc,"",%progbits
 1303              	.Ldebug_loc0:
 1304              	.LLST0:
 1305 0000 2C000000 		.4byte	.LVL0
 1306 0004 56000000 		.4byte	.LVL1
 1307 0008 0100     		.2byte	0x1
 1308 000a 50       		.byte	0x50
 1309 000b 00000000 		.4byte	0
 1310 000f 00000000 		.4byte	0
 1311              	.LLST1:
 1312 0013 1C000000 		.4byte	.LVL4
 1313 0017 3E000000 		.4byte	.LVL7
 1314 001b 0500     		.2byte	0x5
 1315 001d 74       		.byte	0x74
 1316 001e 00       		.sleb128 0
 1317 001f 31       		.byte	0x31
 1318 0020 1A       		.byte	0x1a
 1319 0021 9F       		.byte	0x9f
 1320 0022 00000000 		.4byte	0
 1321 0026 00000000 		.4byte	0
 1322              	.LLST2:
 1323 002a 00000000 		.4byte	.LVL8
 1324 002e 06000000 		.4byte	.LVL9
 1325 0032 0100     		.2byte	0x1
 1326 0034 50       		.byte	0x50
 1327 0035 06000000 		.4byte	.LVL9
 1328 0039 14000000 		.4byte	.LFE6
 1329 003d 0400     		.2byte	0x4
 1330 003f F3       		.byte	0xf3
 1331 0040 01       		.uleb128 0x1
 1332 0041 50       		.byte	0x50
 1333 0042 9F       		.byte	0x9f
 1334 0043 00000000 		.4byte	0
 1335 0047 00000000 		.4byte	0
 1336              	.LLST3:
 1337 004b 00000000 		.4byte	.LVL10
 1338 004f 02000000 		.4byte	.LVL11
 1339 0053 0100     		.2byte	0x1
 1340 0055 50       		.byte	0x50
 1341 0056 02000000 		.4byte	.LVL11
 1342 005a 14000000 		.4byte	.LFE7
 1343 005e 0400     		.2byte	0x4
 1344 0060 F3       		.byte	0xf3
 1345 0061 01       		.uleb128 0x1
 1346 0062 50       		.byte	0x50
 1347 0063 9F       		.byte	0x9f
 1348 0064 00000000 		.4byte	0
 1349 0068 00000000 		.4byte	0
 1350              	.LLST4:
 1351 006c 00000000 		.4byte	.LVL12
 1352 0070 32000000 		.4byte	.LVL13
 1353 0074 0100     		.2byte	0x1
 1354 0076 50       		.byte	0x50
 1355 0077 32000000 		.4byte	.LVL13
 1356 007b 3E000000 		.4byte	.LVL14
 1357 007f 0400     		.2byte	0x4
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 35


 1358 0081 F3       		.byte	0xf3
 1359 0082 01       		.uleb128 0x1
 1360 0083 50       		.byte	0x50
 1361 0084 9F       		.byte	0x9f
 1362 0085 3E000000 		.4byte	.LVL14
 1363 0089 46000000 		.4byte	.LVL15
 1364 008d 0100     		.2byte	0x1
 1365 008f 50       		.byte	0x50
 1366 0090 46000000 		.4byte	.LVL15
 1367 0094 50000000 		.4byte	.LFE9
 1368 0098 0400     		.2byte	0x4
 1369 009a F3       		.byte	0xf3
 1370 009b 01       		.uleb128 0x1
 1371 009c 50       		.byte	0x50
 1372 009d 9F       		.byte	0x9f
 1373 009e 00000000 		.4byte	0
 1374 00a2 00000000 		.4byte	0
 1375              	.LLST5:
 1376 00a6 00000000 		.4byte	.LVL16
 1377 00aa 06000000 		.4byte	.LVL17
 1378 00ae 0100     		.2byte	0x1
 1379 00b0 50       		.byte	0x50
 1380 00b1 06000000 		.4byte	.LVL17
 1381 00b5 10000000 		.4byte	.LFE11
 1382 00b9 0400     		.2byte	0x4
 1383 00bb F3       		.byte	0xf3
 1384 00bc 01       		.uleb128 0x1
 1385 00bd 50       		.byte	0x50
 1386 00be 9F       		.byte	0x9f
 1387 00bf 00000000 		.4byte	0
 1388 00c3 00000000 		.4byte	0
 1389              		.section	.debug_aranges,"",%progbits
 1390 0000 7C000000 		.4byte	0x7c
 1391 0004 0200     		.2byte	0x2
 1392 0006 00000000 		.4byte	.Ldebug_info0
 1393 000a 04       		.byte	0x4
 1394 000b 00       		.byte	0
 1395 000c 0000     		.2byte	0
 1396 000e 0000     		.2byte	0
 1397 0010 00000000 		.4byte	.LFB0
 1398 0014 18000000 		.4byte	.LFE0-.LFB0
 1399 0018 00000000 		.4byte	.LFB1
 1400 001c 18000000 		.4byte	.LFE1-.LFB1
 1401 0020 00000000 		.4byte	.LFB2
 1402 0024 6C000000 		.4byte	.LFE2-.LFB2
 1403 0028 00000000 		.4byte	.LFB3
 1404 002c 18000000 		.4byte	.LFE3-.LFB3
 1405 0030 00000000 		.4byte	.LFB4
 1406 0034 CC000000 		.4byte	.LFE4-.LFB4
 1407 0038 00000000 		.4byte	.LFB5
 1408 003c 0C000000 		.4byte	.LFE5-.LFB5
 1409 0040 00000000 		.4byte	.LFB6
 1410 0044 14000000 		.4byte	.LFE6-.LFB6
 1411 0048 00000000 		.4byte	.LFB7
 1412 004c 14000000 		.4byte	.LFE7-.LFB7
 1413 0050 00000000 		.4byte	.LFB8
 1414 0054 10000000 		.4byte	.LFE8-.LFB8
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 36


 1415 0058 00000000 		.4byte	.LFB9
 1416 005c 50000000 		.4byte	.LFE9-.LFB9
 1417 0060 00000000 		.4byte	.LFB10
 1418 0064 10000000 		.4byte	.LFE10-.LFB10
 1419 0068 00000000 		.4byte	.LFB11
 1420 006c 10000000 		.4byte	.LFE11-.LFB11
 1421 0070 00000000 		.4byte	.LFB12
 1422 0074 10000000 		.4byte	.LFE12-.LFB12
 1423 0078 00000000 		.4byte	0
 1424 007c 00000000 		.4byte	0
 1425              		.section	.debug_ranges,"",%progbits
 1426              	.Ldebug_ranges0:
 1427 0000 02000000 		.4byte	.LBB11
 1428 0004 04000000 		.4byte	.LBE11
 1429 0008 06000000 		.4byte	.LBB19
 1430 000c 08000000 		.4byte	.LBE19
 1431 0010 0A000000 		.4byte	.LBB21
 1432 0014 0E000000 		.4byte	.LBE21
 1433 0018 00000000 		.4byte	0
 1434 001c 00000000 		.4byte	0
 1435 0020 04000000 		.4byte	.LBB15
 1436 0024 06000000 		.4byte	.LBE15
 1437 0028 08000000 		.4byte	.LBB20
 1438 002c 0A000000 		.4byte	.LBE20
 1439 0030 0E000000 		.4byte	.LBB22
 1440 0034 10000000 		.4byte	.LBE22
 1441 0038 00000000 		.4byte	0
 1442 003c 00000000 		.4byte	0
 1443 0040 00000000 		.4byte	.LBB23
 1444 0044 04000000 		.4byte	.LBE23
 1445 0048 08000000 		.4byte	.LBB28
 1446 004c 0A000000 		.4byte	.LBE28
 1447 0050 00000000 		.4byte	0
 1448 0054 00000000 		.4byte	0
 1449 0058 00000000 		.4byte	.LFB0
 1450 005c 18000000 		.4byte	.LFE0
 1451 0060 00000000 		.4byte	.LFB1
 1452 0064 18000000 		.4byte	.LFE1
 1453 0068 00000000 		.4byte	.LFB2
 1454 006c 6C000000 		.4byte	.LFE2
 1455 0070 00000000 		.4byte	.LFB3
 1456 0074 18000000 		.4byte	.LFE3
 1457 0078 00000000 		.4byte	.LFB4
 1458 007c CC000000 		.4byte	.LFE4
 1459 0080 00000000 		.4byte	.LFB5
 1460 0084 0C000000 		.4byte	.LFE5
 1461 0088 00000000 		.4byte	.LFB6
 1462 008c 14000000 		.4byte	.LFE6
 1463 0090 00000000 		.4byte	.LFB7
 1464 0094 14000000 		.4byte	.LFE7
 1465 0098 00000000 		.4byte	.LFB8
 1466 009c 10000000 		.4byte	.LFE8
 1467 00a0 00000000 		.4byte	.LFB9
 1468 00a4 50000000 		.4byte	.LFE9
 1469 00a8 00000000 		.4byte	.LFB10
 1470 00ac 10000000 		.4byte	.LFE10
 1471 00b0 00000000 		.4byte	.LFB11
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 37


 1472 00b4 10000000 		.4byte	.LFE11
 1473 00b8 00000000 		.4byte	.LFB12
 1474 00bc 10000000 		.4byte	.LFE12
 1475 00c0 00000000 		.4byte	0
 1476 00c4 00000000 		.4byte	0
 1477              		.section	.debug_line,"",%progbits
 1478              	.Ldebug_line0:
 1479 0000 C0010000 		.section	.debug_str,"MS",%progbits,1
 1479      02004400 
 1479      00000201 
 1479      FB0E0D00 
 1479      01010101 
 1480              	.LASF31:
 1481 0000 436C6F63 		.ascii	"Clock_6_ClearModeRegister\000"
 1481      6B5F365F 
 1481      436C6561 
 1481      724D6F64 
 1481      65526567 
 1482              	.LASF32:
 1483 001a 436C6F63 		.ascii	"Clock_6_SetSourceRegister\000"
 1483      6B5F365F 
 1483      53657453 
 1483      6F757263 
 1483      65526567 
 1484              	.LASF34:
 1485 0034 63757272 		.ascii	"currDiv\000"
 1485      44697600 
 1486              	.LASF15:
 1487 003c 72656731 		.ascii	"reg16\000"
 1487      3600
 1488              	.LASF2:
 1489 0042 73686F72 		.ascii	"short int\000"
 1489      7420696E 
 1489      7400
 1490              	.LASF22:
 1491 004c 436C6F63 		.ascii	"Clock_6_SetDividerRegister\000"
 1491      6B5F365F 
 1491      53657444 
 1491      69766964 
 1491      65725265 
 1492              	.LASF10:
 1493 0067 75696E74 		.ascii	"uint16\000"
 1493      313600
 1494              	.LASF19:
 1495 006e 436C6F63 		.ascii	"Clock_6_Stop\000"
 1495      6B5F365F 
 1495      53746F70 
 1495      00
 1496              	.LASF35:
 1497 007b 6F6C6453 		.ascii	"oldSrc\000"
 1497      726300
 1498              	.LASF9:
 1499 0082 75696E74 		.ascii	"uint8\000"
 1499      3800
 1500              	.LASF24:
 1501 0088 636C6B44 		.ascii	"clkDivider\000"
 1501      69766964 
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 38


 1501      657200
 1502              	.LASF40:
 1503 0093 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1503      4320342E 
 1503      392E3320 
 1503      32303135 
 1503      30333033 
 1504 00c6 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1504      20726576 
 1504      6973696F 
 1504      6E203232 
 1504      31323230 
 1505 00f9 73202D66 		.ascii	"s -ffunction-sections -ffat-lto-objects\000"
 1505      66756E63 
 1505      74696F6E 
 1505      2D736563 
 1505      74696F6E 
 1506              	.LASF11:
 1507 0121 666C6F61 		.ascii	"float\000"
 1507      7400
 1508              	.LASF6:
 1509 0127 6C6F6E67 		.ascii	"long long int\000"
 1509      206C6F6E 
 1509      6720696E 
 1509      7400
 1510              	.LASF42:
 1511 0135 433A5C55 		.ascii	"C:\\Users\\yqh\\Documents\\works\\NanoNXT\\Pass_TOC"
 1511      73657273 
 1511      5C797168 
 1511      5C446F63 
 1511      756D656E 
 1512 0162 5C352E30 		.ascii	"\\5.0.3\\nanoNxt_ICM3.cydsn\000"
 1512      2E335C6E 
 1512      616E6F4E 
 1512      78745F49 
 1512      434D332E 
 1513              	.LASF4:
 1514 017c 6C6F6E67 		.ascii	"long int\000"
 1514      20696E74 
 1514      00
 1515              	.LASF20:
 1516 0185 436C6F63 		.ascii	"Clock_6_StopBlock\000"
 1516      6B5F365F 
 1516      53746F70 
 1516      426C6F63 
 1516      6B00
 1517              	.LASF38:
 1518 0197 436C6F63 		.ascii	"Clock_6_GetModeRegister\000"
 1518      6B5F365F 
 1518      4765744D 
 1518      6F646552 
 1518      65676973 
 1519              	.LASF23:
 1520 01af 73746174 		.ascii	"state\000"
 1520      6500
 1521              	.LASF37:
 1522 01b5 636C6B50 		.ascii	"clkPhase\000"
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 39


 1522      68617365 
 1522      00
 1523              	.LASF25:
 1524 01be 72657374 		.ascii	"restart\000"
 1524      61727400 
 1525              	.LASF1:
 1526 01c6 756E7369 		.ascii	"unsigned char\000"
 1526      676E6564 
 1526      20636861 
 1526      7200
 1527              	.LASF30:
 1528 01d4 6D6F6465 		.ascii	"modeBitMask\000"
 1528      4269744D 
 1528      61736B00 
 1529              	.LASF36:
 1530 01e0 436C6F63 		.ascii	"Clock_6_SetPhaseRegister\000"
 1530      6B5F365F 
 1530      53657450 
 1530      68617365 
 1530      52656769 
 1531              	.LASF16:
 1532 01f9 436C6F63 		.ascii	"Clock_6_GetSourceRegister\000"
 1532      6B5F365F 
 1532      47657453 
 1532      6F757263 
 1532      65526567 
 1533              	.LASF0:
 1534 0213 7369676E 		.ascii	"signed char\000"
 1534      65642063 
 1534      68617200 
 1535              	.LASF7:
 1536 021f 6C6F6E67 		.ascii	"long long unsigned int\000"
 1536      206C6F6E 
 1536      6720756E 
 1536      7369676E 
 1536      65642069 
 1537              	.LASF8:
 1538 0236 756E7369 		.ascii	"unsigned int\000"
 1538      676E6564 
 1538      20696E74 
 1538      00
 1539              	.LASF21:
 1540 0243 436C6F63 		.ascii	"Clock_6_StandbyPower\000"
 1540      6B5F365F 
 1540      5374616E 
 1540      64627950 
 1540      6F776572 
 1541              	.LASF3:
 1542 0258 73686F72 		.ascii	"short unsigned int\000"
 1542      7420756E 
 1542      7369676E 
 1542      65642069 
 1542      6E7400
 1543              	.LASF13:
 1544 026b 63686172 		.ascii	"char\000"
 1544      00
 1545              	.LASF33:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccTyoqOO.s 			page 40


 1546 0270 636C6B53 		.ascii	"clkSource\000"
 1546      6F757263 
 1546      6500
 1547              	.LASF28:
 1548 027a 63757272 		.ascii	"currSrc\000"
 1548      53726300 
 1549              	.LASF26:
 1550 0282 6F6C6444 		.ascii	"oldDivider\000"
 1550      69766964 
 1550      657200
 1551              	.LASF41:
 1552 028d 47656E65 		.ascii	"Generated_Source\\PSoC5\\Clock_6.c\000"
 1552      72617465 
 1552      645F536F 
 1552      75726365 
 1552      5C50536F 
 1553              	.LASF18:
 1554 02ae 436C6F63 		.ascii	"Clock_6_Start\000"
 1554      6B5F365F 
 1554      53746172 
 1554      7400
 1555              	.LASF14:
 1556 02bc 72656738 		.ascii	"reg8\000"
 1556      00
 1557              	.LASF5:
 1558 02c1 6C6F6E67 		.ascii	"long unsigned int\000"
 1558      20756E73 
 1558      69676E65 
 1558      6420696E 
 1558      7400
 1559              	.LASF12:
 1560 02d3 646F7562 		.ascii	"double\000"
 1560      6C6500
 1561              	.LASF17:
 1562 02da 436C6F63 		.ascii	"Clock_6_GetDividerRegister\000"
 1562      6B5F365F 
 1562      47657444 
 1562      69766964 
 1562      65725265 
 1563              	.LASF27:
 1564 02f5 656E6162 		.ascii	"enabled\000"
 1564      6C656400 
 1565              	.LASF39:
 1566 02fd 436C6F63 		.ascii	"Clock_6_GetPhaseRegister\000"
 1566      6B5F365F 
 1566      47657450 
 1566      68617365 
 1566      52656769 
 1567              	.LASF29:
 1568 0316 436C6F63 		.ascii	"Clock_6_SetModeRegister\000"
 1568      6B5F365F 
 1568      5365744D 
 1568      6F646552 
 1568      65676973 
 1569              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
