/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_MAC_CH0_MAC_128_REGS_H_
#define ASIC_REG_NIC0_MAC_CH0_MAC_128_REGS_H_

/*****************************************
 *   NIC0_MAC_CH0_MAC_128
 *   (Prototype: NIC_MAC_128)
 *****************************************
 */

#define NIC0_MAC_CH0_MAC_128_REVISION 0x546C400

#define NIC0_MAC_CH0_MAC_128_SCRATCH 0x546C404

#define NIC0_MAC_CH0_MAC_128_COMMAND_CONFIG 0x546C408

#define NIC0_MAC_CH0_MAC_128_MAC_ADDR_0 0x546C40C

#define NIC0_MAC_CH0_MAC_128_MAC_ADDR_1 0x546C410

#define NIC0_MAC_CH0_MAC_128_FRM_LENGTH 0x546C414

#define NIC0_MAC_CH0_MAC_128_RX_FIFO_SECTIONS 0x546C41C

#define NIC0_MAC_CH0_MAC_128_TX_FIFO_SECTIONS 0x546C420

#define NIC0_MAC_CH0_MAC_128_RX_FIFO_ALMOST_F_E 0x546C424

#define NIC0_MAC_CH0_MAC_128_TX_FIFO_ALMOST_F_E 0x546C428

#define NIC0_MAC_CH0_MAC_128_HASHTABLE_LOAD 0x546C42C

#define NIC0_MAC_CH0_MAC_128_MDIO_CFG_STATUS 0x546C430

#define NIC0_MAC_CH0_MAC_128_MDIO_COMMAND 0x546C434

#define NIC0_MAC_CH0_MAC_128_MDIO_DATA 0x546C438

#define NIC0_MAC_CH0_MAC_128_MDIO_REGADDR 0x546C43C

#define NIC0_MAC_CH0_MAC_128_STATUS 0x546C440

#define NIC0_MAC_CH0_MAC_128_TX_IPG_LENGTH 0x546C444

#define NIC0_MAC_CH0_MAC_128_CRC_MODE 0x546C448

#define NIC0_MAC_CH0_MAC_128_INIT_CREDIT 0x546C44C

#define NIC0_MAC_CH0_MAC_128_CREDIT_REG 0x546C450

#define NIC0_MAC_CH0_MAC_128_CL01_PAUSE_QUANTA 0x546C454

#define NIC0_MAC_CH0_MAC_128_CL23_PAUSE_QUANTA 0x546C458

#define NIC0_MAC_CH0_MAC_128_CL45_PAUSE_QUANTA 0x546C45C

#define NIC0_MAC_CH0_MAC_128_CL67_PAUSE_QUANTA 0x546C460

#define NIC0_MAC_CH0_MAC_128_CL01_QUANTA_THRESH 0x546C464

#define NIC0_MAC_CH0_MAC_128_CL23_QUANTA_THRESH 0x546C468

#define NIC0_MAC_CH0_MAC_128_CL45_QUANTA_THRESH 0x546C46C

#define NIC0_MAC_CH0_MAC_128_CL67_QUANTA_THRESH 0x546C470

#define NIC0_MAC_CH0_MAC_128_RX_PAUSE_STATUS 0x546C474

#define NIC0_MAC_CH0_MAC_128_TS_TIMESTAMP 0x546C47C

#define NIC0_MAC_CH0_MAC_128_XIF_MODE 0x546C480

#define NIC0_MAC_CH0_MAC_128_CL89_PAUSE_QUANTA 0x546C484

#define NIC0_MAC_CH0_MAC_128_CL1011_PAUSE_QUANTA 0x546C488

#define NIC0_MAC_CH0_MAC_128_CL1213_PAUSE_QUANTA 0x546C48C

#define NIC0_MAC_CH0_MAC_128_CL1415_PAUSE_QUANTA 0x546C490

#define NIC0_MAC_CH0_MAC_128_CL89_QUANTA_THRESH 0x546C494

#define NIC0_MAC_CH0_MAC_128_CL1011_QUANTA_THRESH 0x546C498

#define NIC0_MAC_CH0_MAC_128_CL1213_QUANTA_THRESH 0x546C49C

#define NIC0_MAC_CH0_MAC_128_CL1415_QUANTA_THRESH 0x546C4A0

#endif /* ASIC_REG_NIC0_MAC_CH0_MAC_128_REGS_H_ */
