```verilog
module top_module (
    input too_cold,
    input too_hot,
    input mode,
    input fan_on,
    output heater,
    output aircon,
    output fan
); 

    // Heater is on in heating mode (mode = 1) and when it is too cold
    assign heater = mode & too_cold;

    // Air conditioner is on in cooling mode (mode = 0) and when it is too hot
    assign aircon = ~mode & too_hot;

    // Fan is on when either the heater or air conditioner is on, or when fan_on is set
    assign fan = heater | aircon | fan_on;

endmodule
```