
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001523                       # Number of seconds simulated
sim_ticks                                  1522967000                       # Number of ticks simulated
final_tick                                 1522967000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 348001                       # Simulator instruction rate (inst/s)
host_op_rate                                   695984                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105896956                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658244                       # Number of bytes of host memory used
host_seconds                                    14.38                       # Real time elapsed on the host
sim_insts                                     5004797                       # Number of instructions simulated
sim_ops                                      10009361                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23424                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 550                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           15380504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            7732275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23112779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      15380504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15380504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          15380504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           7732275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             23112779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         49                       # Number of write requests accepted
system.mem_ctrls.readBursts                       551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       49                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  34752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1522962000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   49                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.571429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.518583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.201776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           31     27.68%     27.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           31     27.68%     55.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     17.86%     73.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      7.14%     80.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      5.36%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.79%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.68%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      9.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     271.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    194.427364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    267.993470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                      8673000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                18854250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15943.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4990.81                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34658.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        22.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      16                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2538270.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   564060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   277035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2349060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  78300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4004820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               161280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         7834080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2898720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        357920940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              379161495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            248.962384                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1513774750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       289000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1489036000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7548750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7597250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     17190000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   307020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   148005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1527960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  10440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3040380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1058400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         6915240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3276480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        358115340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              377472465                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            247.853345                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1513547750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2611500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1489846000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8532500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5501750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     15169250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1003375                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1003375                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               607                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1003058                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     234                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 84                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1003058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1000403                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2655                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          484                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        1660                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1551                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            98                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            30                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        1900                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           111                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3045935                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              11773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5014958                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1003375                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1000637                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3011290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           344                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      1827                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   313                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3024134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.316445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.199544                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1019802     33.72%     33.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      245      0.01%     33.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   750183     24.81%     58.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      137      0.00%     58.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   250192      8.27%     66.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      158      0.01%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   250181      8.27%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      179      0.01%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   753057     24.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3024134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.329414                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.646443                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   635625                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1134036                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      3454                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1250385                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    634                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10026897                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    634                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   635926                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  501975                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1051                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1253497                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                631051                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10025080                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                125003                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 500013                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   6011                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            15027142                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              32061619                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15035635                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               610                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15010250                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16892                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1376620                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2210                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2095                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                22                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               43                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10021703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  90                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10018003                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               113                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17646                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             81                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3024134                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.312685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.426228                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               19034      0.63%      0.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              376380     12.45%     13.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              625753     20.69%     33.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              375506     12.42%     46.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1000670     33.09%     79.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              500591     16.55%     95.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              125626      4.15%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 384      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 190      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3024134                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     200     86.96%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     9      3.91%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      7      3.04%     93.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     6      2.61%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.87%     97.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                6      2.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               266      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10013969     99.96%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 210      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1806      0.02%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1524      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              40      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            156      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10018003                       # Type of FU issued
system.cpu.iq.rate                           3.288975                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         230                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000023                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23059630                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10033750                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10015906                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 853                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                476                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          417                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10017532                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     435                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               95                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1371                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1012                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    634                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1546                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   346                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10021793                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                53                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2210                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2095                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 43                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   334                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            103                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          721                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  824                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10016849                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1660                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1154                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         3211                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1001578                       # Number of branches executed
system.cpu.iew.exec_stores                       1551                       # Number of stores executed
system.cpu.iew.exec_rate                     3.288596                       # Inst execution rate
system.cpu.iew.wb_sent                       10016570                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10016323                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8011141                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16142116                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.288423                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.496288                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12431                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               632                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3022030                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.312132                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.298993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        18816      0.62%      0.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2001080     66.22%     66.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          676      0.02%     66.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          560      0.02%     66.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          323      0.01%     66.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          136      0.00%     66.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           82      0.00%     66.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           71      0.00%     66.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1000286     33.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3022030                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5004797                       # Number of instructions committed
system.cpu.commit.committedOps               10009361                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1922                       # Number of memory references committed
system.cpu.commit.loads                           839                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1001032                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        406                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10009166                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   91                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           28      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10007179     99.98%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            206      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             803      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            931      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           36      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10009361                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1000286                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12043536                       # The number of ROB reads
system.cpu.rob.rob_writes                    20045732                       # The number of ROB writes
system.cpu.timesIdled                             212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           21801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5004797                       # Number of Instructions Simulated
system.cpu.committedOps                      10009361                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.608603                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.608603                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.643107                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.643107                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 15021497                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9012957                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       580                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      213                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  15007144                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6004453                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2007586                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           165.070274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2302                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               184                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.510870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            151000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   165.070274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.161201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.161201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.179688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5296                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1316                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            986                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          2302                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2302                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2302                       # number of overall hits
system.cpu.dcache.overall_hits::total            2302                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           157                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           97                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          254                       # number of overall misses
system.cpu.dcache.overall_misses::total           254                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10168500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10168500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      6296999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6296999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     16465499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16465499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     16465499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16465499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         1083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2556                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.106585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.106585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.089566                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089566                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.099374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.099374                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.099374                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.099374                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64767.515924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64767.515924                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64917.515464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64917.515464                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64824.799213                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64824.799213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64824.799213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64824.799213                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           69                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           70                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           96                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          184                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          184                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          184                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          184                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     12665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     12665000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12665000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.059742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.059742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.088643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.088643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.071987                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071987                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.071987                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071987                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74045.454545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74045.454545                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64052.083333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64052.083333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68831.521739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68831.521739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68831.521739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68831.521739                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                49                       # number of replacements
system.cpu.icache.tags.tagsinuse           290.135697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               366                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.696721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   290.135697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.566671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.566671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          286                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4020                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         1353                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1353                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1353                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1353                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1353                       # number of overall hits
system.cpu.icache.overall_hits::total            1353                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          474                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           474                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          474                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            474                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          474                       # number of overall misses
system.cpu.icache.overall_misses::total           474                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     29746500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29746500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     29746500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29746500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     29746500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29746500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         1827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         1827                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1827                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         1827                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1827                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.259442                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.259442                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.259442                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.259442                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.259442                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.259442                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62756.329114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62756.329114                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 62756.329114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62756.329114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 62756.329114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62756.329114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           49                       # number of writebacks
system.cpu.icache.writebacks::total                49                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          367                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          367                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          367                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          367                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          367                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          367                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     23589500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23589500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     23589500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23589500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     23589500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23589500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.200876                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.200876                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.200876                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.200876                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.200876                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.200876                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64276.566757                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64276.566757                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64276.566757                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64276.566757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64276.566757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64276.566757                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests           600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           51                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1522967000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                454                       # Transaction distribution
system.membus.trans_dist::WritebackClean           49                       # Transaction distribution
system.membus.trans_dist::ReadExReq                96                       # Transaction distribution
system.membus.trans_dist::ReadExResp               96                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            88                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        11776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        11776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               551                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003630                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.060193                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     549     99.64%     99.64% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.36%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 551                       # Request fanout histogram
system.membus.reqLayer2.occupancy              907500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1946000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             979750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
