
Lab_2_vs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080093c0  080093c0  000193c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009434  08009434  00020184  2**0
                  CONTENTS
  4 .ARM          00000000  08009434  08009434  00020184  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009434  08009434  00020184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009434  08009434  00019434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009438  08009438  00019438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000184  20000000  0800943c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001408  20000184  080095c0  00020184  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000158c  080095c0  0002158c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
 12 .debug_info   000149c4  00000000  00000000  000201ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003450  00000000  00000000  00034b71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001260  00000000  00000000  00037fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010d8  00000000  00000000  00039228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b830  00000000  00000000  0003a300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f4a  00000000  00000000  00055b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000908ef  00000000  00000000  0006ba7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fc369  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c70  00000000  00000000  000fc3bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000184 	.word	0x20000184
 8000128:	00000000 	.word	0x00000000
 800012c:	080093a8 	.word	0x080093a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000188 	.word	0x20000188
 8000148:	080093a8 	.word	0x080093a8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_f2iz>:
 8000378:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800037c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000380:	d30f      	bcc.n	80003a2 <__aeabi_f2iz+0x2a>
 8000382:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000386:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800038a:	d90d      	bls.n	80003a8 <__aeabi_f2iz+0x30>
 800038c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000390:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000394:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000398:	fa23 f002 	lsr.w	r0, r3, r2
 800039c:	bf18      	it	ne
 800039e:	4240      	negne	r0, r0
 80003a0:	4770      	bx	lr
 80003a2:	f04f 0000 	mov.w	r0, #0
 80003a6:	4770      	bx	lr
 80003a8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80003ac:	d101      	bne.n	80003b2 <__aeabi_f2iz+0x3a>
 80003ae:	0242      	lsls	r2, r0, #9
 80003b0:	d105      	bne.n	80003be <__aeabi_f2iz+0x46>
 80003b2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80003b6:	bf08      	it	eq
 80003b8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80003bc:	4770      	bx	lr
 80003be:	f04f 0000 	mov.w	r0, #0
 80003c2:	4770      	bx	lr

080003c4 <disp1color_UpdateFromBuff>:

//==============================================================================
// Процедура обновляет состояние индикаторов в соответствии с буфером кадра disp1color_buff
//==============================================================================
void disp1color_UpdateFromBuff(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
  DMD_1COLOR_DisplayFullUpdate(disp1color_buff, sizeof(disp1color_buff));
 80003c8:	2140      	movs	r1, #64	; 0x40
 80003ca:	4802      	ldr	r0, [pc, #8]	; (80003d4 <disp1color_UpdateFromBuff+0x10>)
 80003cc:	f000 f862 	bl	8000494 <DMD_1COLOR_DisplayFullUpdate>

  //printf("BUF horz:\n");
  //print_buf(DMD_1COLOR_Buff, sizeof(DMD_1COLOR_Buff));
}
 80003d0:	bf00      	nop
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20000220 	.word	0x20000220

080003d8 <disp1color_DrawPixel>:

//==============================================================================
// Процедура устанавливает состояние 1 пикселя дисплея
//==============================================================================
void disp1color_DrawPixel(int16_t X, int16_t Y, uint8_t State)
{
 80003d8:	b480      	push	{r7}
 80003da:	b085      	sub	sp, #20
 80003dc:	af00      	add	r7, sp, #0
 80003de:	4603      	mov	r3, r0
 80003e0:	80fb      	strh	r3, [r7, #6]
 80003e2:	460b      	mov	r3, r1
 80003e4:	80bb      	strh	r3, [r7, #4]
 80003e6:	4613      	mov	r3, r2
 80003e8:	70fb      	strb	r3, [r7, #3]
  //Х и У координаты пикселя, отсчитываются слева направо (Х) сверху вниз (У) с 0
  // Проверяем, находится ли точка в поле отрисовки дисплея
  if ((X >= DISP1COLOR_Width) || (Y >= DISP1COLOR_Height) || (X < 0) || (Y < 0))
 80003ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003ee:	2b1f      	cmp	r3, #31
 80003f0:	dc48      	bgt.n	8000484 <disp1color_DrawPixel+0xac>
 80003f2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80003f6:	2b0f      	cmp	r3, #15
 80003f8:	dc44      	bgt.n	8000484 <disp1color_DrawPixel+0xac>
 80003fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	db40      	blt.n	8000484 <disp1color_DrawPixel+0xac>
 8000402:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000406:	2b00      	cmp	r3, #0
 8000408:	db3c      	blt.n	8000484 <disp1color_DrawPixel+0xac>
    return;
  
  //Байты относительно матрицы расположены вертикально, в 2 ряда
  uint16_t ByteIdx = Y >> 3;
 800040a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800040e:	10db      	asrs	r3, r3, #3
 8000410:	b21b      	sxth	r3, r3
 8000412:	81fb      	strh	r3, [r7, #14]
  uint8_t BitIdx = Y - (ByteIdx << 3); // Высота относительно строки байт (0<=Y<=7)
 8000414:	88bb      	ldrh	r3, [r7, #4]
 8000416:	b2da      	uxtb	r2, r3
 8000418:	89fb      	ldrh	r3, [r7, #14]
 800041a:	b2db      	uxtb	r3, r3
 800041c:	00db      	lsls	r3, r3, #3
 800041e:	b2db      	uxtb	r3, r3
 8000420:	1ad3      	subs	r3, r2, r3
 8000422:	737b      	strb	r3, [r7, #13]
  ByteIdx *= DISP1COLOR_Width;  
 8000424:	89fb      	ldrh	r3, [r7, #14]
 8000426:	015b      	lsls	r3, r3, #5
 8000428:	81fb      	strh	r3, [r7, #14]
  ByteIdx += X;
 800042a:	88fa      	ldrh	r2, [r7, #6]
 800042c:	89fb      	ldrh	r3, [r7, #14]
 800042e:	4413      	add	r3, r2
 8000430:	81fb      	strh	r3, [r7, #14]
  
  //Заполнение буфера данных для отрисовки
  if (State)
 8000432:	78fb      	ldrb	r3, [r7, #3]
 8000434:	2b00      	cmp	r3, #0
 8000436:	d00f      	beq.n	8000458 <disp1color_DrawPixel+0x80>
    disp1color_buff[ByteIdx] |= (1 << BitIdx);
 8000438:	89fb      	ldrh	r3, [r7, #14]
 800043a:	4a15      	ldr	r2, [pc, #84]	; (8000490 <disp1color_DrawPixel+0xb8>)
 800043c:	5cd3      	ldrb	r3, [r2, r3]
 800043e:	b25a      	sxtb	r2, r3
 8000440:	7b7b      	ldrb	r3, [r7, #13]
 8000442:	2101      	movs	r1, #1
 8000444:	fa01 f303 	lsl.w	r3, r1, r3
 8000448:	b25b      	sxtb	r3, r3
 800044a:	4313      	orrs	r3, r2
 800044c:	b25a      	sxtb	r2, r3
 800044e:	89fb      	ldrh	r3, [r7, #14]
 8000450:	b2d1      	uxtb	r1, r2
 8000452:	4a0f      	ldr	r2, [pc, #60]	; (8000490 <disp1color_DrawPixel+0xb8>)
 8000454:	54d1      	strb	r1, [r2, r3]
 8000456:	e010      	b.n	800047a <disp1color_DrawPixel+0xa2>
  else
    disp1color_buff[ByteIdx] &= ~(1 << BitIdx);
 8000458:	89fb      	ldrh	r3, [r7, #14]
 800045a:	4a0d      	ldr	r2, [pc, #52]	; (8000490 <disp1color_DrawPixel+0xb8>)
 800045c:	5cd3      	ldrb	r3, [r2, r3]
 800045e:	b25a      	sxtb	r2, r3
 8000460:	7b7b      	ldrb	r3, [r7, #13]
 8000462:	2101      	movs	r1, #1
 8000464:	fa01 f303 	lsl.w	r3, r1, r3
 8000468:	b25b      	sxtb	r3, r3
 800046a:	43db      	mvns	r3, r3
 800046c:	b25b      	sxtb	r3, r3
 800046e:	4013      	ands	r3, r2
 8000470:	b25a      	sxtb	r2, r3
 8000472:	89fb      	ldrh	r3, [r7, #14]
 8000474:	b2d1      	uxtb	r1, r2
 8000476:	4a06      	ldr	r2, [pc, #24]	; (8000490 <disp1color_DrawPixel+0xb8>)
 8000478:	54d1      	strb	r1, [r2, r3]

 // printf("PIX:%d%s", disp1color_buff[ByteIdx], "\n");
  uint8_t buf = disp1color_buff[ByteIdx];
 800047a:	89fb      	ldrh	r3, [r7, #14]
 800047c:	4a04      	ldr	r2, [pc, #16]	; (8000490 <disp1color_DrawPixel+0xb8>)
 800047e:	5cd3      	ldrb	r3, [r2, r3]
 8000480:	733b      	strb	r3, [r7, #12]
 8000482:	e000      	b.n	8000486 <disp1color_DrawPixel+0xae>
    return;
 8000484:	bf00      	nop
//  for (int i = 0; i < 8; i++) {
//	  printf("%c", (buf & 0x80) ? '1' : '0');
//	  buf <<= 1;
//  }
//  printf("\n");
}
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	bc80      	pop	{r7}
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	20000220 	.word	0x20000220

08000494 <DMD_1COLOR_DisplayFullUpdate>:

//==============================================================================
// Процедура подготавливает буфер на передачу в экран в соответствии с буфером pBuff графической бибилиотеки
//==============================================================================
void DMD_1COLOR_DisplayFullUpdate(uint8_t *pBuff, uint16_t BuffLen)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
 800049c:	460b      	mov	r3, r1
 800049e:	807b      	strh	r3, [r7, #2]
	DMD_1COLOR_UpdateRow4(0, pBuff, BuffLen);
 80004a0:	887b      	ldrh	r3, [r7, #2]
 80004a2:	461a      	mov	r2, r3
 80004a4:	6879      	ldr	r1, [r7, #4]
 80004a6:	2000      	movs	r0, #0
 80004a8:	f000 f816 	bl	80004d8 <DMD_1COLOR_UpdateRow4>
	DMD_1COLOR_UpdateRow4(1, pBuff, BuffLen);
 80004ac:	887b      	ldrh	r3, [r7, #2]
 80004ae:	461a      	mov	r2, r3
 80004b0:	6879      	ldr	r1, [r7, #4]
 80004b2:	2001      	movs	r0, #1
 80004b4:	f000 f810 	bl	80004d8 <DMD_1COLOR_UpdateRow4>
	DMD_1COLOR_UpdateRow4(2, pBuff, BuffLen);
 80004b8:	887b      	ldrh	r3, [r7, #2]
 80004ba:	461a      	mov	r2, r3
 80004bc:	6879      	ldr	r1, [r7, #4]
 80004be:	2002      	movs	r0, #2
 80004c0:	f000 f80a 	bl	80004d8 <DMD_1COLOR_UpdateRow4>
	DMD_1COLOR_UpdateRow4(3, pBuff, BuffLen);
 80004c4:	887b      	ldrh	r3, [r7, #2]
 80004c6:	461a      	mov	r2, r3
 80004c8:	6879      	ldr	r1, [r7, #4]
 80004ca:	2003      	movs	r0, #3
 80004cc:	f000 f804 	bl	80004d8 <DMD_1COLOR_UpdateRow4>
}
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <DMD_1COLOR_UpdateRow4>:

//==============================================================================
// Процедура обновляет поочерёдно все матрицы экрана
//==============================================================================
void DMD_1COLOR_UpdateRow4(uint8_t Row4, uint8_t *pBuff, uint16_t BuffLen)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	6039      	str	r1, [r7, #0]
 80004e2:	71fb      	strb	r3, [r7, #7]
 80004e4:	4613      	mov	r3, r2
 80004e6:	80bb      	strh	r3, [r7, #4]
	// Подготавливаем данные для передачи
	uint16_t MatrixInRow = DMD_1COLOR_ScreenWidth / DMD_1COLOR_MatrixWidth;
 80004e8:	4b2e      	ldr	r3, [pc, #184]	; (80005a4 <DMD_1COLOR_UpdateRow4+0xcc>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	095b      	lsrs	r3, r3, #5
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	81bb      	strh	r3, [r7, #12]
	uint16_t MatrixInCol = DMD_1COLOR_ScreenHeight / DMD_1COLOR_MatrixHeight;
 80004f2:	4b2d      	ldr	r3, [pc, #180]	; (80005a8 <DMD_1COLOR_UpdateRow4+0xd0>)
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	091b      	lsrs	r3, r3, #4
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	817b      	strh	r3, [r7, #10]
	uint8_t MatrixLines8 = DMD_1COLOR_MatrixHeight >> 3;
 80004fc:	2302      	movs	r3, #2
 80004fe:	727b      	strb	r3, [r7, #9]
	uint16_t StartIdxRow = 0, StartIdxCol = 0;
 8000500:	2300      	movs	r3, #0
 8000502:	83fb      	strh	r3, [r7, #30]
 8000504:	2300      	movs	r3, #0
 8000506:	83bb      	strh	r3, [r7, #28]

	for (uint8_t Row = 0; Row < MatrixInRow; Row++)
 8000508:	2300      	movs	r3, #0
 800050a:	76fb      	strb	r3, [r7, #27]
 800050c:	e040      	b.n	8000590 <DMD_1COLOR_UpdateRow4+0xb8>
	{
		StartIdxCol = StartIdxRow;
 800050e:	8bfb      	ldrh	r3, [r7, #30]
 8000510:	83bb      	strh	r3, [r7, #28]

		for (uint8_t Col = 0; Col < MatrixInCol; Col++)
 8000512:	2300      	movs	r3, #0
 8000514:	76bb      	strb	r3, [r7, #26]
 8000516:	e028      	b.n	800056a <DMD_1COLOR_UpdateRow4+0x92>
		{
			// Копируем буфер кадра одной матрицы
			uint8_t *pDst = DMD_1COLOR_MatrixBuff;
 8000518:	4b24      	ldr	r3, [pc, #144]	; (80005ac <DMD_1COLOR_UpdateRow4+0xd4>)
 800051a:	617b      	str	r3, [r7, #20]
			uint8_t *pSrc = &pBuff[StartIdxCol];
 800051c:	8bbb      	ldrh	r3, [r7, #28]
 800051e:	683a      	ldr	r2, [r7, #0]
 8000520:	4413      	add	r3, r2
 8000522:	613b      	str	r3, [r7, #16]

			for (uint8_t Line8 = 0; Line8 < MatrixLines8; Line8++)
 8000524:	2300      	movs	r3, #0
 8000526:	73fb      	strb	r3, [r7, #15]
 8000528:	e015      	b.n	8000556 <DMD_1COLOR_UpdateRow4+0x7e>
			{
				memcpy(pDst, pSrc, DMD_1COLOR_MatrixWidth);
 800052a:	2220      	movs	r2, #32
 800052c:	6939      	ldr	r1, [r7, #16]
 800052e:	6978      	ldr	r0, [r7, #20]
 8000530:	f008 ff24 	bl	800937c <memcpy>
				DMD_1COLOR_SendFromMatrixBuff(Row4, DMD_1COLOR_MatrixBuff);
 8000534:	79fb      	ldrb	r3, [r7, #7]
 8000536:	491d      	ldr	r1, [pc, #116]	; (80005ac <DMD_1COLOR_UpdateRow4+0xd4>)
 8000538:	4618      	mov	r0, r3
 800053a:	f000 f839 	bl	80005b0 <DMD_1COLOR_SendFromMatrixBuff>
				pDst += DMD_1COLOR_MatrixWidth;
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	3320      	adds	r3, #32
 8000542:	617b      	str	r3, [r7, #20]
				pSrc += DMD_1COLOR_ScreenWidth;
 8000544:	4b17      	ldr	r3, [pc, #92]	; (80005a4 <DMD_1COLOR_UpdateRow4+0xcc>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	461a      	mov	r2, r3
 800054a:	693b      	ldr	r3, [r7, #16]
 800054c:	4413      	add	r3, r2
 800054e:	613b      	str	r3, [r7, #16]
			for (uint8_t Line8 = 0; Line8 < MatrixLines8; Line8++)
 8000550:	7bfb      	ldrb	r3, [r7, #15]
 8000552:	3301      	adds	r3, #1
 8000554:	73fb      	strb	r3, [r7, #15]
 8000556:	7bfa      	ldrb	r2, [r7, #15]
 8000558:	7a7b      	ldrb	r3, [r7, #9]
 800055a:	429a      	cmp	r2, r3
 800055c:	d3e5      	bcc.n	800052a <DMD_1COLOR_UpdateRow4+0x52>
			}

			StartIdxCol += DMD_1COLOR_MatrixWidth;
 800055e:	8bbb      	ldrh	r3, [r7, #28]
 8000560:	3320      	adds	r3, #32
 8000562:	83bb      	strh	r3, [r7, #28]
		for (uint8_t Col = 0; Col < MatrixInCol; Col++)
 8000564:	7ebb      	ldrb	r3, [r7, #26]
 8000566:	3301      	adds	r3, #1
 8000568:	76bb      	strb	r3, [r7, #26]
 800056a:	7ebb      	ldrb	r3, [r7, #26]
 800056c:	b29b      	uxth	r3, r3
 800056e:	897a      	ldrh	r2, [r7, #10]
 8000570:	429a      	cmp	r2, r3
 8000572:	d8d1      	bhi.n	8000518 <DMD_1COLOR_UpdateRow4+0x40>
		}
		StartIdxRow += MatrixLines8 * DMD_1COLOR_ScreenWidth;
 8000574:	7a7b      	ldrb	r3, [r7, #9]
 8000576:	b29b      	uxth	r3, r3
 8000578:	4a0a      	ldr	r2, [pc, #40]	; (80005a4 <DMD_1COLOR_UpdateRow4+0xcc>)
 800057a:	7812      	ldrb	r2, [r2, #0]
 800057c:	b292      	uxth	r2, r2
 800057e:	fb02 f303 	mul.w	r3, r2, r3
 8000582:	b29a      	uxth	r2, r3
 8000584:	8bfb      	ldrh	r3, [r7, #30]
 8000586:	4413      	add	r3, r2
 8000588:	83fb      	strh	r3, [r7, #30]
	for (uint8_t Row = 0; Row < MatrixInRow; Row++)
 800058a:	7efb      	ldrb	r3, [r7, #27]
 800058c:	3301      	adds	r3, #1
 800058e:	76fb      	strb	r3, [r7, #27]
 8000590:	7efb      	ldrb	r3, [r7, #27]
 8000592:	b29b      	uxth	r3, r3
 8000594:	89ba      	ldrh	r2, [r7, #12]
 8000596:	429a      	cmp	r2, r3
 8000598:	d8b9      	bhi.n	800050e <DMD_1COLOR_UpdateRow4+0x36>
	}
}
 800059a:	bf00      	nop
 800059c:	bf00      	nop
 800059e:	3720      	adds	r7, #32
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20000001 	.word	0x20000001
 80005a8:	20000000 	.word	0x20000000
 80005ac:	200001a0 	.word	0x200001a0

080005b0 <DMD_1COLOR_SendFromMatrixBuff>:

//==============================================================================
// Процедура обновляет 1 матрицу
//==============================================================================
void DMD_1COLOR_SendFromMatrixBuff(uint8_t Row4, uint8_t *pBuff)
{
 80005b0:	b590      	push	{r4, r7, lr}
 80005b2:	b087      	sub	sp, #28
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	71fb      	strb	r3, [r7, #7]
	uint8_t MatrixRows8bit = DMD_1COLOR_MatrixHeight >> 3;
 80005bc:	2302      	movs	r3, #2
 80005be:	747b      	strb	r3, [r7, #17]
	uint8_t MatrixCols8bit = DMD_1COLOR_MatrixWidth >> 3;
 80005c0:	2304      	movs	r3, #4
 80005c2:	743b      	strb	r3, [r7, #16]
	uint8_t *pPart = (uint8_t *) &(DMD_1COLOR_Buff[Row4][0]);
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	011b      	lsls	r3, r3, #4
 80005c8:	4a22      	ldr	r2, [pc, #136]	; (8000654 <DMD_1COLOR_SendFromMatrixBuff+0xa4>)
 80005ca:	4413      	add	r3, r2
 80005cc:	617b      	str	r3, [r7, #20]

	for (uint8_t Col = 0; Col < MatrixCols8bit; Col++)
 80005ce:	2300      	movs	r3, #0
 80005d0:	74fb      	strb	r3, [r7, #19]
 80005d2:	e035      	b.n	8000640 <DMD_1COLOR_SendFromMatrixBuff+0x90>
	{
		for (uint8_t Row = MatrixRows8bit; Row; Row--)
 80005d4:	7c7b      	ldrb	r3, [r7, #17]
 80005d6:	74bb      	strb	r3, [r7, #18]
 80005d8:	e02c      	b.n	8000634 <DMD_1COLOR_SendFromMatrixBuff+0x84>
		{
			uint8_t *p8Bytes = pBuff + ((Row - 1) * DMD_1COLOR_MatrixWidth);
 80005da:	7cbb      	ldrb	r3, [r7, #18]
 80005dc:	3b01      	subs	r3, #1
 80005de:	015b      	lsls	r3, r3, #5
 80005e0:	461a      	mov	r2, r3
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	4413      	add	r3, r2
 80005e6:	60fb      	str	r3, [r7, #12]
			p8Bytes += (Col << 3);
 80005e8:	7cfb      	ldrb	r3, [r7, #19]
 80005ea:	00db      	lsls	r3, r3, #3
 80005ec:	461a      	mov	r2, r3
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	4413      	add	r3, r2
 80005f2:	60fb      	str	r3, [r7, #12]

			*(pPart++) = DMD_1COLOR_GetFrom8ScreenBytes(1 << (Row4 + 4), p8Bytes);
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	3304      	adds	r3, #4
 80005f8:	2201      	movs	r2, #1
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	b2da      	uxtb	r2, r3
 8000600:	697c      	ldr	r4, [r7, #20]
 8000602:	1c63      	adds	r3, r4, #1
 8000604:	617b      	str	r3, [r7, #20]
 8000606:	68f9      	ldr	r1, [r7, #12]
 8000608:	4610      	mov	r0, r2
 800060a:	f000 f825 	bl	8000658 <DMD_1COLOR_GetFrom8ScreenBytes>
 800060e:	4603      	mov	r3, r0
 8000610:	7023      	strb	r3, [r4, #0]
			*(pPart++) = DMD_1COLOR_GetFrom8ScreenBytes(1 << Row4, p8Bytes);
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	2201      	movs	r2, #1
 8000616:	fa02 f303 	lsl.w	r3, r2, r3
 800061a:	b2da      	uxtb	r2, r3
 800061c:	697c      	ldr	r4, [r7, #20]
 800061e:	1c63      	adds	r3, r4, #1
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	68f9      	ldr	r1, [r7, #12]
 8000624:	4610      	mov	r0, r2
 8000626:	f000 f817 	bl	8000658 <DMD_1COLOR_GetFrom8ScreenBytes>
 800062a:	4603      	mov	r3, r0
 800062c:	7023      	strb	r3, [r4, #0]
		for (uint8_t Row = MatrixRows8bit; Row; Row--)
 800062e:	7cbb      	ldrb	r3, [r7, #18]
 8000630:	3b01      	subs	r3, #1
 8000632:	74bb      	strb	r3, [r7, #18]
 8000634:	7cbb      	ldrb	r3, [r7, #18]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d1cf      	bne.n	80005da <DMD_1COLOR_SendFromMatrixBuff+0x2a>
	for (uint8_t Col = 0; Col < MatrixCols8bit; Col++)
 800063a:	7cfb      	ldrb	r3, [r7, #19]
 800063c:	3301      	adds	r3, #1
 800063e:	74fb      	strb	r3, [r7, #19]
 8000640:	7cfa      	ldrb	r2, [r7, #19]
 8000642:	7c3b      	ldrb	r3, [r7, #16]
 8000644:	429a      	cmp	r2, r3
 8000646:	d3c5      	bcc.n	80005d4 <DMD_1COLOR_SendFromMatrixBuff+0x24>
		}
	}
}
 8000648:	bf00      	nop
 800064a:	bf00      	nop
 800064c:	371c      	adds	r7, #28
 800064e:	46bd      	mov	sp, r7
 8000650:	bd90      	pop	{r4, r7, pc}
 8000652:	bf00      	nop
 8000654:	200001e0 	.word	0x200001e0

08000658 <DMD_1COLOR_GetFrom8ScreenBytes>:
//==============================================================================
// Функция возвращает байт (строку из 8 светодиодов) по 8-байтному фрагменту буфера
// графической библиотеки и маске соответствующей строки светодиодов во фрагменте
//==============================================================================
uint8_t DMD_1COLOR_GetFrom8ScreenBytes(uint8_t Mask, uint8_t *pBuff)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	6039      	str	r1, [r7, #0]
 8000662:	71fb      	strb	r3, [r7, #7]
	uint8_t Byte = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	73fb      	strb	r3, [r7, #15]
	//Переводим "вертикальные" байты из массива в горизонтальные
	//в соответствии с текущей строкой.
	//В итоге получается массив, где биты расположены горизонтально,
	//Первый бит слева внизу, счет увеличивается вверх и вправо.
	//Но строки в секторе расположены сверху вниз
	for (uint8_t BitMask = 0x80; BitMask; BitMask >>= 1, pBuff++)
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	73bb      	strb	r3, [r7, #14]
 800066c:	e010      	b.n	8000690 <DMD_1COLOR_GetFrom8ScreenBytes+0x38>
	{
		if (*pBuff & Mask)
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	781a      	ldrb	r2, [r3, #0]
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	4013      	ands	r3, r2
 8000676:	b2db      	uxtb	r3, r3
 8000678:	2b00      	cmp	r3, #0
 800067a:	d003      	beq.n	8000684 <DMD_1COLOR_GetFrom8ScreenBytes+0x2c>
			Byte |= BitMask;
 800067c:	7bfa      	ldrb	r2, [r7, #15]
 800067e:	7bbb      	ldrb	r3, [r7, #14]
 8000680:	4313      	orrs	r3, r2
 8000682:	73fb      	strb	r3, [r7, #15]
	for (uint8_t BitMask = 0x80; BitMask; BitMask >>= 1, pBuff++)
 8000684:	7bbb      	ldrb	r3, [r7, #14]
 8000686:	085b      	lsrs	r3, r3, #1
 8000688:	73bb      	strb	r3, [r7, #14]
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	3301      	adds	r3, #1
 800068e:	603b      	str	r3, [r7, #0]
 8000690:	7bbb      	ldrb	r3, [r7, #14]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d1eb      	bne.n	800066e <DMD_1COLOR_GetFrom8ScreenBytes+0x16>
	}

//#if (DMD_1COLOR_Inverse == 1)
	//Инвертируем данные (так как LED панель горит при 0)
	Byte ^= 0xFF;
 8000696:	7bfb      	ldrb	r3, [r7, #15]
 8000698:	43db      	mvns	r3, r3
 800069a:	73fb      	strb	r3, [r7, #15]
//#endif

	return Byte;
 800069c:	7bfb      	ldrb	r3, [r7, #15]
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3714      	adds	r7, #20
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bc80      	pop	{r7}
 80006a6:	4770      	bx	lr

080006a8 <prepare_data>:
//==============================================================================


//Копирование из подготовленного буфера в массивиы для построчного вводы в матрицу
void prepare_data() {
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
	//Идем по строкам
	for (uint8_t i = 0; i < sizeof(DMD_1COLOR_Buff) / sizeof(DMD_1COLOR_Buff[0]); i++) {
 80006ae:	2300      	movs	r3, #0
 80006b0:	71fb      	strb	r3, [r7, #7]
 80006b2:	e042      	b.n	800073a <prepare_data+0x92>
		//По столбцам
		for (uint8_t k = 0; k < sizeof(DMD_1COLOR_Buff[0]); k++) {
 80006b4:	2300      	movs	r3, #0
 80006b6:	71bb      	strb	r3, [r7, #6]
 80006b8:	e039      	b.n	800072e <prepare_data+0x86>
			if (i == 0) {
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d10a      	bne.n	80006d6 <prepare_data+0x2e>
				data1[k] = DMD_1COLOR_Buff[i][k];
 80006c0:	79f9      	ldrb	r1, [r7, #7]
 80006c2:	79ba      	ldrb	r2, [r7, #6]
 80006c4:	79bb      	ldrb	r3, [r7, #6]
 80006c6:	4821      	ldr	r0, [pc, #132]	; (800074c <prepare_data+0xa4>)
 80006c8:	0109      	lsls	r1, r1, #4
 80006ca:	4401      	add	r1, r0
 80006cc:	440a      	add	r2, r1
 80006ce:	7811      	ldrb	r1, [r2, #0]
 80006d0:	4a1f      	ldr	r2, [pc, #124]	; (8000750 <prepare_data+0xa8>)
 80006d2:	54d1      	strb	r1, [r2, r3]
 80006d4:	e028      	b.n	8000728 <prepare_data+0x80>
			}
			else if (i == 1) {
 80006d6:	79fb      	ldrb	r3, [r7, #7]
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d10a      	bne.n	80006f2 <prepare_data+0x4a>
				data2[k] = DMD_1COLOR_Buff[i][k];
 80006dc:	79f9      	ldrb	r1, [r7, #7]
 80006de:	79ba      	ldrb	r2, [r7, #6]
 80006e0:	79bb      	ldrb	r3, [r7, #6]
 80006e2:	481a      	ldr	r0, [pc, #104]	; (800074c <prepare_data+0xa4>)
 80006e4:	0109      	lsls	r1, r1, #4
 80006e6:	4401      	add	r1, r0
 80006e8:	440a      	add	r2, r1
 80006ea:	7811      	ldrb	r1, [r2, #0]
 80006ec:	4a19      	ldr	r2, [pc, #100]	; (8000754 <prepare_data+0xac>)
 80006ee:	54d1      	strb	r1, [r2, r3]
 80006f0:	e01a      	b.n	8000728 <prepare_data+0x80>
			}
			else if (i == 2) {
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2b02      	cmp	r3, #2
 80006f6:	d10a      	bne.n	800070e <prepare_data+0x66>
				data3[k] = DMD_1COLOR_Buff[i][k];
 80006f8:	79f9      	ldrb	r1, [r7, #7]
 80006fa:	79ba      	ldrb	r2, [r7, #6]
 80006fc:	79bb      	ldrb	r3, [r7, #6]
 80006fe:	4813      	ldr	r0, [pc, #76]	; (800074c <prepare_data+0xa4>)
 8000700:	0109      	lsls	r1, r1, #4
 8000702:	4401      	add	r1, r0
 8000704:	440a      	add	r2, r1
 8000706:	7811      	ldrb	r1, [r2, #0]
 8000708:	4a13      	ldr	r2, [pc, #76]	; (8000758 <prepare_data+0xb0>)
 800070a:	54d1      	strb	r1, [r2, r3]
 800070c:	e00c      	b.n	8000728 <prepare_data+0x80>
			}
			else if (i == 3) {
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	2b03      	cmp	r3, #3
 8000712:	d109      	bne.n	8000728 <prepare_data+0x80>
				data4[k] = DMD_1COLOR_Buff[i][k];
 8000714:	79f9      	ldrb	r1, [r7, #7]
 8000716:	79ba      	ldrb	r2, [r7, #6]
 8000718:	79bb      	ldrb	r3, [r7, #6]
 800071a:	480c      	ldr	r0, [pc, #48]	; (800074c <prepare_data+0xa4>)
 800071c:	0109      	lsls	r1, r1, #4
 800071e:	4401      	add	r1, r0
 8000720:	440a      	add	r2, r1
 8000722:	7811      	ldrb	r1, [r2, #0]
 8000724:	4a0d      	ldr	r2, [pc, #52]	; (800075c <prepare_data+0xb4>)
 8000726:	54d1      	strb	r1, [r2, r3]
		for (uint8_t k = 0; k < sizeof(DMD_1COLOR_Buff[0]); k++) {
 8000728:	79bb      	ldrb	r3, [r7, #6]
 800072a:	3301      	adds	r3, #1
 800072c:	71bb      	strb	r3, [r7, #6]
 800072e:	79bb      	ldrb	r3, [r7, #6]
 8000730:	2b0f      	cmp	r3, #15
 8000732:	d9c2      	bls.n	80006ba <prepare_data+0x12>
	for (uint8_t i = 0; i < sizeof(DMD_1COLOR_Buff) / sizeof(DMD_1COLOR_Buff[0]); i++) {
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	3301      	adds	r3, #1
 8000738:	71fb      	strb	r3, [r7, #7]
 800073a:	79fb      	ldrb	r3, [r7, #7]
 800073c:	2b03      	cmp	r3, #3
 800073e:	d9b9      	bls.n	80006b4 <prepare_data+0xc>
			}
		}
	}
}
 8000740:	bf00      	nop
 8000742:	bf00      	nop
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr
 800074c:	200001e0 	.word	0x200001e0
 8000750:	20000260 	.word	0x20000260
 8000754:	20000270 	.word	0x20000270
 8000758:	20000280 	.word	0x20000280
 800075c:	20000290 	.word	0x20000290

08000760 <disp_row>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void disp_row(uint16_t row) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	4603      	mov	r3, r0
 8000768:	80fb      	strh	r3, [r7, #6]

	if (row == 0) {
 800076a:	88fb      	ldrh	r3, [r7, #6]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d122      	bne.n	80007b6 <disp_row+0x56>

		for (uint8_t i = 0; i < 6; i++) {
 8000770:	2300      	movs	r3, #0
 8000772:	73fb      	strb	r3, [r7, #15]
 8000774:	e008      	b.n	8000788 <disp_row+0x28>
			HAL_SPI_Transmit(&hspi1, &data1, 16, 10);
 8000776:	230a      	movs	r3, #10
 8000778:	2210      	movs	r2, #16
 800077a:	4954      	ldr	r1, [pc, #336]	; (80008cc <disp_row+0x16c>)
 800077c:	4854      	ldr	r0, [pc, #336]	; (80008d0 <disp_row+0x170>)
 800077e:	f003 fa4d 	bl	8003c1c <HAL_SPI_Transmit>
		for (uint8_t i = 0; i < 6; i++) {
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	3301      	adds	r3, #1
 8000786:	73fb      	strb	r3, [r7, #15]
 8000788:	7bfb      	ldrb	r3, [r7, #15]
 800078a:	2b05      	cmp	r3, #5
 800078c:	d9f3      	bls.n	8000776 <disp_row+0x16>
		}

		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2140      	movs	r1, #64	; 0x40
 8000792:	4850      	ldr	r0, [pc, #320]	; (80008d4 <disp_row+0x174>)
 8000794:	f000 ff8a 	bl	80016ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000798:	2201      	movs	r2, #1
 800079a:	2140      	movs	r1, #64	; 0x40
 800079c:	484d      	ldr	r0, [pc, #308]	; (80008d4 <disp_row+0x174>)
 800079e:	f000 ff85 	bl	80016ac <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2101      	movs	r1, #1
 80007a6:	484c      	ldr	r0, [pc, #304]	; (80008d8 <disp_row+0x178>)
 80007a8:	f000 ff80 	bl	80016ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2102      	movs	r1, #2
 80007b0:	4849      	ldr	r0, [pc, #292]	; (80008d8 <disp_row+0x178>)
 80007b2:	f000 ff7b 	bl	80016ac <HAL_GPIO_WritePin>
	}
	if (row == 1) {
 80007b6:	88fb      	ldrh	r3, [r7, #6]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d122      	bne.n	8000802 <disp_row+0xa2>

		for (uint8_t i = 0; i < 6; i++) {
 80007bc:	2300      	movs	r3, #0
 80007be:	73bb      	strb	r3, [r7, #14]
 80007c0:	e008      	b.n	80007d4 <disp_row+0x74>
			HAL_SPI_Transmit(&hspi1, &data2, 16, 10);
 80007c2:	230a      	movs	r3, #10
 80007c4:	2210      	movs	r2, #16
 80007c6:	4945      	ldr	r1, [pc, #276]	; (80008dc <disp_row+0x17c>)
 80007c8:	4841      	ldr	r0, [pc, #260]	; (80008d0 <disp_row+0x170>)
 80007ca:	f003 fa27 	bl	8003c1c <HAL_SPI_Transmit>
		for (uint8_t i = 0; i < 6; i++) {
 80007ce:	7bbb      	ldrb	r3, [r7, #14]
 80007d0:	3301      	adds	r3, #1
 80007d2:	73bb      	strb	r3, [r7, #14]
 80007d4:	7bbb      	ldrb	r3, [r7, #14]
 80007d6:	2b05      	cmp	r3, #5
 80007d8:	d9f3      	bls.n	80007c2 <disp_row+0x62>
		}

		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2140      	movs	r1, #64	; 0x40
 80007de:	483d      	ldr	r0, [pc, #244]	; (80008d4 <disp_row+0x174>)
 80007e0:	f000 ff64 	bl	80016ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2140      	movs	r1, #64	; 0x40
 80007e8:	483a      	ldr	r0, [pc, #232]	; (80008d4 <disp_row+0x174>)
 80007ea:	f000 ff5f 	bl	80016ac <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	2101      	movs	r1, #1
 80007f2:	4839      	ldr	r0, [pc, #228]	; (80008d8 <disp_row+0x178>)
 80007f4:	f000 ff5a 	bl	80016ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80007f8:	2200      	movs	r2, #0
 80007fa:	2102      	movs	r1, #2
 80007fc:	4836      	ldr	r0, [pc, #216]	; (80008d8 <disp_row+0x178>)
 80007fe:	f000 ff55 	bl	80016ac <HAL_GPIO_WritePin>
	}

	if (row == 2) {
 8000802:	88fb      	ldrh	r3, [r7, #6]
 8000804:	2b02      	cmp	r3, #2
 8000806:	d122      	bne.n	800084e <disp_row+0xee>

		for (uint8_t i = 0; i < 6; i++) {
 8000808:	2300      	movs	r3, #0
 800080a:	737b      	strb	r3, [r7, #13]
 800080c:	e008      	b.n	8000820 <disp_row+0xc0>
			HAL_SPI_Transmit(&hspi1, &data3, 16, 10);
 800080e:	230a      	movs	r3, #10
 8000810:	2210      	movs	r2, #16
 8000812:	4933      	ldr	r1, [pc, #204]	; (80008e0 <disp_row+0x180>)
 8000814:	482e      	ldr	r0, [pc, #184]	; (80008d0 <disp_row+0x170>)
 8000816:	f003 fa01 	bl	8003c1c <HAL_SPI_Transmit>
		for (uint8_t i = 0; i < 6; i++) {
 800081a:	7b7b      	ldrb	r3, [r7, #13]
 800081c:	3301      	adds	r3, #1
 800081e:	737b      	strb	r3, [r7, #13]
 8000820:	7b7b      	ldrb	r3, [r7, #13]
 8000822:	2b05      	cmp	r3, #5
 8000824:	d9f3      	bls.n	800080e <disp_row+0xae>
		}

		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2140      	movs	r1, #64	; 0x40
 800082a:	482a      	ldr	r0, [pc, #168]	; (80008d4 <disp_row+0x174>)
 800082c:	f000 ff3e 	bl	80016ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2140      	movs	r1, #64	; 0x40
 8000834:	4827      	ldr	r0, [pc, #156]	; (80008d4 <disp_row+0x174>)
 8000836:	f000 ff39 	bl	80016ac <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2101      	movs	r1, #1
 800083e:	4826      	ldr	r0, [pc, #152]	; (80008d8 <disp_row+0x178>)
 8000840:	f000 ff34 	bl	80016ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	2102      	movs	r1, #2
 8000848:	4823      	ldr	r0, [pc, #140]	; (80008d8 <disp_row+0x178>)
 800084a:	f000 ff2f 	bl	80016ac <HAL_GPIO_WritePin>
	}

	if (row == 3) {
 800084e:	88fb      	ldrh	r3, [r7, #6]
 8000850:	2b03      	cmp	r3, #3
 8000852:	d122      	bne.n	800089a <disp_row+0x13a>

		for (uint8_t i = 0; i < 6; i++) {
 8000854:	2300      	movs	r3, #0
 8000856:	733b      	strb	r3, [r7, #12]
 8000858:	e008      	b.n	800086c <disp_row+0x10c>
			HAL_SPI_Transmit(&hspi1, &data4, 16, 10);
 800085a:	230a      	movs	r3, #10
 800085c:	2210      	movs	r2, #16
 800085e:	4921      	ldr	r1, [pc, #132]	; (80008e4 <disp_row+0x184>)
 8000860:	481b      	ldr	r0, [pc, #108]	; (80008d0 <disp_row+0x170>)
 8000862:	f003 f9db 	bl	8003c1c <HAL_SPI_Transmit>
		for (uint8_t i = 0; i < 6; i++) {
 8000866:	7b3b      	ldrb	r3, [r7, #12]
 8000868:	3301      	adds	r3, #1
 800086a:	733b      	strb	r3, [r7, #12]
 800086c:	7b3b      	ldrb	r3, [r7, #12]
 800086e:	2b05      	cmp	r3, #5
 8000870:	d9f3      	bls.n	800085a <disp_row+0xfa>
		}

		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2140      	movs	r1, #64	; 0x40
 8000876:	4817      	ldr	r0, [pc, #92]	; (80008d4 <disp_row+0x174>)
 8000878:	f000 ff18 	bl	80016ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2140      	movs	r1, #64	; 0x40
 8000880:	4814      	ldr	r0, [pc, #80]	; (80008d4 <disp_row+0x174>)
 8000882:	f000 ff13 	bl	80016ac <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000886:	2201      	movs	r2, #1
 8000888:	2101      	movs	r1, #1
 800088a:	4813      	ldr	r0, [pc, #76]	; (80008d8 <disp_row+0x178>)
 800088c:	f000 ff0e 	bl	80016ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000890:	2201      	movs	r2, #1
 8000892:	2102      	movs	r1, #2
 8000894:	4810      	ldr	r0, [pc, #64]	; (80008d8 <disp_row+0x178>)
 8000896:	f000 ff09 	bl	80016ac <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(nOE_GPIO_Port, nOE_Pin, GPIO_PIN_SET);
 800089a:	2201      	movs	r2, #1
 800089c:	2110      	movs	r1, #16
 800089e:	480d      	ldr	r0, [pc, #52]	; (80008d4 <disp_row+0x174>)
 80008a0:	f000 ff04 	bl	80016ac <HAL_GPIO_WritePin>
	for (uint32_t x = 0; x <= 300; x++) {
 80008a4:	2300      	movs	r3, #0
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	e002      	b.n	80008b0 <disp_row+0x150>
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	3301      	adds	r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80008b6:	d9f8      	bls.n	80008aa <disp_row+0x14a>
	};
	HAL_GPIO_WritePin(nOE_GPIO_Port, nOE_Pin, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2110      	movs	r1, #16
 80008bc:	4805      	ldr	r0, [pc, #20]	; (80008d4 <disp_row+0x174>)
 80008be:	f000 fef5 	bl	80016ac <HAL_GPIO_WritePin>
}
 80008c2:	bf00      	nop
 80008c4:	3710      	adds	r7, #16
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20000260 	.word	0x20000260
 80008d0:	200002a0 	.word	0x200002a0
 80008d4:	40010800 	.word	0x40010800
 80008d8:	40010c00 	.word	0x40010c00
 80008dc:	20000270 	.word	0x20000270
 80008e0:	20000280 	.word	0x20000280
 80008e4:	20000290 	.word	0x20000290

080008e8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80008ee:	f000 fbe9 	bl	80010c4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80008f2:	f000 f8b7 	bl	8000a64 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80008f6:	f000 fa1f 	bl	8000d38 <MX_GPIO_Init>
	MX_SPI1_Init();
 80008fa:	f000 f90f 	bl	8000b1c <MX_SPI1_Init>
	MX_TIM1_Init();
 80008fe:	f000 f943 	bl	8000b88 <MX_TIM1_Init>
	MX_USB_DEVICE_Init();
 8000902:	f008 f871 	bl	80089e8 <MX_USB_DEVICE_Init>
	MX_TIM4_Init();
 8000906:	f000 f9bf 	bl	8000c88 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim4);
 800090a:	4852      	ldr	r0, [pc, #328]	; (8000a54 <main+0x16c>)
 800090c:	f003 fb70 	bl	8003ff0 <HAL_TIM_Base_Start_IT>
	{
		// надо проверить это в it.c
		//		CDC_Transmit_FS((uint8_t *) heartbeat, strlen(heartbeat));
		//		HAL_Delay(100);

		ppp = buffer;
 8000910:	4b51      	ldr	r3, [pc, #324]	; (8000a58 <main+0x170>)
 8000912:	f993 3000 	ldrsb.w	r3, [r3]
 8000916:	4618      	mov	r0, r3
 8000918:	f7ff fcda 	bl	80002d0 <__aeabi_i2f>
 800091c:	4603      	mov	r3, r0
 800091e:	4a4f      	ldr	r2, [pc, #316]	; (8000a5c <main+0x174>)
 8000920:	6013      	str	r3, [r2, #0]

		// случай, когда массив не заполнен
		if (hitbox1[0] == 0) {
 8000922:	4b4f      	ldr	r3, [pc, #316]	; (8000a60 <main+0x178>)
 8000924:	f993 3000 	ldrsb.w	r3, [r3]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d11e      	bne.n	800096a <main+0x82>
			for (int8_t i = WIDTH-1; i >= 0; i--) {
 800092c:	231f      	movs	r3, #31
 800092e:	71fb      	strb	r3, [r7, #7]
 8000930:	e017      	b.n	8000962 <main+0x7a>
				if (hitbox1[i] == 0) {
 8000932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000936:	4a4a      	ldr	r2, [pc, #296]	; (8000a60 <main+0x178>)
 8000938:	56d3      	ldrsb	r3, [r2, r3]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d10b      	bne.n	8000956 <main+0x6e>
					hitbox1[i] = ppp;
 800093e:	4b47      	ldr	r3, [pc, #284]	; (8000a5c <main+0x174>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f997 4007 	ldrsb.w	r4, [r7, #7]
 8000946:	4618      	mov	r0, r3
 8000948:	f7ff fd16 	bl	8000378 <__aeabi_f2iz>
 800094c:	4603      	mov	r3, r0
 800094e:	b25a      	sxtb	r2, r3
 8000950:	4b43      	ldr	r3, [pc, #268]	; (8000a60 <main+0x178>)
 8000952:	551a      	strb	r2, [r3, r4]
					break;
 8000954:	e009      	b.n	800096a <main+0x82>
			for (int8_t i = WIDTH-1; i >= 0; i--) {
 8000956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095a:	b2db      	uxtb	r3, r3
 800095c:	3b01      	subs	r3, #1
 800095e:	b2db      	uxtb	r3, r3
 8000960:	71fb      	strb	r3, [r7, #7]
 8000962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000966:	2b00      	cmp	r3, #0
 8000968:	dae3      	bge.n	8000932 <main+0x4a>
				}
			}
		}

		// случай, когда весь массив заполнен
		if (hitbox1[0] != 0) {
 800096a:	4b3d      	ldr	r3, [pc, #244]	; (8000a60 <main+0x178>)
 800096c:	f993 3000 	ldrsb.w	r3, [r3]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d021      	beq.n	80009b8 <main+0xd0>
			hitbox1[31] = 0;
 8000974:	4b3a      	ldr	r3, [pc, #232]	; (8000a60 <main+0x178>)
 8000976:	2200      	movs	r2, #0
 8000978:	77da      	strb	r2, [r3, #31]
			for (int8_t i = WIDTH-1; i >= 0; i--) {
 800097a:	231f      	movs	r3, #31
 800097c:	71bb      	strb	r3, [r7, #6]
 800097e:	e00e      	b.n	800099e <main+0xb6>
				hitbox1[i] = hitbox1[i-1];
 8000980:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000984:	1e5a      	subs	r2, r3, #1
 8000986:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800098a:	4935      	ldr	r1, [pc, #212]	; (8000a60 <main+0x178>)
 800098c:	5689      	ldrsb	r1, [r1, r2]
 800098e:	4a34      	ldr	r2, [pc, #208]	; (8000a60 <main+0x178>)
 8000990:	54d1      	strb	r1, [r2, r3]
			for (int8_t i = WIDTH-1; i >= 0; i--) {
 8000992:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000996:	b2db      	uxtb	r3, r3
 8000998:	3b01      	subs	r3, #1
 800099a:	b2db      	uxtb	r3, r3
 800099c:	71bb      	strb	r3, [r7, #6]
 800099e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	daec      	bge.n	8000980 <main+0x98>
			}
			hitbox1[0] = ppp;
 80009a6:	4b2d      	ldr	r3, [pc, #180]	; (8000a5c <main+0x174>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fce4 	bl	8000378 <__aeabi_f2iz>
 80009b0:	4603      	mov	r3, r0
 80009b2:	b25a      	sxtb	r2, r3
 80009b4:	4b2a      	ldr	r3, [pc, #168]	; (8000a60 <main+0x178>)
 80009b6:	701a      	strb	r2, [r3, #0]
		}

		// рисуем на доске
		for (uint16_t i = 0; i < HEIGHT; i++) {
 80009b8:	2300      	movs	r3, #0
 80009ba:	80bb      	strh	r3, [r7, #4]
 80009bc:	e016      	b.n	80009ec <main+0x104>
			for (int8_t j = WIDTH-1; j >= 0; j--) {
 80009be:	231f      	movs	r3, #31
 80009c0:	70fb      	strb	r3, [r7, #3]
 80009c2:	e00c      	b.n	80009de <main+0xf6>
				disp1color_DrawPixel(j, i, 0);
 80009c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80009c8:	88b9      	ldrh	r1, [r7, #4]
 80009ca:	2200      	movs	r2, #0
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff fd03 	bl	80003d8 <disp1color_DrawPixel>
			for (int8_t j = WIDTH-1; j >= 0; j--) {
 80009d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	3b01      	subs	r3, #1
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	70fb      	strb	r3, [r7, #3]
 80009de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	daee      	bge.n	80009c4 <main+0xdc>
		for (uint16_t i = 0; i < HEIGHT; i++) {
 80009e6:	88bb      	ldrh	r3, [r7, #4]
 80009e8:	3301      	adds	r3, #1
 80009ea:	80bb      	strh	r3, [r7, #4]
 80009ec:	88bb      	ldrh	r3, [r7, #4]
 80009ee:	2b0f      	cmp	r3, #15
 80009f0:	d9e5      	bls.n	80009be <main+0xd6>
			}
		}

		for (int8_t i = WIDTH-1; i >= 0; i--) {
 80009f2:	231f      	movs	r3, #31
 80009f4:	70bb      	strb	r3, [r7, #2]
 80009f6:	e00f      	b.n	8000a18 <main+0x130>
			disp1color_DrawPixel(i, hitbox1[i], 1);
 80009f8:	f997 0002 	ldrsb.w	r0, [r7, #2]
 80009fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000a00:	4a17      	ldr	r2, [pc, #92]	; (8000a60 <main+0x178>)
 8000a02:	56d3      	ldrsb	r3, [r2, r3]
 8000a04:	2201      	movs	r2, #1
 8000a06:	4619      	mov	r1, r3
 8000a08:	f7ff fce6 	bl	80003d8 <disp1color_DrawPixel>
		for (int8_t i = WIDTH-1; i >= 0; i--) {
 8000a0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	3b01      	subs	r3, #1
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	70bb      	strb	r3, [r7, #2]
 8000a18:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	daeb      	bge.n	80009f8 <main+0x110>
		}

		disp1color_UpdateFromBuff();
 8000a20:	f7ff fcd0 	bl	80003c4 <disp1color_UpdateFromBuff>
		prepare_data();
 8000a24:	f7ff fe40 	bl	80006a8 <prepare_data>
		for (uint8_t i = 0; i < 20; i++) {
 8000a28:	2300      	movs	r3, #0
 8000a2a:	707b      	strb	r3, [r7, #1]
 8000a2c:	e00e      	b.n	8000a4c <main+0x164>
			disp_row(0);
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f7ff fe96 	bl	8000760 <disp_row>
			disp_row(1);
 8000a34:	2001      	movs	r0, #1
 8000a36:	f7ff fe93 	bl	8000760 <disp_row>
			disp_row(2);
 8000a3a:	2002      	movs	r0, #2
 8000a3c:	f7ff fe90 	bl	8000760 <disp_row>
			disp_row(3);
 8000a40:	2003      	movs	r0, #3
 8000a42:	f7ff fe8d 	bl	8000760 <disp_row>
		for (uint8_t i = 0; i < 20; i++) {
 8000a46:	787b      	ldrb	r3, [r7, #1]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	707b      	strb	r3, [r7, #1]
 8000a4c:	787b      	ldrb	r3, [r7, #1]
 8000a4e:	2b13      	cmp	r3, #19
 8000a50:	d9ed      	bls.n	8000a2e <main+0x146>
		ppp = buffer;
 8000a52:	e75d      	b.n	8000910 <main+0x28>
 8000a54:	20000340 	.word	0x20000340
 8000a58:	20000388 	.word	0x20000388
 8000a5c:	2000038c 	.word	0x2000038c
 8000a60:	20000390 	.word	0x20000390

08000a64 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b094      	sub	sp, #80	; 0x50
 8000a68:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a6e:	2228      	movs	r2, #40	; 0x28
 8000a70:	2100      	movs	r1, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f008 fc90 	bl	8009398 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a78:	f107 0314 	add.w	r3, r7, #20
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]
 8000a86:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
 8000a90:	609a      	str	r2, [r3, #8]
 8000a92:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a94:	2301      	movs	r3, #1
 8000a96:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aaa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aae:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000ab0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000ab4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000aba:	4618      	mov	r0, r3
 8000abc:	f002 fb96 	bl	80031ec <HAL_RCC_OscConfig>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <SystemClock_Config+0x66>
	{
		Error_Handler();
 8000ac6:	f000 f9b9 	bl	8000e3c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aca:	230f      	movs	r3, #15
 8000acc:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ada:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000adc:	2300      	movs	r3, #0
 8000ade:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f002 fe02 	bl	80036f0 <HAL_RCC_ClockConfig>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SystemClock_Config+0x92>
	{
		Error_Handler();
 8000af2:	f000 f9a3 	bl	8000e3c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000af6:	2310      	movs	r3, #16
 8000af8:	607b      	str	r3, [r7, #4]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000afa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000afe:	613b      	str	r3, [r7, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	4618      	mov	r0, r3
 8000b04:	f002 ff50 	bl	80039a8 <HAL_RCCEx_PeriphCLKConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <SystemClock_Config+0xae>
	{
		Error_Handler();
 8000b0e:	f000 f995 	bl	8000e3c <Error_Handler>
	}
}
 8000b12:	bf00      	nop
 8000b14:	3750      	adds	r7, #80	; 0x50
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
	...

08000b1c <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000b20:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b22:	4a18      	ldr	r2, [pc, #96]	; (8000b84 <MX_SPI1_Init+0x68>)
 8000b24:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b26:	4b16      	ldr	r3, [pc, #88]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b2c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b4c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b50:	2210      	movs	r2, #16
 8000b52:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b54:	4b0a      	ldr	r3, [pc, #40]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b60:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000b66:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b68:	220a      	movs	r2, #10
 8000b6a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b6e:	f002 ffd1 	bl	8003b14 <HAL_SPI_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 8000b78:	f000 f960 	bl	8000e3c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	200002a0 	.word	0x200002a0
 8000b84:	40013000 	.word	0x40013000

08000b88 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b092      	sub	sp, #72	; 0x48
 8000b8c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b8e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000b98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
 8000ba6:	611a      	str	r2, [r3, #16]
 8000ba8:	615a      	str	r2, [r3, #20]
 8000baa:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	2220      	movs	r2, #32
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f008 fbf0 	bl	8009398 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000bb8:	4b31      	ldr	r3, [pc, #196]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000bba:	4a32      	ldr	r2, [pc, #200]	; (8000c84 <MX_TIM1_Init+0xfc>)
 8000bbc:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8000bbe:	4b30      	ldr	r3, [pc, #192]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8000bca:	4b2d      	ldr	r3, [pc, #180]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000bcc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bd0:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd2:	4b2b      	ldr	r3, [pc, #172]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000bd8:	4b29      	ldr	r3, [pc, #164]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bde:	4b28      	ldr	r3, [pc, #160]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000be4:	4826      	ldr	r0, [pc, #152]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000be6:	f003 fa55 	bl	8004094 <HAL_TIM_OC_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_TIM1_Init+0x6c>
	{
		Error_Handler();
 8000bf0:	f000 f924 	bl	8000e3c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bfc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c00:	4619      	mov	r1, r3
 8000c02:	481f      	ldr	r0, [pc, #124]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000c04:	f003 ff22 	bl	8004a4c <HAL_TIMEx_MasterConfigSynchronization>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_TIM1_Init+0x8a>
	{
		Error_Handler();
 8000c0e:	f000 f915 	bl	8000e3c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000c12:	2300      	movs	r3, #0
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c22:	2300      	movs	r3, #0
 8000c24:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c26:	2300      	movs	r3, #0
 8000c28:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c32:	2200      	movs	r2, #0
 8000c34:	4619      	mov	r1, r3
 8000c36:	4812      	ldr	r0, [pc, #72]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000c38:	f003 fbd2 	bl	80043e0 <HAL_TIM_OC_ConfigChannel>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_TIM1_Init+0xbe>
	{
		Error_Handler();
 8000c42:	f000 f8fb 	bl	8000e3c <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c5e:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c60:	2300      	movs	r3, #0
 8000c62:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	4619      	mov	r1, r3
 8000c68:	4805      	ldr	r0, [pc, #20]	; (8000c80 <MX_TIM1_Init+0xf8>)
 8000c6a:	f003 ff4d 	bl	8004b08 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_TIM1_Init+0xf0>
	{
		Error_Handler();
 8000c74:	f000 f8e2 	bl	8000e3c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8000c78:	bf00      	nop
 8000c7a:	3748      	adds	r7, #72	; 0x48
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	200002f8 	.word	0x200002f8
 8000c84:	40012c00 	.word	0x40012c00

08000c88 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b08a      	sub	sp, #40	; 0x28
 8000c8c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c8e:	f107 0320 	add.w	r3, r7, #32
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000c98:	1d3b      	adds	r3, r7, #4
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
 8000ca4:	611a      	str	r2, [r3, #16]
 8000ca6:	615a      	str	r2, [r3, #20]
 8000ca8:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8000caa:	4b21      	ldr	r3, [pc, #132]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000cac:	4a21      	ldr	r2, [pc, #132]	; (8000d34 <MX_TIM4_Init+0xac>)
 8000cae:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 48000;
 8000cb0:	4b1f      	ldr	r3, [pc, #124]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000cb2:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000cb6:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb8:	4b1d      	ldr	r3, [pc, #116]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1000;
 8000cbe:	4b1c      	ldr	r3, [pc, #112]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000cc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cc4:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cc6:	4b1a      	ldr	r3, [pc, #104]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ccc:	4b18      	ldr	r3, [pc, #96]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000cd2:	4817      	ldr	r0, [pc, #92]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000cd4:	f003 fa2d 	bl	8004132 <HAL_TIM_PWM_Init>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_TIM4_Init+0x5a>
	{
		Error_Handler();
 8000cde:	f000 f8ad 	bl	8000e3c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cea:	f107 0320 	add.w	r3, r7, #32
 8000cee:	4619      	mov	r1, r3
 8000cf0:	480f      	ldr	r0, [pc, #60]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000cf2:	f003 feab 	bl	8004a4c <HAL_TIMEx_MasterConfigSynchronization>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM4_Init+0x78>
	{
		Error_Handler();
 8000cfc:	f000 f89e 	bl	8000e3c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d00:	2360      	movs	r3, #96	; 0x60
 8000d02:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2200      	movs	r2, #0
 8000d14:	4619      	mov	r1, r3
 8000d16:	4806      	ldr	r0, [pc, #24]	; (8000d30 <MX_TIM4_Init+0xa8>)
 8000d18:	f003 fbbe 	bl	8004498 <HAL_TIM_PWM_ConfigChannel>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_TIM4_Init+0x9e>
	{
		Error_Handler();
 8000d22:	f000 f88b 	bl	8000e3c <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8000d26:	bf00      	nop
 8000d28:	3728      	adds	r7, #40	; 0x28
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000340 	.word	0x20000340
 8000d34:	40000800 	.word	0x40000800

08000d38 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b088      	sub	sp, #32
 8000d3c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3e:	f107 0310 	add.w	r3, r7, #16
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
 8000d4a:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000d4c:	4b37      	ldr	r3, [pc, #220]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a36      	ldr	r2, [pc, #216]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d52:	f043 0310 	orr.w	r3, r3, #16
 8000d56:	6193      	str	r3, [r2, #24]
 8000d58:	4b34      	ldr	r3, [pc, #208]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	f003 0310 	and.w	r3, r3, #16
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000d64:	4b31      	ldr	r3, [pc, #196]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	4a30      	ldr	r2, [pc, #192]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d6a:	f043 0320 	orr.w	r3, r3, #32
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b2e      	ldr	r3, [pc, #184]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f003 0320 	and.w	r3, r3, #32
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7c:	4b2b      	ldr	r3, [pc, #172]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a2a      	ldr	r2, [pc, #168]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d82:	f043 0304 	orr.w	r3, r3, #4
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b28      	ldr	r3, [pc, #160]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f003 0304 	and.w	r3, r3, #4
 8000d90:	607b      	str	r3, [r7, #4]
 8000d92:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d94:	4b25      	ldr	r3, [pc, #148]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	4a24      	ldr	r2, [pc, #144]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000d9a:	f043 0308 	orr.w	r3, r3, #8
 8000d9e:	6193      	str	r3, [r2, #24]
 8000da0:	4b22      	ldr	r3, [pc, #136]	; (8000e2c <MX_GPIO_Init+0xf4>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	f003 0308 	and.w	r3, r3, #8
 8000da8:	603b      	str	r3, [r7, #0]
 8000daa:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000db2:	481f      	ldr	r0, [pc, #124]	; (8000e30 <MX_GPIO_Init+0xf8>)
 8000db4:	f000 fc7a 	bl	80016ac <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(nOE_GPIO_Port, nOE_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2110      	movs	r1, #16
 8000dbc:	481d      	ldr	r0, [pc, #116]	; (8000e34 <MX_GPIO_Init+0xfc>)
 8000dbe:	f000 fc75 	bl	80016ac <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, A_Pin|B_Pin, GPIO_PIN_RESET);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2103      	movs	r1, #3
 8000dc6:	481c      	ldr	r0, [pc, #112]	; (8000e38 <MX_GPIO_Init+0x100>)
 8000dc8:	f000 fc70 	bl	80016ac <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000dcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dd0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dde:	f107 0310 	add.w	r3, r7, #16
 8000de2:	4619      	mov	r1, r3
 8000de4:	4812      	ldr	r0, [pc, #72]	; (8000e30 <MX_GPIO_Init+0xf8>)
 8000de6:	f000 fadd 	bl	80013a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : nOE_Pin */
	GPIO_InitStruct.Pin = nOE_Pin;
 8000dea:	2310      	movs	r3, #16
 8000dec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dee:	2301      	movs	r3, #1
 8000df0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df6:	2302      	movs	r3, #2
 8000df8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(nOE_GPIO_Port, &GPIO_InitStruct);
 8000dfa:	f107 0310 	add.w	r3, r7, #16
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480c      	ldr	r0, [pc, #48]	; (8000e34 <MX_GPIO_Init+0xfc>)
 8000e02:	f000 facf 	bl	80013a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : A_Pin B_Pin */
	GPIO_InitStruct.Pin = A_Pin|B_Pin;
 8000e06:	2303      	movs	r3, #3
 8000e08:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2302      	movs	r3, #2
 8000e14:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e16:	f107 0310 	add.w	r3, r7, #16
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4806      	ldr	r0, [pc, #24]	; (8000e38 <MX_GPIO_Init+0x100>)
 8000e1e:	f000 fac1 	bl	80013a4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000e22:	bf00      	nop
 8000e24:	3720      	adds	r7, #32
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	40011000 	.word	0x40011000
 8000e34:	40010800 	.word	0x40010800
 8000e38:	40010c00 	.word	0x40010c00

08000e3c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e40:	b672      	cpsid	i
}
 8000e42:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000e44:	e7fe      	b.n	8000e44 <Error_Handler+0x8>
	...

08000e48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e4e:	4b15      	ldr	r3, [pc, #84]	; (8000ea4 <HAL_MspInit+0x5c>)
 8000e50:	699b      	ldr	r3, [r3, #24]
 8000e52:	4a14      	ldr	r2, [pc, #80]	; (8000ea4 <HAL_MspInit+0x5c>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	6193      	str	r3, [r2, #24]
 8000e5a:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <HAL_MspInit+0x5c>)
 8000e5c:	699b      	ldr	r3, [r3, #24]
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	60bb      	str	r3, [r7, #8]
 8000e64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e66:	4b0f      	ldr	r3, [pc, #60]	; (8000ea4 <HAL_MspInit+0x5c>)
 8000e68:	69db      	ldr	r3, [r3, #28]
 8000e6a:	4a0e      	ldr	r2, [pc, #56]	; (8000ea4 <HAL_MspInit+0x5c>)
 8000e6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e70:	61d3      	str	r3, [r2, #28]
 8000e72:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <HAL_MspInit+0x5c>)
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <HAL_MspInit+0x60>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	4a04      	ldr	r2, [pc, #16]	; (8000ea8 <HAL_MspInit+0x60>)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	40010000 	.word	0x40010000

08000eac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b088      	sub	sp, #32
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb4:	f107 0310 	add.w	r3, r7, #16
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a1b      	ldr	r2, [pc, #108]	; (8000f34 <HAL_SPI_MspInit+0x88>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d12f      	bne.n	8000f2c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ecc:	4b1a      	ldr	r3, [pc, #104]	; (8000f38 <HAL_SPI_MspInit+0x8c>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	4a19      	ldr	r2, [pc, #100]	; (8000f38 <HAL_SPI_MspInit+0x8c>)
 8000ed2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ed6:	6193      	str	r3, [r2, #24]
 8000ed8:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <HAL_SPI_MspInit+0x8c>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee4:	4b14      	ldr	r3, [pc, #80]	; (8000f38 <HAL_SPI_MspInit+0x8c>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	4a13      	ldr	r2, [pc, #76]	; (8000f38 <HAL_SPI_MspInit+0x8c>)
 8000eea:	f043 0304 	orr.w	r3, r3, #4
 8000eee:	6193      	str	r3, [r2, #24]
 8000ef0:	4b11      	ldr	r3, [pc, #68]	; (8000f38 <HAL_SPI_MspInit+0x8c>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	f003 0304 	and.w	r3, r3, #4
 8000ef8:	60bb      	str	r3, [r7, #8]
 8000efa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000efc:	23a0      	movs	r3, #160	; 0xa0
 8000efe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f04:	2303      	movs	r3, #3
 8000f06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f08:	f107 0310 	add.w	r3, r7, #16
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	480b      	ldr	r0, [pc, #44]	; (8000f3c <HAL_SPI_MspInit+0x90>)
 8000f10:	f000 fa48 	bl	80013a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCLK_Pin;
 8000f14:	2340      	movs	r3, #64	; 0x40
 8000f16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SCLK_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 0310 	add.w	r3, r7, #16
 8000f24:	4619      	mov	r1, r3
 8000f26:	4805      	ldr	r0, [pc, #20]	; (8000f3c <HAL_SPI_MspInit+0x90>)
 8000f28:	f000 fa3c 	bl	80013a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f2c:	bf00      	nop
 8000f2e:	3720      	adds	r7, #32
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40013000 	.word	0x40013000
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	40010800 	.word	0x40010800

08000f40 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a09      	ldr	r2, [pc, #36]	; (8000f74 <HAL_TIM_OC_MspInit+0x34>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d10b      	bne.n	8000f6a <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <HAL_TIM_OC_MspInit+0x38>)
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	4a08      	ldr	r2, [pc, #32]	; (8000f78 <HAL_TIM_OC_MspInit+0x38>)
 8000f58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f5c:	6193      	str	r3, [r2, #24]
 8000f5e:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <HAL_TIM_OC_MspInit+0x38>)
 8000f60:	699b      	ldr	r3, [r3, #24]
 8000f62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000f6a:	bf00      	nop
 8000f6c:	3714      	adds	r7, #20
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr
 8000f74:	40012c00 	.word	0x40012c00
 8000f78:	40021000 	.word	0x40021000

08000f7c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a0d      	ldr	r2, [pc, #52]	; (8000fc0 <HAL_TIM_PWM_MspInit+0x44>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d113      	bne.n	8000fb6 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <HAL_TIM_PWM_MspInit+0x48>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	4a0c      	ldr	r2, [pc, #48]	; (8000fc4 <HAL_TIM_PWM_MspInit+0x48>)
 8000f94:	f043 0304 	orr.w	r3, r3, #4
 8000f98:	61d3      	str	r3, [r2, #28]
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <HAL_TIM_PWM_MspInit+0x48>)
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	f003 0304 	and.w	r3, r3, #4
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2100      	movs	r1, #0
 8000faa:	201e      	movs	r0, #30
 8000fac:	f000 f9c3 	bl	8001336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000fb0:	201e      	movs	r0, #30
 8000fb2:	f000 f9dc 	bl	800136e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40000800 	.word	0x40000800
 8000fc4:	40021000 	.word	0x40021000

08000fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8000fcc:	e7fe      	b.n	8000fcc <NMI_Handler+0x4>

08000fce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <HardFault_Handler+0x4>

08000fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <MemManage_Handler+0x4>

08000fda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fde:	e7fe      	b.n	8000fde <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr

08000ff2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr

08000ffe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	bc80      	pop	{r7}
 8001008:	4770      	bx	lr

0800100a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800100e:	f000 f89f 	bl	8001150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800101c:	4802      	ldr	r0, [pc, #8]	; (8001028 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800101e:	f000 fc9b 	bl	8001958 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000107c 	.word	0x2000107c

0800102c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800102c:	b598      	push	{r3, r4, r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001030:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001034:	480a      	ldr	r0, [pc, #40]	; (8001060 <TIM4_IRQHandler+0x34>)
 8001036:	f000 fb51 	bl	80016dc <HAL_GPIO_TogglePin>
	CDC_Transmit_FS((uint8_t *) heartbeat, strlen(heartbeat));
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <TIM4_IRQHandler+0x38>)
 800103c:	681c      	ldr	r4, [r3, #0]
 800103e:	4b09      	ldr	r3, [pc, #36]	; (8001064 <TIM4_IRQHandler+0x38>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff f882 	bl	800014c <strlen>
 8001048:	4603      	mov	r3, r0
 800104a:	b29b      	uxth	r3, r3
 800104c:	4619      	mov	r1, r3
 800104e:	4620      	mov	r0, r4
 8001050:	f007 fd92 	bl	8008b78 <CDC_Transmit_FS>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001054:	4804      	ldr	r0, [pc, #16]	; (8001068 <TIM4_IRQHandler+0x3c>)
 8001056:	f003 f8bb 	bl	80041d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	bd98      	pop	{r3, r4, r7, pc}
 800105e:	bf00      	nop
 8001060:	40011000 	.word	0x40011000
 8001064:	20000004 	.word	0x20000004
 8001068:	20000340 	.word	0x20000340

0800106c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001078:	f7ff fff8 	bl	800106c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800107c:	480b      	ldr	r0, [pc, #44]	; (80010ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800107e:	490c      	ldr	r1, [pc, #48]	; (80010b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001080:	4a0c      	ldr	r2, [pc, #48]	; (80010b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001084:	e002      	b.n	800108c <LoopCopyDataInit>

08001086 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001086:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001088:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800108a:	3304      	adds	r3, #4

0800108c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800108c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800108e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001090:	d3f9      	bcc.n	8001086 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001092:	4a09      	ldr	r2, [pc, #36]	; (80010b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001094:	4c09      	ldr	r4, [pc, #36]	; (80010bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001096:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001098:	e001      	b.n	800109e <LoopFillZerobss>

0800109a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800109a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800109c:	3204      	adds	r2, #4

0800109e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800109e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a0:	d3fb      	bcc.n	800109a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010a2:	f008 f947 	bl	8009334 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010a6:	f7ff fc1f 	bl	80008e8 <main>
  bx lr
 80010aa:	4770      	bx	lr
  ldr r0, =_sdata
 80010ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b0:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 80010b4:	0800943c 	.word	0x0800943c
  ldr r2, =_sbss
 80010b8:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 80010bc:	2000158c 	.word	0x2000158c

080010c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c0:	e7fe      	b.n	80010c0 <ADC1_2_IRQHandler>
	...

080010c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c8:	4b08      	ldr	r3, [pc, #32]	; (80010ec <HAL_Init+0x28>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a07      	ldr	r2, [pc, #28]	; (80010ec <HAL_Init+0x28>)
 80010ce:	f043 0310 	orr.w	r3, r3, #16
 80010d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d4:	2003      	movs	r0, #3
 80010d6:	f000 f923 	bl	8001320 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010da:	200f      	movs	r0, #15
 80010dc:	f000 f808 	bl	80010f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e0:	f7ff feb2 	bl	8000e48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40022000 	.word	0x40022000

080010f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <HAL_InitTick+0x54>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <HAL_InitTick+0x58>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001106:	fbb3 f3f1 	udiv	r3, r3, r1
 800110a:	fbb2 f3f3 	udiv	r3, r2, r3
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f93b 	bl	800138a <HAL_SYSTICK_Config>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e00e      	b.n	800113c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b0f      	cmp	r3, #15
 8001122:	d80a      	bhi.n	800113a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001124:	2200      	movs	r2, #0
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	f04f 30ff 	mov.w	r0, #4294967295
 800112c:	f000 f903 	bl	8001336 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001130:	4a06      	ldr	r2, [pc, #24]	; (800114c <HAL_InitTick+0x5c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001136:	2300      	movs	r3, #0
 8001138:	e000      	b.n	800113c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000008 	.word	0x20000008
 8001148:	20000010 	.word	0x20000010
 800114c:	2000000c 	.word	0x2000000c

08001150 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001154:	4b05      	ldr	r3, [pc, #20]	; (800116c <HAL_IncTick+0x1c>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	461a      	mov	r2, r3
 800115a:	4b05      	ldr	r3, [pc, #20]	; (8001170 <HAL_IncTick+0x20>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4413      	add	r3, r2
 8001160:	4a03      	ldr	r2, [pc, #12]	; (8001170 <HAL_IncTick+0x20>)
 8001162:	6013      	str	r3, [r2, #0]
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	bc80      	pop	{r7}
 800116a:	4770      	bx	lr
 800116c:	20000010 	.word	0x20000010
 8001170:	200003b0 	.word	0x200003b0

08001174 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return uwTick;
 8001178:	4b02      	ldr	r3, [pc, #8]	; (8001184 <HAL_GetTick+0x10>)
 800117a:	681b      	ldr	r3, [r3, #0]
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	200003b0 	.word	0x200003b0

08001188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001198:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <__NVIC_SetPriorityGrouping+0x44>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800119e:	68ba      	ldr	r2, [r7, #8]
 80011a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011a4:	4013      	ands	r3, r2
 80011a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ba:	4a04      	ldr	r2, [pc, #16]	; (80011cc <__NVIC_SetPriorityGrouping+0x44>)
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	60d3      	str	r3, [r2, #12]
}
 80011c0:	bf00      	nop
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bc80      	pop	{r7}
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <__NVIC_GetPriorityGrouping+0x18>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	0a1b      	lsrs	r3, r3, #8
 80011da:	f003 0307 	and.w	r3, r3, #7
}
 80011de:	4618      	mov	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	db0b      	blt.n	8001216 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	f003 021f 	and.w	r2, r3, #31
 8001204:	4906      	ldr	r1, [pc, #24]	; (8001220 <__NVIC_EnableIRQ+0x34>)
 8001206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120a:	095b      	lsrs	r3, r3, #5
 800120c:	2001      	movs	r0, #1
 800120e:	fa00 f202 	lsl.w	r2, r0, r2
 8001212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	bc80      	pop	{r7}
 800121e:	4770      	bx	lr
 8001220:	e000e100 	.word	0xe000e100

08001224 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	6039      	str	r1, [r7, #0]
 800122e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001234:	2b00      	cmp	r3, #0
 8001236:	db0a      	blt.n	800124e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	b2da      	uxtb	r2, r3
 800123c:	490c      	ldr	r1, [pc, #48]	; (8001270 <__NVIC_SetPriority+0x4c>)
 800123e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001242:	0112      	lsls	r2, r2, #4
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	440b      	add	r3, r1
 8001248:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800124c:	e00a      	b.n	8001264 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	b2da      	uxtb	r2, r3
 8001252:	4908      	ldr	r1, [pc, #32]	; (8001274 <__NVIC_SetPriority+0x50>)
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	f003 030f 	and.w	r3, r3, #15
 800125a:	3b04      	subs	r3, #4
 800125c:	0112      	lsls	r2, r2, #4
 800125e:	b2d2      	uxtb	r2, r2
 8001260:	440b      	add	r3, r1
 8001262:	761a      	strb	r2, [r3, #24]
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	bc80      	pop	{r7}
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000e100 	.word	0xe000e100
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001278:	b480      	push	{r7}
 800127a:	b089      	sub	sp, #36	; 0x24
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	f1c3 0307 	rsb	r3, r3, #7
 8001292:	2b04      	cmp	r3, #4
 8001294:	bf28      	it	cs
 8001296:	2304      	movcs	r3, #4
 8001298:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3304      	adds	r3, #4
 800129e:	2b06      	cmp	r3, #6
 80012a0:	d902      	bls.n	80012a8 <NVIC_EncodePriority+0x30>
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	3b03      	subs	r3, #3
 80012a6:	e000      	b.n	80012aa <NVIC_EncodePriority+0x32>
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012ac:	f04f 32ff 	mov.w	r2, #4294967295
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	43da      	mvns	r2, r3
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	401a      	ands	r2, r3
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c0:	f04f 31ff 	mov.w	r1, #4294967295
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ca:	43d9      	mvns	r1, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d0:	4313      	orrs	r3, r2
         );
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3724      	adds	r7, #36	; 0x24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012ec:	d301      	bcc.n	80012f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00f      	b.n	8001312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f2:	4a0a      	ldr	r2, [pc, #40]	; (800131c <SysTick_Config+0x40>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012fa:	210f      	movs	r1, #15
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001300:	f7ff ff90 	bl	8001224 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001304:	4b05      	ldr	r3, [pc, #20]	; (800131c <SysTick_Config+0x40>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130a:	4b04      	ldr	r3, [pc, #16]	; (800131c <SysTick_Config+0x40>)
 800130c:	2207      	movs	r2, #7
 800130e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	e000e010 	.word	0xe000e010

08001320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff2d 	bl	8001188 <__NVIC_SetPriorityGrouping>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	4603      	mov	r3, r0
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
 8001342:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001348:	f7ff ff42 	bl	80011d0 <__NVIC_GetPriorityGrouping>
 800134c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	68b9      	ldr	r1, [r7, #8]
 8001352:	6978      	ldr	r0, [r7, #20]
 8001354:	f7ff ff90 	bl	8001278 <NVIC_EncodePriority>
 8001358:	4602      	mov	r2, r0
 800135a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135e:	4611      	mov	r1, r2
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff5f 	bl	8001224 <__NVIC_SetPriority>
}
 8001366:	bf00      	nop
 8001368:	3718      	adds	r7, #24
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	4603      	mov	r3, r0
 8001376:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ff35 	bl	80011ec <__NVIC_EnableIRQ>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b082      	sub	sp, #8
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff ffa2 	bl	80012dc <SysTick_Config>
 8001398:	4603      	mov	r3, r0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b08b      	sub	sp, #44	; 0x2c
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013ae:	2300      	movs	r3, #0
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013b2:	2300      	movs	r3, #0
 80013b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013b6:	e169      	b.n	800168c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013b8:	2201      	movs	r2, #1
 80013ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	69fa      	ldr	r2, [r7, #28]
 80013c8:	4013      	ands	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	f040 8158 	bne.w	8001686 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	4a9a      	ldr	r2, [pc, #616]	; (8001644 <HAL_GPIO_Init+0x2a0>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d05e      	beq.n	800149e <HAL_GPIO_Init+0xfa>
 80013e0:	4a98      	ldr	r2, [pc, #608]	; (8001644 <HAL_GPIO_Init+0x2a0>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d875      	bhi.n	80014d2 <HAL_GPIO_Init+0x12e>
 80013e6:	4a98      	ldr	r2, [pc, #608]	; (8001648 <HAL_GPIO_Init+0x2a4>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d058      	beq.n	800149e <HAL_GPIO_Init+0xfa>
 80013ec:	4a96      	ldr	r2, [pc, #600]	; (8001648 <HAL_GPIO_Init+0x2a4>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d86f      	bhi.n	80014d2 <HAL_GPIO_Init+0x12e>
 80013f2:	4a96      	ldr	r2, [pc, #600]	; (800164c <HAL_GPIO_Init+0x2a8>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d052      	beq.n	800149e <HAL_GPIO_Init+0xfa>
 80013f8:	4a94      	ldr	r2, [pc, #592]	; (800164c <HAL_GPIO_Init+0x2a8>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d869      	bhi.n	80014d2 <HAL_GPIO_Init+0x12e>
 80013fe:	4a94      	ldr	r2, [pc, #592]	; (8001650 <HAL_GPIO_Init+0x2ac>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d04c      	beq.n	800149e <HAL_GPIO_Init+0xfa>
 8001404:	4a92      	ldr	r2, [pc, #584]	; (8001650 <HAL_GPIO_Init+0x2ac>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d863      	bhi.n	80014d2 <HAL_GPIO_Init+0x12e>
 800140a:	4a92      	ldr	r2, [pc, #584]	; (8001654 <HAL_GPIO_Init+0x2b0>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d046      	beq.n	800149e <HAL_GPIO_Init+0xfa>
 8001410:	4a90      	ldr	r2, [pc, #576]	; (8001654 <HAL_GPIO_Init+0x2b0>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d85d      	bhi.n	80014d2 <HAL_GPIO_Init+0x12e>
 8001416:	2b12      	cmp	r3, #18
 8001418:	d82a      	bhi.n	8001470 <HAL_GPIO_Init+0xcc>
 800141a:	2b12      	cmp	r3, #18
 800141c:	d859      	bhi.n	80014d2 <HAL_GPIO_Init+0x12e>
 800141e:	a201      	add	r2, pc, #4	; (adr r2, 8001424 <HAL_GPIO_Init+0x80>)
 8001420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001424:	0800149f 	.word	0x0800149f
 8001428:	08001479 	.word	0x08001479
 800142c:	0800148b 	.word	0x0800148b
 8001430:	080014cd 	.word	0x080014cd
 8001434:	080014d3 	.word	0x080014d3
 8001438:	080014d3 	.word	0x080014d3
 800143c:	080014d3 	.word	0x080014d3
 8001440:	080014d3 	.word	0x080014d3
 8001444:	080014d3 	.word	0x080014d3
 8001448:	080014d3 	.word	0x080014d3
 800144c:	080014d3 	.word	0x080014d3
 8001450:	080014d3 	.word	0x080014d3
 8001454:	080014d3 	.word	0x080014d3
 8001458:	080014d3 	.word	0x080014d3
 800145c:	080014d3 	.word	0x080014d3
 8001460:	080014d3 	.word	0x080014d3
 8001464:	080014d3 	.word	0x080014d3
 8001468:	08001481 	.word	0x08001481
 800146c:	08001495 	.word	0x08001495
 8001470:	4a79      	ldr	r2, [pc, #484]	; (8001658 <HAL_GPIO_Init+0x2b4>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d013      	beq.n	800149e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001476:	e02c      	b.n	80014d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	623b      	str	r3, [r7, #32]
          break;
 800147e:	e029      	b.n	80014d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	3304      	adds	r3, #4
 8001486:	623b      	str	r3, [r7, #32]
          break;
 8001488:	e024      	b.n	80014d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	3308      	adds	r3, #8
 8001490:	623b      	str	r3, [r7, #32]
          break;
 8001492:	e01f      	b.n	80014d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	330c      	adds	r3, #12
 800149a:	623b      	str	r3, [r7, #32]
          break;
 800149c:	e01a      	b.n	80014d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d102      	bne.n	80014ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014a6:	2304      	movs	r3, #4
 80014a8:	623b      	str	r3, [r7, #32]
          break;
 80014aa:	e013      	b.n	80014d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d105      	bne.n	80014c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014b4:	2308      	movs	r3, #8
 80014b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69fa      	ldr	r2, [r7, #28]
 80014bc:	611a      	str	r2, [r3, #16]
          break;
 80014be:	e009      	b.n	80014d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014c0:	2308      	movs	r3, #8
 80014c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	69fa      	ldr	r2, [r7, #28]
 80014c8:	615a      	str	r2, [r3, #20]
          break;
 80014ca:	e003      	b.n	80014d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014cc:	2300      	movs	r3, #0
 80014ce:	623b      	str	r3, [r7, #32]
          break;
 80014d0:	e000      	b.n	80014d4 <HAL_GPIO_Init+0x130>
          break;
 80014d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	2bff      	cmp	r3, #255	; 0xff
 80014d8:	d801      	bhi.n	80014de <HAL_GPIO_Init+0x13a>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	e001      	b.n	80014e2 <HAL_GPIO_Init+0x13e>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3304      	adds	r3, #4
 80014e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	2bff      	cmp	r3, #255	; 0xff
 80014e8:	d802      	bhi.n	80014f0 <HAL_GPIO_Init+0x14c>
 80014ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	e002      	b.n	80014f6 <HAL_GPIO_Init+0x152>
 80014f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f2:	3b08      	subs	r3, #8
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	210f      	movs	r1, #15
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	fa01 f303 	lsl.w	r3, r1, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	401a      	ands	r2, r3
 8001508:	6a39      	ldr	r1, [r7, #32]
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	fa01 f303 	lsl.w	r3, r1, r3
 8001510:	431a      	orrs	r2, r3
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	2b00      	cmp	r3, #0
 8001520:	f000 80b1 	beq.w	8001686 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001524:	4b4d      	ldr	r3, [pc, #308]	; (800165c <HAL_GPIO_Init+0x2b8>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4a4c      	ldr	r2, [pc, #304]	; (800165c <HAL_GPIO_Init+0x2b8>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6193      	str	r3, [r2, #24]
 8001530:	4b4a      	ldr	r3, [pc, #296]	; (800165c <HAL_GPIO_Init+0x2b8>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800153c:	4a48      	ldr	r2, [pc, #288]	; (8001660 <HAL_GPIO_Init+0x2bc>)
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	3302      	adds	r3, #2
 8001544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001548:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154c:	f003 0303 	and.w	r3, r3, #3
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	220f      	movs	r2, #15
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	43db      	mvns	r3, r3
 800155a:	68fa      	ldr	r2, [r7, #12]
 800155c:	4013      	ands	r3, r2
 800155e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a40      	ldr	r2, [pc, #256]	; (8001664 <HAL_GPIO_Init+0x2c0>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d013      	beq.n	8001590 <HAL_GPIO_Init+0x1ec>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a3f      	ldr	r2, [pc, #252]	; (8001668 <HAL_GPIO_Init+0x2c4>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d00d      	beq.n	800158c <HAL_GPIO_Init+0x1e8>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4a3e      	ldr	r2, [pc, #248]	; (800166c <HAL_GPIO_Init+0x2c8>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d007      	beq.n	8001588 <HAL_GPIO_Init+0x1e4>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a3d      	ldr	r2, [pc, #244]	; (8001670 <HAL_GPIO_Init+0x2cc>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d101      	bne.n	8001584 <HAL_GPIO_Init+0x1e0>
 8001580:	2303      	movs	r3, #3
 8001582:	e006      	b.n	8001592 <HAL_GPIO_Init+0x1ee>
 8001584:	2304      	movs	r3, #4
 8001586:	e004      	b.n	8001592 <HAL_GPIO_Init+0x1ee>
 8001588:	2302      	movs	r3, #2
 800158a:	e002      	b.n	8001592 <HAL_GPIO_Init+0x1ee>
 800158c:	2301      	movs	r3, #1
 800158e:	e000      	b.n	8001592 <HAL_GPIO_Init+0x1ee>
 8001590:	2300      	movs	r3, #0
 8001592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001594:	f002 0203 	and.w	r2, r2, #3
 8001598:	0092      	lsls	r2, r2, #2
 800159a:	4093      	lsls	r3, r2
 800159c:	68fa      	ldr	r2, [r7, #12]
 800159e:	4313      	orrs	r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015a2:	492f      	ldr	r1, [pc, #188]	; (8001660 <HAL_GPIO_Init+0x2bc>)
 80015a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a6:	089b      	lsrs	r3, r3, #2
 80015a8:	3302      	adds	r3, #2
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d006      	beq.n	80015ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015bc:	4b2d      	ldr	r3, [pc, #180]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 80015be:	689a      	ldr	r2, [r3, #8]
 80015c0:	492c      	ldr	r1, [pc, #176]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 80015c2:	69bb      	ldr	r3, [r7, #24]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	608b      	str	r3, [r1, #8]
 80015c8:	e006      	b.n	80015d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015ca:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	43db      	mvns	r3, r3
 80015d2:	4928      	ldr	r1, [pc, #160]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 80015d4:	4013      	ands	r3, r2
 80015d6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d006      	beq.n	80015f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015e4:	4b23      	ldr	r3, [pc, #140]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 80015e6:	68da      	ldr	r2, [r3, #12]
 80015e8:	4922      	ldr	r1, [pc, #136]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	60cb      	str	r3, [r1, #12]
 80015f0:	e006      	b.n	8001600 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015f2:	4b20      	ldr	r3, [pc, #128]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	43db      	mvns	r3, r3
 80015fa:	491e      	ldr	r1, [pc, #120]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 80015fc:	4013      	ands	r3, r2
 80015fe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d006      	beq.n	800161a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800160c:	4b19      	ldr	r3, [pc, #100]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	4918      	ldr	r1, [pc, #96]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	4313      	orrs	r3, r2
 8001616:	604b      	str	r3, [r1, #4]
 8001618:	e006      	b.n	8001628 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800161a:	4b16      	ldr	r3, [pc, #88]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	43db      	mvns	r3, r3
 8001622:	4914      	ldr	r1, [pc, #80]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 8001624:	4013      	ands	r3, r2
 8001626:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d021      	beq.n	8001678 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001634:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	490e      	ldr	r1, [pc, #56]	; (8001674 <HAL_GPIO_Init+0x2d0>)
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	4313      	orrs	r3, r2
 800163e:	600b      	str	r3, [r1, #0]
 8001640:	e021      	b.n	8001686 <HAL_GPIO_Init+0x2e2>
 8001642:	bf00      	nop
 8001644:	10320000 	.word	0x10320000
 8001648:	10310000 	.word	0x10310000
 800164c:	10220000 	.word	0x10220000
 8001650:	10210000 	.word	0x10210000
 8001654:	10120000 	.word	0x10120000
 8001658:	10110000 	.word	0x10110000
 800165c:	40021000 	.word	0x40021000
 8001660:	40010000 	.word	0x40010000
 8001664:	40010800 	.word	0x40010800
 8001668:	40010c00 	.word	0x40010c00
 800166c:	40011000 	.word	0x40011000
 8001670:	40011400 	.word	0x40011400
 8001674:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001678:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <HAL_GPIO_Init+0x304>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	43db      	mvns	r3, r3
 8001680:	4909      	ldr	r1, [pc, #36]	; (80016a8 <HAL_GPIO_Init+0x304>)
 8001682:	4013      	ands	r3, r2
 8001684:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001688:	3301      	adds	r3, #1
 800168a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001692:	fa22 f303 	lsr.w	r3, r2, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	f47f ae8e 	bne.w	80013b8 <HAL_GPIO_Init+0x14>
  }
}
 800169c:	bf00      	nop
 800169e:	bf00      	nop
 80016a0:	372c      	adds	r7, #44	; 0x2c
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr
 80016a8:	40010400 	.word	0x40010400

080016ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	807b      	strh	r3, [r7, #2]
 80016b8:	4613      	mov	r3, r2
 80016ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016bc:	787b      	ldrb	r3, [r7, #1]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016c2:	887a      	ldrh	r2, [r7, #2]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016c8:	e003      	b.n	80016d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016ca:	887b      	ldrh	r3, [r7, #2]
 80016cc:	041a      	lsls	r2, r3, #16
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	611a      	str	r2, [r3, #16]
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	460b      	mov	r3, r1
 80016e6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016ee:	887a      	ldrh	r2, [r7, #2]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4013      	ands	r3, r2
 80016f4:	041a      	lsls	r2, r3, #16
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	43d9      	mvns	r1, r3
 80016fa:	887b      	ldrh	r3, [r7, #2]
 80016fc:	400b      	ands	r3, r1
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	611a      	str	r2, [r3, #16]
}
 8001704:	bf00      	nop
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr

0800170e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800170e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001710:	b08b      	sub	sp, #44	; 0x2c
 8001712:	af06      	add	r7, sp, #24
 8001714:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d101      	bne.n	8001720 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e0f1      	b.n	8001904 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	d106      	bne.n	800173a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f007 fb53 	bl	8008de0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2203      	movs	r2, #3
 800173e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4618      	mov	r0, r3
 8001748:	f003 fa67 	bl	8004c1a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	603b      	str	r3, [r7, #0]
 8001752:	687e      	ldr	r6, [r7, #4]
 8001754:	466d      	mov	r5, sp
 8001756:	f106 0410 	add.w	r4, r6, #16
 800175a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800175c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800175e:	6823      	ldr	r3, [r4, #0]
 8001760:	602b      	str	r3, [r5, #0]
 8001762:	1d33      	adds	r3, r6, #4
 8001764:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001766:	6838      	ldr	r0, [r7, #0]
 8001768:	f003 fa31 	bl	8004bce <USB_CoreInit>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d005      	beq.n	800177e <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2202      	movs	r2, #2
 8001776:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e0c2      	b.n	8001904 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2100      	movs	r1, #0
 8001784:	4618      	mov	r0, r3
 8001786:	f003 fa62 	bl	8004c4e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800178a:	2300      	movs	r3, #0
 800178c:	73fb      	strb	r3, [r7, #15]
 800178e:	e040      	b.n	8001812 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	6879      	ldr	r1, [r7, #4]
 8001794:	1c5a      	adds	r2, r3, #1
 8001796:	4613      	mov	r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	4413      	add	r3, r2
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	440b      	add	r3, r1
 80017a0:	3301      	adds	r3, #1
 80017a2:	2201      	movs	r2, #1
 80017a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80017a6:	7bfb      	ldrb	r3, [r7, #15]
 80017a8:	6879      	ldr	r1, [r7, #4]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	4613      	mov	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	440b      	add	r3, r1
 80017b6:	7bfa      	ldrb	r2, [r7, #15]
 80017b8:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80017ba:	7bfb      	ldrb	r3, [r7, #15]
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	440b      	add	r3, r1
 80017ca:	3303      	adds	r3, #3
 80017cc:	2200      	movs	r2, #0
 80017ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80017d0:	7bfa      	ldrb	r2, [r7, #15]
 80017d2:	6879      	ldr	r1, [r7, #4]
 80017d4:	4613      	mov	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	440b      	add	r3, r1
 80017de:	3338      	adds	r3, #56	; 0x38
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80017e4:	7bfa      	ldrb	r2, [r7, #15]
 80017e6:	6879      	ldr	r1, [r7, #4]
 80017e8:	4613      	mov	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4413      	add	r3, r2
 80017ee:	00db      	lsls	r3, r3, #3
 80017f0:	440b      	add	r3, r1
 80017f2:	333c      	adds	r3, #60	; 0x3c
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80017f8:	7bfa      	ldrb	r2, [r7, #15]
 80017fa:	6879      	ldr	r1, [r7, #4]
 80017fc:	4613      	mov	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	440b      	add	r3, r1
 8001806:	3340      	adds	r3, #64	; 0x40
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	3301      	adds	r3, #1
 8001810:	73fb      	strb	r3, [r7, #15]
 8001812:	7bfa      	ldrb	r2, [r7, #15]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3b9      	bcc.n	8001790 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800181c:	2300      	movs	r3, #0
 800181e:	73fb      	strb	r3, [r7, #15]
 8001820:	e044      	b.n	80018ac <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001822:	7bfa      	ldrb	r2, [r7, #15]
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	4613      	mov	r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001838:	7bfa      	ldrb	r2, [r7, #15]
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	440b      	add	r3, r1
 8001846:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800184a:	7bfa      	ldrb	r2, [r7, #15]
 800184c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800184e:	7bfa      	ldrb	r2, [r7, #15]
 8001850:	6879      	ldr	r1, [r7, #4]
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	00db      	lsls	r3, r3, #3
 800185a:	440b      	add	r3, r1
 800185c:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001860:	2200      	movs	r2, #0
 8001862:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001864:	7bfa      	ldrb	r2, [r7, #15]
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	4613      	mov	r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	4413      	add	r3, r2
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	440b      	add	r3, r1
 8001872:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800187a:	7bfa      	ldrb	r2, [r7, #15]
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	4613      	mov	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	440b      	add	r3, r1
 8001888:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001890:	7bfa      	ldrb	r2, [r7, #15]
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	440b      	add	r3, r1
 800189e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	3301      	adds	r3, #1
 80018aa:	73fb      	strb	r3, [r7, #15]
 80018ac:	7bfa      	ldrb	r2, [r7, #15]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d3b5      	bcc.n	8001822 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	603b      	str	r3, [r7, #0]
 80018bc:	687e      	ldr	r6, [r7, #4]
 80018be:	466d      	mov	r5, sp
 80018c0:	f106 0410 	add.w	r4, r6, #16
 80018c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018c8:	6823      	ldr	r3, [r4, #0]
 80018ca:	602b      	str	r3, [r5, #0]
 80018cc:	1d33      	adds	r3, r6, #4
 80018ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018d0:	6838      	ldr	r0, [r7, #0]
 80018d2:	f003 f9c8 	bl	8004c66 <USB_DevInit>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d005      	beq.n	80018e8 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2202      	movs	r2, #2
 80018e0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e00d      	b.n	8001904 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f005 fc4a 	bl	8007196 <USB_DevDisconnect>

  return HAL_OK;
 8001902:	2300      	movs	r3, #0
}
 8001904:	4618      	mov	r0, r3
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800190c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800191a:	2b01      	cmp	r3, #1
 800191c:	d101      	bne.n	8001922 <HAL_PCD_Start+0x16>
 800191e:	2302      	movs	r3, #2
 8001920:	e016      	b.n	8001950 <HAL_PCD_Start+0x44>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f003 f95d 	bl	8004bee <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001934:	2101      	movs	r1, #1
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f007 fcc5 	bl	80092c6 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f005 fc1e 	bl	8007182 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800194e:	2300      	movs	r3, #0
}
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f005 fc20 	bl	80071aa <USB_ReadInterrupts>
 800196a:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 fb1b 	bl	8001fb2 <PCD_EP_ISR_Handler>

    return;
 800197c:	e119      	b.n	8001bb2 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001984:	2b00      	cmp	r3, #0
 8001986:	d013      	beq.n	80019b0 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001990:	b29a      	uxth	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800199a:	b292      	uxth	r2, r2
 800199c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f007 fa98 	bl	8008ed6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80019a6:	2100      	movs	r1, #0
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 f905 	bl	8001bb8 <HAL_PCD_SetAddress>

    return;
 80019ae:	e100      	b.n	8001bb2 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00c      	beq.n	80019d4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019c2:	b29a      	uxth	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80019cc:	b292      	uxth	r2, r2
 80019ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80019d2:	e0ee      	b.n	8001bb2 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00c      	beq.n	80019f8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80019f0:	b292      	uxth	r2, r2
 80019f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80019f6:	e0dc      	b.n	8001bb2 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d027      	beq.n	8001a52 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f022 0204 	bic.w	r2, r2, #4
 8001a14:	b292      	uxth	r2, r2
 8001a16:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f022 0208 	bic.w	r2, r2, #8
 8001a2c:	b292      	uxth	r2, r2
 8001a2e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f007 fa88 	bl	8008f48 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001a4a:	b292      	uxth	r2, r2
 8001a4c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8001a50:	e0af      	b.n	8001bb2 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	f000 8083 	beq.w	8001b64 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001a5e:	2300      	movs	r3, #0
 8001a60:	77fb      	strb	r3, [r7, #31]
 8001a62:	e010      	b.n	8001a86 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	7ffb      	ldrb	r3, [r7, #31]
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	441a      	add	r2, r3
 8001a70:	7ffb      	ldrb	r3, [r7, #31]
 8001a72:	8812      	ldrh	r2, [r2, #0]
 8001a74:	b292      	uxth	r2, r2
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	3320      	adds	r3, #32
 8001a7a:	443b      	add	r3, r7
 8001a7c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001a80:	7ffb      	ldrb	r3, [r7, #31]
 8001a82:	3301      	adds	r3, #1
 8001a84:	77fb      	strb	r3, [r7, #31]
 8001a86:	7ffb      	ldrb	r3, [r7, #31]
 8001a88:	2b07      	cmp	r3, #7
 8001a8a:	d9eb      	bls.n	8001a64 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f042 0201 	orr.w	r2, r2, #1
 8001a9e:	b292      	uxth	r2, r2
 8001aa0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f022 0201 	bic.w	r2, r2, #1
 8001ab6:	b292      	uxth	r2, r2
 8001ab8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001abc:	bf00      	nop
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d0f6      	beq.n	8001abe <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ae2:	b292      	uxth	r2, r2
 8001ae4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001ae8:	2300      	movs	r3, #0
 8001aea:	77fb      	strb	r3, [r7, #31]
 8001aec:	e00f      	b.n	8001b0e <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001aee:	7ffb      	ldrb	r3, [r7, #31]
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	6812      	ldr	r2, [r2, #0]
 8001af4:	4611      	mov	r1, r2
 8001af6:	7ffa      	ldrb	r2, [r7, #31]
 8001af8:	0092      	lsls	r2, r2, #2
 8001afa:	440a      	add	r2, r1
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	3320      	adds	r3, #32
 8001b00:	443b      	add	r3, r7
 8001b02:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001b06:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001b08:	7ffb      	ldrb	r3, [r7, #31]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	77fb      	strb	r3, [r7, #31]
 8001b0e:	7ffb      	ldrb	r3, [r7, #31]
 8001b10:	2b07      	cmp	r3, #7
 8001b12:	d9ec      	bls.n	8001aee <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0208 	orr.w	r2, r2, #8
 8001b26:	b292      	uxth	r2, r2
 8001b28:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b3e:	b292      	uxth	r2, r2
 8001b40:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 0204 	orr.w	r2, r2, #4
 8001b56:	b292      	uxth	r2, r2
 8001b58:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f007 f9d9 	bl	8008f14 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001b62:	e026      	b.n	8001bb2 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d00f      	beq.n	8001b8e <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b76:	b29a      	uxth	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001b80:	b292      	uxth	r2, r2
 8001b82:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f007 f997 	bl	8008eba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001b8c:	e011      	b.n	8001bb2 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d00c      	beq.n	8001bb2 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001baa:	b292      	uxth	r2, r2
 8001bac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8001bb0:	bf00      	nop
  }
}
 8001bb2:	3720      	adds	r7, #32
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d101      	bne.n	8001bd2 <HAL_PCD_SetAddress+0x1a>
 8001bce:	2302      	movs	r3, #2
 8001bd0:	e013      	b.n	8001bfa <HAL_PCD_SetAddress+0x42>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	78fa      	ldrb	r2, [r7, #3]
 8001bde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	78fa      	ldrb	r2, [r7, #3]
 8001be8:	4611      	mov	r1, r2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f005 fab6 	bl	800715c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b084      	sub	sp, #16
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
 8001c0a:	4608      	mov	r0, r1
 8001c0c:	4611      	mov	r1, r2
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4603      	mov	r3, r0
 8001c12:	70fb      	strb	r3, [r7, #3]
 8001c14:	460b      	mov	r3, r1
 8001c16:	803b      	strh	r3, [r7, #0]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	da0e      	bge.n	8001c46 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c28:	78fb      	ldrb	r3, [r7, #3]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	1c5a      	adds	r2, r3, #1
 8001c30:	4613      	mov	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4413      	add	r3, r2
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2201      	movs	r2, #1
 8001c42:	705a      	strb	r2, [r3, #1]
 8001c44:	e00e      	b.n	8001c64 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c46:	78fb      	ldrb	r3, [r7, #3]
 8001c48:	f003 0207 	and.w	r2, r3, #7
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2200      	movs	r2, #0
 8001c62:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001c64:	78fb      	ldrb	r3, [r7, #3]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001c70:	883a      	ldrh	r2, [r7, #0]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	78ba      	ldrb	r2, [r7, #2]
 8001c7a:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001c7c:	78bb      	ldrb	r3, [r7, #2]
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d102      	bne.n	8001c88 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2200      	movs	r2, #0
 8001c86:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d101      	bne.n	8001c96 <HAL_PCD_EP_Open+0x94>
 8001c92:	2302      	movs	r3, #2
 8001c94:	e00e      	b.n	8001cb4 <HAL_PCD_EP_Open+0xb2>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68f9      	ldr	r1, [r7, #12]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f002 ffff 	bl	8004ca8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8001cb2:	7afb      	ldrb	r3, [r7, #11]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001cc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	da0e      	bge.n	8001cee <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cd0:	78fb      	ldrb	r3, [r7, #3]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	4613      	mov	r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4413      	add	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	705a      	strb	r2, [r3, #1]
 8001cec:	e00e      	b.n	8001d0c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001cee:	78fb      	ldrb	r3, [r7, #3]
 8001cf0:	f003 0207 	and.w	r2, r3, #7
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	4413      	add	r3, r2
 8001d04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d0c:	78fb      	ldrb	r3, [r7, #3]
 8001d0e:	f003 0307 	and.w	r3, r3, #7
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d101      	bne.n	8001d26 <HAL_PCD_EP_Close+0x6a>
 8001d22:	2302      	movs	r3, #2
 8001d24:	e00e      	b.n	8001d44 <HAL_PCD_EP_Close+0x88>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68f9      	ldr	r1, [r7, #12]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f003 fb77 	bl	8005428 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8001d42:	2300      	movs	r3, #0
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	607a      	str	r2, [r7, #4]
 8001d56:	603b      	str	r3, [r7, #0]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d5c:	7afb      	ldrb	r3, [r7, #11]
 8001d5e:	f003 0207 	and.w	r2, r3, #7
 8001d62:	4613      	mov	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	4413      	add	r3, r2
 8001d72:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	683a      	ldr	r2, [r7, #0]
 8001d7e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	2200      	movs	r2, #0
 8001d84:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d8c:	7afb      	ldrb	r3, [r7, #11]
 8001d8e:	f003 0307 	and.w	r3, r3, #7
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6979      	ldr	r1, [r7, #20]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f003 fd2e 	bl	8005800 <USB_EPStartXfer>

  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3718      	adds	r7, #24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001dae:	b480      	push	{r7}
 8001db0:	b083      	sub	sp, #12
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
 8001db6:	460b      	mov	r3, r1
 8001db8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001dba:	78fb      	ldrb	r3, [r7, #3]
 8001dbc:	f003 0207 	and.w	r2, r3, #7
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	4413      	add	r3, r2
 8001dc8:	00db      	lsls	r3, r3, #3
 8001dca:	440b      	add	r3, r1
 8001dcc:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001dd0:	681b      	ldr	r3, [r3, #0]
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr

08001ddc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	607a      	str	r2, [r7, #4]
 8001de6:	603b      	str	r3, [r7, #0]
 8001de8:	460b      	mov	r3, r1
 8001dea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dec:	7afb      	ldrb	r3, [r7, #11]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	4613      	mov	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	4413      	add	r3, r2
 8001e00:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	2201      	movs	r2, #1
 8001e12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	683a      	ldr	r2, [r7, #0]
 8001e1a:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	2201      	movs	r2, #1
 8001e26:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e28:	7afb      	ldrb	r3, [r7, #11]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6979      	ldr	r1, [r7, #20]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f003 fce0 	bl	8005800 <USB_EPStartXfer>

  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b084      	sub	sp, #16
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	460b      	mov	r3, r1
 8001e54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001e56:	78fb      	ldrb	r3, [r7, #3]
 8001e58:	f003 0207 	and.w	r2, r3, #7
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d901      	bls.n	8001e68 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e04c      	b.n	8001f02 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	da0e      	bge.n	8001e8e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e70:	78fb      	ldrb	r3, [r7, #3]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	1c5a      	adds	r2, r3, #1
 8001e78:	4613      	mov	r3, r2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	4413      	add	r3, r2
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	4413      	add	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2201      	movs	r2, #1
 8001e8a:	705a      	strb	r2, [r3, #1]
 8001e8c:	e00c      	b.n	8001ea8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001e8e:	78fa      	ldrb	r2, [r7, #3]
 8001e90:	4613      	mov	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001eae:	78fb      	ldrb	r3, [r7, #3]
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d101      	bne.n	8001ec8 <HAL_PCD_EP_SetStall+0x7e>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e01c      	b.n	8001f02 <HAL_PCD_EP_SetStall+0xb8>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68f9      	ldr	r1, [r7, #12]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f005 f843 	bl	8006f62 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001edc:	78fb      	ldrb	r3, [r7, #3]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d108      	bne.n	8001ef8 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4610      	mov	r0, r2
 8001ef4:	f005 f968 	bl	80071c8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b084      	sub	sp, #16
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	460b      	mov	r3, r1
 8001f14:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001f16:	78fb      	ldrb	r3, [r7, #3]
 8001f18:	f003 020f 	and.w	r2, r3, #15
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d901      	bls.n	8001f28 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e040      	b.n	8001faa <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001f28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	da0e      	bge.n	8001f4e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f30:	78fb      	ldrb	r3, [r7, #3]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	1c5a      	adds	r2, r3, #1
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	4413      	add	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	705a      	strb	r2, [r3, #1]
 8001f4c:	e00e      	b.n	8001f6c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f4e:	78fb      	ldrb	r3, [r7, #3]
 8001f50:	f003 0207 	and.w	r2, r3, #7
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	4413      	add	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f72:	78fb      	ldrb	r3, [r7, #3]
 8001f74:	f003 0307 	and.w	r3, r3, #7
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d101      	bne.n	8001f8c <HAL_PCD_EP_ClrStall+0x82>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e00e      	b.n	8001faa <HAL_PCD_EP_ClrStall+0xa0>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68f9      	ldr	r1, [r7, #12]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f005 f831 	bl	8007002 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b096      	sub	sp, #88	; 0x58
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001fba:	e3bf      	b.n	800273c <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001fc4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001fc8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	f003 030f 	and.w	r3, r3, #15
 8001fd2:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8001fd6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f040 8179 	bne.w	80022d2 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001fe0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001fe4:	f003 0310 	and.w	r3, r3, #16
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d152      	bne.n	8002092 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001ff8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ffc:	81fb      	strh	r3, [r7, #14]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	89fb      	ldrh	r3, [r7, #14]
 8002004:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002008:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800200c:	b29b      	uxth	r3, r3
 800200e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3328      	adds	r3, #40	; 0x28
 8002014:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800201e:	b29b      	uxth	r3, r3
 8002020:	461a      	mov	r2, r3
 8002022:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	4413      	add	r3, r2
 800202a:	3302      	adds	r3, #2
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6812      	ldr	r2, [r2, #0]
 8002032:	4413      	add	r3, r2
 8002034:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002038:	881b      	ldrh	r3, [r3, #0]
 800203a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800203e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002040:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002042:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002044:	695a      	ldr	r2, [r3, #20]
 8002046:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	441a      	add	r2, r3
 800204c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800204e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002050:	2100      	movs	r1, #0
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f006 ff17 	bl	8008e86 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800205e:	b2db      	uxtb	r3, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	f000 836b 	beq.w	800273c <PCD_EP_ISR_Handler+0x78a>
 8002066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	2b00      	cmp	r3, #0
 800206c:	f040 8366 	bne.w	800273c <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002076:	b2db      	uxtb	r3, r3
 8002078:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800207c:	b2da      	uxtb	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	b292      	uxth	r2, r2
 8002084:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002090:	e354      	b.n	800273c <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002098:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80020a4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80020a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d034      	beq.n	800211a <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	461a      	mov	r2, r3
 80020bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	00db      	lsls	r3, r3, #3
 80020c2:	4413      	add	r3, r2
 80020c4:	3306      	adds	r3, #6
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	6812      	ldr	r2, [r2, #0]
 80020cc:	4413      	add	r3, r2
 80020ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80020d2:	881b      	ldrh	r3, [r3, #0]
 80020d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80020d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020da:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6818      	ldr	r0, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80020e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020e8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80020ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020ec:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	f005 f8ba 	bl	8007268 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	881b      	ldrh	r3, [r3, #0]
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002100:	4013      	ands	r3, r2
 8002102:	823b      	strh	r3, [r7, #16]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	8a3a      	ldrh	r2, [r7, #16]
 800210a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800210e:	b292      	uxth	r2, r2
 8002110:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f006 fe8a 	bl	8008e2c <HAL_PCD_SetupStageCallback>
 8002118:	e310      	b.n	800273c <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800211a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800211e:	2b00      	cmp	r3, #0
 8002120:	f280 830c 	bge.w	800273c <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	b29a      	uxth	r2, r3
 800212c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002130:	4013      	ands	r3, r2
 8002132:	83fb      	strh	r3, [r7, #30]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	8bfa      	ldrh	r2, [r7, #30]
 800213a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800213e:	b292      	uxth	r2, r2
 8002140:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800214a:	b29b      	uxth	r3, r3
 800214c:	461a      	mov	r2, r3
 800214e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4413      	add	r3, r2
 8002156:	3306      	adds	r3, #6
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	4413      	add	r3, r2
 8002160:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800216a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800216c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800216e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d019      	beq.n	80021aa <PCD_EP_ISR_Handler+0x1f8>
 8002176:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d015      	beq.n	80021aa <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6818      	ldr	r0, [r3, #0]
 8002182:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002184:	6959      	ldr	r1, [r3, #20]
 8002186:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002188:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800218a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800218c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800218e:	b29b      	uxth	r3, r3
 8002190:	f005 f86a 	bl	8007268 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002194:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002196:	695a      	ldr	r2, [r3, #20]
 8002198:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	441a      	add	r2, r3
 800219e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021a0:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80021a2:	2100      	movs	r1, #0
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f006 fe53 	bl	8008e50 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80021b4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80021b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f040 82bd 	bne.w	800273c <PCD_EP_ISR_Handler+0x78a>
 80021c2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80021c6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80021ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80021ce:	f000 82b5 	beq.w	800273c <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	61bb      	str	r3, [r7, #24]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	461a      	mov	r2, r3
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	4413      	add	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	881b      	ldrh	r3, [r3, #0]
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	801a      	strh	r2, [r3, #0]
 8002202:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	2b3e      	cmp	r3, #62	; 0x3e
 8002208:	d91d      	bls.n	8002246 <PCD_EP_ISR_Handler+0x294>
 800220a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	095b      	lsrs	r3, r3, #5
 8002210:	647b      	str	r3, [r7, #68]	; 0x44
 8002212:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	f003 031f 	and.w	r3, r3, #31
 800221a:	2b00      	cmp	r3, #0
 800221c:	d102      	bne.n	8002224 <PCD_EP_ISR_Handler+0x272>
 800221e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002220:	3b01      	subs	r3, #1
 8002222:	647b      	str	r3, [r7, #68]	; 0x44
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	881b      	ldrh	r3, [r3, #0]
 8002228:	b29a      	uxth	r2, r3
 800222a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800222c:	b29b      	uxth	r3, r3
 800222e:	029b      	lsls	r3, r3, #10
 8002230:	b29b      	uxth	r3, r3
 8002232:	4313      	orrs	r3, r2
 8002234:	b29b      	uxth	r3, r3
 8002236:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800223a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800223e:	b29a      	uxth	r2, r3
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	801a      	strh	r2, [r3, #0]
 8002244:	e026      	b.n	8002294 <PCD_EP_ISR_Handler+0x2e2>
 8002246:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10a      	bne.n	8002264 <PCD_EP_ISR_Handler+0x2b2>
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	881b      	ldrh	r3, [r3, #0]
 8002252:	b29b      	uxth	r3, r3
 8002254:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002258:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800225c:	b29a      	uxth	r2, r3
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	801a      	strh	r2, [r3, #0]
 8002262:	e017      	b.n	8002294 <PCD_EP_ISR_Handler+0x2e2>
 8002264:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	085b      	lsrs	r3, r3, #1
 800226a:	647b      	str	r3, [r7, #68]	; 0x44
 800226c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b00      	cmp	r3, #0
 8002276:	d002      	beq.n	800227e <PCD_EP_ISR_Handler+0x2cc>
 8002278:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800227a:	3301      	adds	r3, #1
 800227c:	647b      	str	r3, [r7, #68]	; 0x44
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	881b      	ldrh	r3, [r3, #0]
 8002282:	b29a      	uxth	r2, r3
 8002284:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002286:	b29b      	uxth	r3, r3
 8002288:	029b      	lsls	r3, r3, #10
 800228a:	b29b      	uxth	r3, r3
 800228c:	4313      	orrs	r3, r2
 800228e:	b29a      	uxth	r2, r3
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	881b      	ldrh	r3, [r3, #0]
 800229a:	b29b      	uxth	r3, r3
 800229c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022a4:	827b      	strh	r3, [r7, #18]
 80022a6:	8a7b      	ldrh	r3, [r7, #18]
 80022a8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80022ac:	827b      	strh	r3, [r7, #18]
 80022ae:	8a7b      	ldrh	r3, [r7, #18]
 80022b0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80022b4:	827b      	strh	r3, [r7, #18]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	8a7b      	ldrh	r3, [r7, #18]
 80022bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80022c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80022c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	8013      	strh	r3, [r2, #0]
 80022d0:	e234      	b.n	800273c <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	461a      	mov	r2, r3
 80022d8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	881b      	ldrh	r3, [r3, #0]
 80022e2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80022e6:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f280 80fc 	bge.w	80024e8 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	4413      	add	r3, r2
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	b29a      	uxth	r2, r3
 8002302:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002306:	4013      	ands	r3, r2
 8002308:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	461a      	mov	r2, r3
 8002312:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800231e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002322:	b292      	uxth	r2, r2
 8002324:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002326:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	00db      	lsls	r3, r3, #3
 8002332:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	4413      	add	r3, r2
 800233a:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800233c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800233e:	7b1b      	ldrb	r3, [r3, #12]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d125      	bne.n	8002390 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800234c:	b29b      	uxth	r3, r3
 800234e:	461a      	mov	r2, r3
 8002350:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	4413      	add	r3, r2
 8002358:	3306      	adds	r3, #6
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	4413      	add	r3, r2
 8002362:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800236c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8002370:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 8092 	beq.w	800249e <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6818      	ldr	r0, [r3, #0]
 800237e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002380:	6959      	ldr	r1, [r3, #20]
 8002382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002384:	88da      	ldrh	r2, [r3, #6]
 8002386:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800238a:	f004 ff6d 	bl	8007268 <USB_ReadPMA>
 800238e:	e086      	b.n	800249e <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002390:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002392:	78db      	ldrb	r3, [r3, #3]
 8002394:	2b02      	cmp	r3, #2
 8002396:	d10a      	bne.n	80023ae <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002398:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800239c:	461a      	mov	r2, r3
 800239e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f000 f9d9 	bl	8002758 <HAL_PCD_EP_DB_Receive>
 80023a6:	4603      	mov	r3, r0
 80023a8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80023ac:	e077      	b.n	800249e <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	461a      	mov	r2, r3
 80023b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	881b      	ldrh	r3, [r3, #0]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80023c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023c8:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	461a      	mov	r2, r3
 80023d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	441a      	add	r2, r3
 80023da:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80023de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80023e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80023e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4413      	add	r3, r2
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	b29b      	uxth	r3, r3
 8002404:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d024      	beq.n	8002456 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002414:	b29b      	uxth	r3, r3
 8002416:	461a      	mov	r2, r3
 8002418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	4413      	add	r3, r2
 8002420:	3302      	adds	r3, #2
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	6812      	ldr	r2, [r2, #0]
 8002428:	4413      	add	r3, r2
 800242a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002434:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8002438:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800243c:	2b00      	cmp	r3, #0
 800243e:	d02e      	beq.n	800249e <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6818      	ldr	r0, [r3, #0]
 8002444:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002446:	6959      	ldr	r1, [r3, #20]
 8002448:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800244a:	891a      	ldrh	r2, [r3, #8]
 800244c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002450:	f004 ff0a 	bl	8007268 <USB_ReadPMA>
 8002454:	e023      	b.n	800249e <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800245e:	b29b      	uxth	r3, r3
 8002460:	461a      	mov	r2, r3
 8002462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	4413      	add	r3, r2
 800246a:	3306      	adds	r3, #6
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	6812      	ldr	r2, [r2, #0]
 8002472:	4413      	add	r3, r2
 8002474:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002478:	881b      	ldrh	r3, [r3, #0]
 800247a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800247e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8002482:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002486:	2b00      	cmp	r3, #0
 8002488:	d009      	beq.n	800249e <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6818      	ldr	r0, [r3, #0]
 800248e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002490:	6959      	ldr	r1, [r3, #20]
 8002492:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002494:	895a      	ldrh	r2, [r3, #10]
 8002496:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800249a:	f004 fee5 	bl	8007268 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800249e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024a0:	69da      	ldr	r2, [r3, #28]
 80024a2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80024a6:	441a      	add	r2, r3
 80024a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024aa:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80024ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024ae:	695a      	ldr	r2, [r3, #20]
 80024b0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80024b4:	441a      	add	r2, r3
 80024b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024b8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80024ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d005      	beq.n	80024ce <PCD_EP_ISR_Handler+0x51c>
 80024c2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80024c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d206      	bcs.n	80024dc <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80024ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	4619      	mov	r1, r3
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f006 fcbb 	bl	8008e50 <HAL_PCD_DataOutStageCallback>
 80024da:	e005      	b.n	80024e8 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80024e2:	4618      	mov	r0, r3
 80024e4:	f003 f98c 	bl	8005800 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80024e8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80024ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f000 8123 	beq.w	800273c <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 80024f6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80024fa:	1c5a      	adds	r2, r3, #1
 80024fc:	4613      	mov	r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	4413      	add	r3, r2
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	4413      	add	r3, r2
 8002508:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	461a      	mov	r2, r3
 8002510:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	b29b      	uxth	r3, r3
 800251c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002520:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002524:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	461a      	mov	r2, r3
 800252e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	441a      	add	r2, r3
 8002536:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800253a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800253e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002542:	b29b      	uxth	r3, r3
 8002544:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002546:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002548:	78db      	ldrb	r3, [r3, #3]
 800254a:	2b01      	cmp	r3, #1
 800254c:	f040 80a2 	bne.w	8002694 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8002550:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002552:	2200      	movs	r2, #0
 8002554:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002556:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002558:	7b1b      	ldrb	r3, [r3, #12]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 8093 	beq.w	8002686 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002560:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002568:	2b00      	cmp	r3, #0
 800256a:	d046      	beq.n	80025fa <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800256c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800256e:	785b      	ldrb	r3, [r3, #1]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d126      	bne.n	80025c2 <PCD_EP_ISR_Handler+0x610>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002582:	b29b      	uxth	r3, r3
 8002584:	461a      	mov	r2, r3
 8002586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002588:	4413      	add	r3, r2
 800258a:	627b      	str	r3, [r7, #36]	; 0x24
 800258c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	011a      	lsls	r2, r3, #4
 8002592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002594:	4413      	add	r3, r2
 8002596:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800259a:	623b      	str	r3, [r7, #32]
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	6a3b      	ldr	r3, [r7, #32]
 80025aa:	801a      	strh	r2, [r3, #0]
 80025ac:	6a3b      	ldr	r3, [r7, #32]
 80025ae:	881b      	ldrh	r3, [r3, #0]
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	6a3b      	ldr	r3, [r7, #32]
 80025be:	801a      	strh	r2, [r3, #0]
 80025c0:	e061      	b.n	8002686 <PCD_EP_ISR_Handler+0x6d4>
 80025c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025c4:	785b      	ldrb	r3, [r3, #1]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d15d      	bne.n	8002686 <PCD_EP_ISR_Handler+0x6d4>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80025d8:	b29b      	uxth	r3, r3
 80025da:	461a      	mov	r2, r3
 80025dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025de:	4413      	add	r3, r2
 80025e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	011a      	lsls	r2, r3, #4
 80025e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ea:	4413      	add	r3, r2
 80025ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80025f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80025f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f4:	2200      	movs	r2, #0
 80025f6:	801a      	strh	r2, [r3, #0]
 80025f8:	e045      	b.n	8002686 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002602:	785b      	ldrb	r3, [r3, #1]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d126      	bne.n	8002656 <PCD_EP_ISR_Handler+0x6a4>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	637b      	str	r3, [r7, #52]	; 0x34
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002616:	b29b      	uxth	r3, r3
 8002618:	461a      	mov	r2, r3
 800261a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800261c:	4413      	add	r3, r2
 800261e:	637b      	str	r3, [r7, #52]	; 0x34
 8002620:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	011a      	lsls	r2, r3, #4
 8002626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002628:	4413      	add	r3, r2
 800262a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800262e:	633b      	str	r3, [r7, #48]	; 0x30
 8002630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	b29b      	uxth	r3, r3
 8002636:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800263a:	b29a      	uxth	r2, r3
 800263c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800263e:	801a      	strh	r2, [r3, #0]
 8002640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	b29b      	uxth	r3, r3
 8002646:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800264a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800264e:	b29a      	uxth	r2, r3
 8002650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002652:	801a      	strh	r2, [r3, #0]
 8002654:	e017      	b.n	8002686 <PCD_EP_ISR_Handler+0x6d4>
 8002656:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002658:	785b      	ldrb	r3, [r3, #1]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d113      	bne.n	8002686 <PCD_EP_ISR_Handler+0x6d4>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002666:	b29b      	uxth	r3, r3
 8002668:	461a      	mov	r2, r3
 800266a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800266c:	4413      	add	r3, r2
 800266e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002670:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	011a      	lsls	r2, r3, #4
 8002676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002678:	4413      	add	r3, r2
 800267a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800267e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002682:	2200      	movs	r2, #0
 8002684:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002686:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	4619      	mov	r1, r3
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f006 fbfa 	bl	8008e86 <HAL_PCD_DataInStageCallback>
 8002692:	e053      	b.n	800273c <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002694:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269c:	2b00      	cmp	r3, #0
 800269e:	d146      	bne.n	800272e <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	461a      	mov	r2, r3
 80026ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4413      	add	r3, r2
 80026b4:	3302      	adds	r3, #2
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	4413      	add	r3, r2
 80026be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026c2:	881b      	ldrh	r3, [r3, #0]
 80026c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026c8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 80026cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026ce:	699a      	ldr	r2, [r3, #24]
 80026d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d907      	bls.n	80026e8 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 80026d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026da:	699a      	ldr	r2, [r3, #24]
 80026dc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80026e0:	1ad2      	subs	r2, r2, r3
 80026e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026e4:	619a      	str	r2, [r3, #24]
 80026e6:	e002      	b.n	80026ee <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 80026e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026ea:	2200      	movs	r2, #0
 80026ec:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80026ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d106      	bne.n	8002704 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80026f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	4619      	mov	r1, r3
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f006 fbc2 	bl	8008e86 <HAL_PCD_DataInStageCallback>
 8002702:	e01b      	b.n	800273c <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002704:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002706:	695a      	ldr	r2, [r3, #20]
 8002708:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800270c:	441a      	add	r2, r3
 800270e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002710:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002712:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002714:	69da      	ldr	r2, [r3, #28]
 8002716:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800271a:	441a      	add	r2, r3
 800271c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800271e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002726:	4618      	mov	r0, r3
 8002728:	f003 f86a 	bl	8005800 <USB_EPStartXfer>
 800272c:	e006      	b.n	800273c <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800272e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002732:	461a      	mov	r2, r3
 8002734:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f000 f91b 	bl	8002972 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002744:	b29b      	uxth	r3, r3
 8002746:	b21b      	sxth	r3, r3
 8002748:	2b00      	cmp	r3, #0
 800274a:	f6ff ac37 	blt.w	8001fbc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3758      	adds	r7, #88	; 0x58
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	4613      	mov	r3, r2
 8002764:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002766:	88fb      	ldrh	r3, [r7, #6]
 8002768:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d07e      	beq.n	800286e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002778:	b29b      	uxth	r3, r3
 800277a:	461a      	mov	r2, r3
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	4413      	add	r3, r2
 8002784:	3302      	adds	r3, #2
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	6812      	ldr	r2, [r2, #0]
 800278c:	4413      	add	r3, r2
 800278e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002792:	881b      	ldrh	r3, [r3, #0]
 8002794:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002798:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	699a      	ldr	r2, [r3, #24]
 800279e:	8b7b      	ldrh	r3, [r7, #26]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d306      	bcc.n	80027b2 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	699a      	ldr	r2, [r3, #24]
 80027a8:	8b7b      	ldrh	r3, [r7, #26]
 80027aa:	1ad2      	subs	r2, r2, r3
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	619a      	str	r2, [r3, #24]
 80027b0:	e002      	b.n	80027b8 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	2200      	movs	r2, #0
 80027b6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d123      	bne.n	8002808 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	881b      	ldrh	r3, [r3, #0]
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80027d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027da:	833b      	strh	r3, [r7, #24]
 80027dc:	8b3b      	ldrh	r3, [r7, #24]
 80027de:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80027e2:	833b      	strh	r3, [r7, #24]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	461a      	mov	r2, r3
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	441a      	add	r2, r3
 80027f2:	8b3b      	ldrh	r3, [r7, #24]
 80027f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80027f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80027fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002804:	b29b      	uxth	r3, r3
 8002806:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002808:	88fb      	ldrh	r3, [r7, #6]
 800280a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280e:	2b00      	cmp	r3, #0
 8002810:	d01f      	beq.n	8002852 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	461a      	mov	r2, r3
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	881b      	ldrh	r3, [r3, #0]
 8002822:	b29b      	uxth	r3, r3
 8002824:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800282c:	82fb      	strh	r3, [r7, #22]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	441a      	add	r2, r3
 800283c:	8afb      	ldrh	r3, [r7, #22]
 800283e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002842:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002846:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800284a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800284e:	b29b      	uxth	r3, r3
 8002850:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002852:	8b7b      	ldrh	r3, [r7, #26]
 8002854:	2b00      	cmp	r3, #0
 8002856:	f000 8087 	beq.w	8002968 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6818      	ldr	r0, [r3, #0]
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	6959      	ldr	r1, [r3, #20]
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	891a      	ldrh	r2, [r3, #8]
 8002866:	8b7b      	ldrh	r3, [r7, #26]
 8002868:	f004 fcfe 	bl	8007268 <USB_ReadPMA>
 800286c:	e07c      	b.n	8002968 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002876:	b29b      	uxth	r3, r3
 8002878:	461a      	mov	r2, r3
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	00db      	lsls	r3, r3, #3
 8002880:	4413      	add	r3, r2
 8002882:	3306      	adds	r3, #6
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	6812      	ldr	r2, [r2, #0]
 800288a:	4413      	add	r3, r2
 800288c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002896:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	699a      	ldr	r2, [r3, #24]
 800289c:	8b7b      	ldrh	r3, [r7, #26]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d306      	bcc.n	80028b0 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	699a      	ldr	r2, [r3, #24]
 80028a6:	8b7b      	ldrh	r3, [r7, #26]
 80028a8:	1ad2      	subs	r2, r2, r3
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	619a      	str	r2, [r3, #24]
 80028ae:	e002      	b.n	80028b6 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	2200      	movs	r2, #0
 80028b4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d123      	bne.n	8002906 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	4413      	add	r3, r2
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80028d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d8:	83fb      	strh	r3, [r7, #30]
 80028da:	8bfb      	ldrh	r3, [r7, #30]
 80028dc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80028e0:	83fb      	strh	r3, [r7, #30]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	441a      	add	r2, r3
 80028f0:	8bfb      	ldrh	r3, [r7, #30]
 80028f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80028f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80028fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002902:	b29b      	uxth	r3, r3
 8002904:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800290c:	2b00      	cmp	r3, #0
 800290e:	d11f      	bne.n	8002950 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	461a      	mov	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	4413      	add	r3, r2
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	b29b      	uxth	r3, r3
 8002922:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800292a:	83bb      	strh	r3, [r7, #28]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	461a      	mov	r2, r3
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	441a      	add	r2, r3
 800293a:	8bbb      	ldrh	r3, [r7, #28]
 800293c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002940:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002944:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002948:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800294c:	b29b      	uxth	r3, r3
 800294e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002950:	8b7b      	ldrh	r3, [r7, #26]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d008      	beq.n	8002968 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6818      	ldr	r0, [r3, #0]
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	6959      	ldr	r1, [r3, #20]
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	895a      	ldrh	r2, [r3, #10]
 8002962:	8b7b      	ldrh	r3, [r7, #26]
 8002964:	f004 fc80 	bl	8007268 <USB_ReadPMA>
    }
  }

  return count;
 8002968:	8b7b      	ldrh	r3, [r7, #26]
}
 800296a:	4618      	mov	r0, r3
 800296c:	3720      	adds	r7, #32
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b0a4      	sub	sp, #144	; 0x90
 8002976:	af00      	add	r7, sp, #0
 8002978:	60f8      	str	r0, [r7, #12]
 800297a:	60b9      	str	r1, [r7, #8]
 800297c:	4613      	mov	r3, r2
 800297e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002980:	88fb      	ldrh	r3, [r7, #6]
 8002982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002986:	2b00      	cmp	r3, #0
 8002988:	f000 81dd 	beq.w	8002d46 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002994:	b29b      	uxth	r3, r3
 8002996:	461a      	mov	r2, r3
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	00db      	lsls	r3, r3, #3
 800299e:	4413      	add	r3, r2
 80029a0:	3302      	adds	r3, #2
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	4413      	add	r3, r2
 80029aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029ae:	881b      	ldrh	r3, [r3, #0]
 80029b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029b4:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	699a      	ldr	r2, [r3, #24]
 80029bc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d907      	bls.n	80029d4 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	699a      	ldr	r2, [r3, #24]
 80029c8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80029cc:	1ad2      	subs	r2, r2, r3
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	619a      	str	r2, [r3, #24]
 80029d2:	e002      	b.n	80029da <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	2200      	movs	r2, #0
 80029d8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f040 80b9 	bne.w	8002b56 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	785b      	ldrb	r3, [r3, #1]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d126      	bne.n	8002a3a <HAL_PCD_EP_DB_Transmit+0xc8>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	461a      	mov	r2, r3
 80029fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a00:	4413      	add	r3, r2
 8002a02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	011a      	lsls	r2, r3, #4
 8002a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a0c:	4413      	add	r3, r2
 8002a0e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002a12:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a16:	881b      	ldrh	r3, [r3, #0]
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a22:	801a      	strh	r2, [r3, #0]
 8002a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a32:	b29a      	uxth	r2, r3
 8002a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a36:	801a      	strh	r2, [r3, #0]
 8002a38:	e01a      	b.n	8002a70 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	785b      	ldrb	r3, [r3, #1]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d116      	bne.n	8002a70 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	637b      	str	r3, [r7, #52]	; 0x34
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	461a      	mov	r2, r3
 8002a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a56:	4413      	add	r3, r2
 8002a58:	637b      	str	r3, [r7, #52]	; 0x34
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	011a      	lsls	r2, r3, #4
 8002a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a62:	4413      	add	r3, r2
 8002a64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002a68:	633b      	str	r3, [r7, #48]	; 0x30
 8002a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	627b      	str	r3, [r7, #36]	; 0x24
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	785b      	ldrb	r3, [r3, #1]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d126      	bne.n	8002acc <HAL_PCD_EP_DB_Transmit+0x15a>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	61fb      	str	r3, [r7, #28]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	461a      	mov	r2, r3
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	4413      	add	r3, r2
 8002a94:	61fb      	str	r3, [r7, #28]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	011a      	lsls	r2, r3, #4
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002aa4:	61bb      	str	r3, [r7, #24]
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	801a      	strh	r2, [r3, #0]
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	881b      	ldrh	r3, [r3, #0]
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ac0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	801a      	strh	r2, [r3, #0]
 8002aca:	e017      	b.n	8002afc <HAL_PCD_EP_DB_Transmit+0x18a>
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	785b      	ldrb	r3, [r3, #1]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d113      	bne.n	8002afc <HAL_PCD_EP_DB_Transmit+0x18a>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	461a      	mov	r2, r3
 8002ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae2:	4413      	add	r3, r2
 8002ae4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	011a      	lsls	r2, r3, #4
 8002aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aee:	4413      	add	r3, r2
 8002af0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002af4:	623b      	str	r3, [r7, #32]
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	2200      	movs	r2, #0
 8002afa:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	4619      	mov	r1, r3
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f006 f9bf 	bl	8008e86 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002b08:	88fb      	ldrh	r3, [r7, #6]
 8002b0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 82fc 	beq.w	800310c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4413      	add	r3, r2
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b2e:	82fb      	strh	r3, [r7, #22]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	461a      	mov	r2, r3
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	441a      	add	r2, r3
 8002b3e:	8afb      	ldrh	r3, [r7, #22]
 8002b40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	8013      	strh	r3, [r2, #0]
 8002b54:	e2da      	b.n	800310c <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d021      	beq.n	8002ba4 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	461a      	mov	r2, r3
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	881b      	ldrh	r3, [r3, #0]
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b7a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	461a      	mov	r2, r3
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	441a      	add	r2, r3
 8002b8c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8002b90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	f040 82ae 	bne.w	800310c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	695a      	ldr	r2, [r3, #20]
 8002bb4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002bb8:	441a      	add	r2, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	69da      	ldr	r2, [r3, #28]
 8002bc2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002bc6:	441a      	add	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	6a1a      	ldr	r2, [r3, #32]
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d30b      	bcc.n	8002bf0 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	6a1a      	ldr	r2, [r3, #32]
 8002be4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002be8:	1ad2      	subs	r2, r2, r3
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	621a      	str	r2, [r3, #32]
 8002bee:	e017      	b.n	8002c20 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d108      	bne.n	8002c0a <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002bf8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002bfc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002c08:	e00a      	b.n	8002c20 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	785b      	ldrb	r3, [r3, #1]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d165      	bne.n	8002cf4 <HAL_PCD_EP_DB_Transmit+0x382>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	461a      	mov	r2, r3
 8002c3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c3c:	4413      	add	r3, r2
 8002c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	011a      	lsls	r2, r3, #4
 8002c46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c48:	4413      	add	r3, r2
 8002c4a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002c4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c5e:	801a      	strh	r2, [r3, #0]
 8002c60:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c64:	2b3e      	cmp	r3, #62	; 0x3e
 8002c66:	d91d      	bls.n	8002ca4 <HAL_PCD_EP_DB_Transmit+0x332>
 8002c68:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c6c:	095b      	lsrs	r3, r3, #5
 8002c6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c70:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c74:	f003 031f 	and.w	r3, r3, #31
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d102      	bne.n	8002c82 <HAL_PCD_EP_DB_Transmit+0x310>
 8002c7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	b29a      	uxth	r2, r3
 8002c88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	029b      	lsls	r3, r3, #10
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	4313      	orrs	r3, r2
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ca0:	801a      	strh	r2, [r3, #0]
 8002ca2:	e044      	b.n	8002d2e <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002ca4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10a      	bne.n	8002cc2 <HAL_PCD_EP_DB_Transmit+0x350>
 8002cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cae:	881b      	ldrh	r3, [r3, #0]
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002cb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cbe:	801a      	strh	r2, [r3, #0]
 8002cc0:	e035      	b.n	8002d2e <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002cc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002cc6:	085b      	lsrs	r3, r3, #1
 8002cc8:	64bb      	str	r3, [r7, #72]	; 0x48
 8002cca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d002      	beq.n	8002cdc <HAL_PCD_EP_DB_Transmit+0x36a>
 8002cd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cd8:	3301      	adds	r3, #1
 8002cda:	64bb      	str	r3, [r7, #72]	; 0x48
 8002cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	029b      	lsls	r3, r3, #10
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	4313      	orrs	r3, r2
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf0:	801a      	strh	r2, [r3, #0]
 8002cf2:	e01c      	b.n	8002d2e <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	785b      	ldrb	r3, [r3, #1]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d118      	bne.n	8002d2e <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	647b      	str	r3, [r7, #68]	; 0x44
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d10:	4413      	add	r3, r2
 8002d12:	647b      	str	r3, [r7, #68]	; 0x44
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	011a      	lsls	r2, r3, #4
 8002d1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d1c:	4413      	add	r3, r2
 8002d1e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002d22:	643b      	str	r3, [r7, #64]	; 0x40
 8002d24:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d2c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	6959      	ldr	r1, [r3, #20]
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	891a      	ldrh	r2, [r3, #8]
 8002d3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	f004 fa4d 	bl	80071de <USB_WritePMA>
 8002d44:	e1e2      	b.n	800310c <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	461a      	mov	r2, r3
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	4413      	add	r3, r2
 8002d5a:	3306      	adds	r3, #6
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	6812      	ldr	r2, [r2, #0]
 8002d62:	4413      	add	r3, r2
 8002d64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d68:	881b      	ldrh	r3, [r3, #0]
 8002d6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d6e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	699a      	ldr	r2, [r3, #24]
 8002d76:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d307      	bcc.n	8002d8e <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	699a      	ldr	r2, [r3, #24]
 8002d82:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002d86:	1ad2      	subs	r2, r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	619a      	str	r2, [r3, #24]
 8002d8c:	e002      	b.n	8002d94 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2200      	movs	r2, #0
 8002d92:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f040 80c0 	bne.w	8002f1e <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	785b      	ldrb	r3, [r3, #1]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d126      	bne.n	8002df4 <HAL_PCD_EP_DB_Transmit+0x482>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	461a      	mov	r2, r3
 8002db8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002dba:	4413      	add	r3, r2
 8002dbc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	011a      	lsls	r2, r3, #4
 8002dc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002dc6:	4413      	add	r3, r2
 8002dc8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002dcc:	67bb      	str	r3, [r7, #120]	; 0x78
 8002dce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ddc:	801a      	strh	r2, [r3, #0]
 8002dde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002de8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002df0:	801a      	strh	r2, [r3, #0]
 8002df2:	e01a      	b.n	8002e2a <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	785b      	ldrb	r3, [r3, #1]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d116      	bne.n	8002e2a <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	667b      	str	r3, [r7, #100]	; 0x64
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e10:	4413      	add	r3, r2
 8002e12:	667b      	str	r3, [r7, #100]	; 0x64
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	011a      	lsls	r2, r3, #4
 8002e1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e1c:	4413      	add	r3, r2
 8002e1e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002e22:	663b      	str	r3, [r7, #96]	; 0x60
 8002e24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e26:	2200      	movs	r2, #0
 8002e28:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	677b      	str	r3, [r7, #116]	; 0x74
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	785b      	ldrb	r3, [r3, #1]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d12b      	bne.n	8002e90 <HAL_PCD_EP_DB_Transmit+0x51e>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e4c:	4413      	add	r3, r2
 8002e4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	011a      	lsls	r2, r3, #4
 8002e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e58:	4413      	add	r3, r2
 8002e5a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002e5e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002e62:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e74:	801a      	strh	r2, [r3, #0]
 8002e76:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e7a:	881b      	ldrh	r3, [r3, #0]
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e8c:	801a      	strh	r2, [r3, #0]
 8002e8e:	e017      	b.n	8002ec0 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	785b      	ldrb	r3, [r3, #1]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d113      	bne.n	8002ec0 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ea6:	4413      	add	r3, r2
 8002ea8:	677b      	str	r3, [r7, #116]	; 0x74
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	011a      	lsls	r2, r3, #4
 8002eb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002eb2:	4413      	add	r3, r2
 8002eb4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002eb8:	673b      	str	r3, [r7, #112]	; 0x70
 8002eba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f005 ffdd 	bl	8008e86 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002ecc:	88fb      	ldrh	r3, [r7, #6]
 8002ece:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f040 811a 	bne.w	800310c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	461a      	mov	r2, r3
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ef2:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	441a      	add	r2, r3
 8002f04:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8002f08:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002f0c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	8013      	strh	r3, [r2, #0]
 8002f1c:	e0f6      	b.n	800310c <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002f1e:	88fb      	ldrh	r3, [r7, #6]
 8002f20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d121      	bne.n	8002f6c <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f42:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	441a      	add	r2, r3
 8002f54:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002f58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002f5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	f040 80ca 	bne.w	800310c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	695a      	ldr	r2, [r3, #20]
 8002f7c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002f80:	441a      	add	r2, r3
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	69da      	ldr	r2, [r3, #28]
 8002f8a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002f8e:	441a      	add	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	6a1a      	ldr	r2, [r3, #32]
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d30b      	bcc.n	8002fb8 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	6a1a      	ldr	r2, [r3, #32]
 8002fac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002fb0:	1ad2      	subs	r2, r2, r3
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	621a      	str	r2, [r3, #32]
 8002fb6:	e017      	b.n	8002fe8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d108      	bne.n	8002fd2 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8002fc0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002fc4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002fd0:	e00a      	b.n	8002fe8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	657b      	str	r3, [r7, #84]	; 0x54
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	785b      	ldrb	r3, [r3, #1]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d165      	bne.n	80030c2 <HAL_PCD_EP_DB_Transmit+0x750>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003004:	b29b      	uxth	r3, r3
 8003006:	461a      	mov	r2, r3
 8003008:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800300a:	4413      	add	r3, r2
 800300c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	011a      	lsls	r2, r3, #4
 8003014:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003016:	4413      	add	r3, r2
 8003018:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800301c:	65bb      	str	r3, [r7, #88]	; 0x58
 800301e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003020:	881b      	ldrh	r3, [r3, #0]
 8003022:	b29b      	uxth	r3, r3
 8003024:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003028:	b29a      	uxth	r2, r3
 800302a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800302c:	801a      	strh	r2, [r3, #0]
 800302e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003032:	2b3e      	cmp	r3, #62	; 0x3e
 8003034:	d91d      	bls.n	8003072 <HAL_PCD_EP_DB_Transmit+0x700>
 8003036:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800303a:	095b      	lsrs	r3, r3, #5
 800303c:	66bb      	str	r3, [r7, #104]	; 0x68
 800303e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003042:	f003 031f 	and.w	r3, r3, #31
 8003046:	2b00      	cmp	r3, #0
 8003048:	d102      	bne.n	8003050 <HAL_PCD_EP_DB_Transmit+0x6de>
 800304a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800304c:	3b01      	subs	r3, #1
 800304e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003050:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003052:	881b      	ldrh	r3, [r3, #0]
 8003054:	b29a      	uxth	r2, r3
 8003056:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003058:	b29b      	uxth	r3, r3
 800305a:	029b      	lsls	r3, r3, #10
 800305c:	b29b      	uxth	r3, r3
 800305e:	4313      	orrs	r3, r2
 8003060:	b29b      	uxth	r3, r3
 8003062:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003066:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800306a:	b29a      	uxth	r2, r3
 800306c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800306e:	801a      	strh	r2, [r3, #0]
 8003070:	e041      	b.n	80030f6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003072:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10a      	bne.n	8003090 <HAL_PCD_EP_DB_Transmit+0x71e>
 800307a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	b29b      	uxth	r3, r3
 8003080:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003084:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003088:	b29a      	uxth	r2, r3
 800308a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800308c:	801a      	strh	r2, [r3, #0]
 800308e:	e032      	b.n	80030f6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003090:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003094:	085b      	lsrs	r3, r3, #1
 8003096:	66bb      	str	r3, [r7, #104]	; 0x68
 8003098:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d002      	beq.n	80030aa <HAL_PCD_EP_DB_Transmit+0x738>
 80030a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030a6:	3301      	adds	r3, #1
 80030a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80030aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80030ac:	881b      	ldrh	r3, [r3, #0]
 80030ae:	b29a      	uxth	r2, r3
 80030b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	029b      	lsls	r3, r3, #10
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	4313      	orrs	r3, r2
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80030be:	801a      	strh	r2, [r3, #0]
 80030c0:	e019      	b.n	80030f6 <HAL_PCD_EP_DB_Transmit+0x784>
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	785b      	ldrb	r3, [r3, #1]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d115      	bne.n	80030f6 <HAL_PCD_EP_DB_Transmit+0x784>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	461a      	mov	r2, r3
 80030d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030d8:	4413      	add	r3, r2
 80030da:	657b      	str	r3, [r7, #84]	; 0x54
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	011a      	lsls	r2, r3, #4
 80030e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030e4:	4413      	add	r3, r2
 80030e6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80030ea:	653b      	str	r3, [r7, #80]	; 0x50
 80030ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030f4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6818      	ldr	r0, [r3, #0]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	6959      	ldr	r1, [r3, #20]
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	895a      	ldrh	r2, [r3, #10]
 8003102:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003106:	b29b      	uxth	r3, r3
 8003108:	f004 f869 	bl	80071de <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	881b      	ldrh	r3, [r3, #0]
 800311c:	b29b      	uxth	r3, r3
 800311e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003122:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003126:	82bb      	strh	r3, [r7, #20]
 8003128:	8abb      	ldrh	r3, [r7, #20]
 800312a:	f083 0310 	eor.w	r3, r3, #16
 800312e:	82bb      	strh	r3, [r7, #20]
 8003130:	8abb      	ldrh	r3, [r7, #20]
 8003132:	f083 0320 	eor.w	r3, r3, #32
 8003136:	82bb      	strh	r3, [r7, #20]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	441a      	add	r2, r3
 8003146:	8abb      	ldrh	r3, [r7, #20]
 8003148:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800314c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003150:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003158:	b29b      	uxth	r3, r3
 800315a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3790      	adds	r7, #144	; 0x90
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003166:	b480      	push	{r7}
 8003168:	b087      	sub	sp, #28
 800316a:	af00      	add	r7, sp, #0
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	607b      	str	r3, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	817b      	strh	r3, [r7, #10]
 8003174:	4613      	mov	r3, r2
 8003176:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003178:	897b      	ldrh	r3, [r7, #10]
 800317a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800317e:	b29b      	uxth	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00b      	beq.n	800319c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003184:	897b      	ldrh	r3, [r7, #10]
 8003186:	f003 0307 	and.w	r3, r3, #7
 800318a:	1c5a      	adds	r2, r3, #1
 800318c:	4613      	mov	r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	4413      	add	r3, r2
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	4413      	add	r3, r2
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	e009      	b.n	80031b0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800319c:	897a      	ldrh	r2, [r7, #10]
 800319e:	4613      	mov	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4413      	add	r3, r2
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	4413      	add	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80031b0:	893b      	ldrh	r3, [r7, #8]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d107      	bne.n	80031c6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	2200      	movs	r2, #0
 80031ba:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	b29a      	uxth	r2, r3
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	80da      	strh	r2, [r3, #6]
 80031c4:	e00b      	b.n	80031de <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	2201      	movs	r2, #1
 80031ca:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	0c1b      	lsrs	r3, r3, #16
 80031d8:	b29a      	uxth	r2, r3
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	371c      	adds	r7, #28
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr
	...

080031ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b086      	sub	sp, #24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e272      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 8087 	beq.w	800331a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800320c:	4b92      	ldr	r3, [pc, #584]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f003 030c 	and.w	r3, r3, #12
 8003214:	2b04      	cmp	r3, #4
 8003216:	d00c      	beq.n	8003232 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003218:	4b8f      	ldr	r3, [pc, #572]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 030c 	and.w	r3, r3, #12
 8003220:	2b08      	cmp	r3, #8
 8003222:	d112      	bne.n	800324a <HAL_RCC_OscConfig+0x5e>
 8003224:	4b8c      	ldr	r3, [pc, #560]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003230:	d10b      	bne.n	800324a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003232:	4b89      	ldr	r3, [pc, #548]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d06c      	beq.n	8003318 <HAL_RCC_OscConfig+0x12c>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d168      	bne.n	8003318 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e24c      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003252:	d106      	bne.n	8003262 <HAL_RCC_OscConfig+0x76>
 8003254:	4b80      	ldr	r3, [pc, #512]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a7f      	ldr	r2, [pc, #508]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800325a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	e02e      	b.n	80032c0 <HAL_RCC_OscConfig+0xd4>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10c      	bne.n	8003284 <HAL_RCC_OscConfig+0x98>
 800326a:	4b7b      	ldr	r3, [pc, #492]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a7a      	ldr	r2, [pc, #488]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003270:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003274:	6013      	str	r3, [r2, #0]
 8003276:	4b78      	ldr	r3, [pc, #480]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a77      	ldr	r2, [pc, #476]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800327c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	e01d      	b.n	80032c0 <HAL_RCC_OscConfig+0xd4>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800328c:	d10c      	bne.n	80032a8 <HAL_RCC_OscConfig+0xbc>
 800328e:	4b72      	ldr	r3, [pc, #456]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a71      	ldr	r2, [pc, #452]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003294:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	4b6f      	ldr	r3, [pc, #444]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a6e      	ldr	r2, [pc, #440]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	e00b      	b.n	80032c0 <HAL_RCC_OscConfig+0xd4>
 80032a8:	4b6b      	ldr	r3, [pc, #428]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a6a      	ldr	r2, [pc, #424]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032b2:	6013      	str	r3, [r2, #0]
 80032b4:	4b68      	ldr	r3, [pc, #416]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a67      	ldr	r2, [pc, #412]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d013      	beq.n	80032f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7fd ff54 	bl	8001174 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d0:	f7fd ff50 	bl	8001174 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b64      	cmp	r3, #100	; 0x64
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e200      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e2:	4b5d      	ldr	r3, [pc, #372]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0f0      	beq.n	80032d0 <HAL_RCC_OscConfig+0xe4>
 80032ee:	e014      	b.n	800331a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f0:	f7fd ff40 	bl	8001174 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f8:	f7fd ff3c 	bl	8001174 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b64      	cmp	r3, #100	; 0x64
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e1ec      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800330a:	4b53      	ldr	r3, [pc, #332]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1f0      	bne.n	80032f8 <HAL_RCC_OscConfig+0x10c>
 8003316:	e000      	b.n	800331a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d063      	beq.n	80033ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003326:	4b4c      	ldr	r3, [pc, #304]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f003 030c 	and.w	r3, r3, #12
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00b      	beq.n	800334a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003332:	4b49      	ldr	r3, [pc, #292]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f003 030c 	and.w	r3, r3, #12
 800333a:	2b08      	cmp	r3, #8
 800333c:	d11c      	bne.n	8003378 <HAL_RCC_OscConfig+0x18c>
 800333e:	4b46      	ldr	r3, [pc, #280]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d116      	bne.n	8003378 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800334a:	4b43      	ldr	r3, [pc, #268]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d005      	beq.n	8003362 <HAL_RCC_OscConfig+0x176>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d001      	beq.n	8003362 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e1c0      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003362:	4b3d      	ldr	r3, [pc, #244]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	4939      	ldr	r1, [pc, #228]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003372:	4313      	orrs	r3, r2
 8003374:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003376:	e03a      	b.n	80033ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d020      	beq.n	80033c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003380:	4b36      	ldr	r3, [pc, #216]	; (800345c <HAL_RCC_OscConfig+0x270>)
 8003382:	2201      	movs	r2, #1
 8003384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003386:	f7fd fef5 	bl	8001174 <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800338c:	e008      	b.n	80033a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800338e:	f7fd fef1 	bl	8001174 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d901      	bls.n	80033a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e1a1      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033a0:	4b2d      	ldr	r3, [pc, #180]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d0f0      	beq.n	800338e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033ac:	4b2a      	ldr	r3, [pc, #168]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	4927      	ldr	r1, [pc, #156]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	600b      	str	r3, [r1, #0]
 80033c0:	e015      	b.n	80033ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033c2:	4b26      	ldr	r3, [pc, #152]	; (800345c <HAL_RCC_OscConfig+0x270>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c8:	f7fd fed4 	bl	8001174 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033d0:	f7fd fed0 	bl	8001174 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e180      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033e2:	4b1d      	ldr	r3, [pc, #116]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1f0      	bne.n	80033d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0308 	and.w	r3, r3, #8
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d03a      	beq.n	8003470 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d019      	beq.n	8003436 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003402:	4b17      	ldr	r3, [pc, #92]	; (8003460 <HAL_RCC_OscConfig+0x274>)
 8003404:	2201      	movs	r2, #1
 8003406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003408:	f7fd feb4 	bl	8001174 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003410:	f7fd feb0 	bl	8001174 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e160      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003422:	4b0d      	ldr	r3, [pc, #52]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d0f0      	beq.n	8003410 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800342e:	2001      	movs	r0, #1
 8003430:	f000 fa9c 	bl	800396c <RCC_Delay>
 8003434:	e01c      	b.n	8003470 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003436:	4b0a      	ldr	r3, [pc, #40]	; (8003460 <HAL_RCC_OscConfig+0x274>)
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800343c:	f7fd fe9a 	bl	8001174 <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003442:	e00f      	b.n	8003464 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003444:	f7fd fe96 	bl	8001174 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d908      	bls.n	8003464 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e146      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
 8003456:	bf00      	nop
 8003458:	40021000 	.word	0x40021000
 800345c:	42420000 	.word	0x42420000
 8003460:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003464:	4b92      	ldr	r3, [pc, #584]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1e9      	bne.n	8003444 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0304 	and.w	r3, r3, #4
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 80a6 	beq.w	80035ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800347e:	2300      	movs	r3, #0
 8003480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003482:	4b8b      	ldr	r3, [pc, #556]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003484:	69db      	ldr	r3, [r3, #28]
 8003486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10d      	bne.n	80034aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800348e:	4b88      	ldr	r3, [pc, #544]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	4a87      	ldr	r2, [pc, #540]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003498:	61d3      	str	r3, [r2, #28]
 800349a:	4b85      	ldr	r3, [pc, #532]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a2:	60bb      	str	r3, [r7, #8]
 80034a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034a6:	2301      	movs	r3, #1
 80034a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034aa:	4b82      	ldr	r3, [pc, #520]	; (80036b4 <HAL_RCC_OscConfig+0x4c8>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d118      	bne.n	80034e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034b6:	4b7f      	ldr	r3, [pc, #508]	; (80036b4 <HAL_RCC_OscConfig+0x4c8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a7e      	ldr	r2, [pc, #504]	; (80036b4 <HAL_RCC_OscConfig+0x4c8>)
 80034bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034c2:	f7fd fe57 	bl	8001174 <HAL_GetTick>
 80034c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c8:	e008      	b.n	80034dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ca:	f7fd fe53 	bl	8001174 <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b64      	cmp	r3, #100	; 0x64
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e103      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034dc:	4b75      	ldr	r3, [pc, #468]	; (80036b4 <HAL_RCC_OscConfig+0x4c8>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d0f0      	beq.n	80034ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d106      	bne.n	80034fe <HAL_RCC_OscConfig+0x312>
 80034f0:	4b6f      	ldr	r3, [pc, #444]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80034f2:	6a1b      	ldr	r3, [r3, #32]
 80034f4:	4a6e      	ldr	r2, [pc, #440]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80034f6:	f043 0301 	orr.w	r3, r3, #1
 80034fa:	6213      	str	r3, [r2, #32]
 80034fc:	e02d      	b.n	800355a <HAL_RCC_OscConfig+0x36e>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10c      	bne.n	8003520 <HAL_RCC_OscConfig+0x334>
 8003506:	4b6a      	ldr	r3, [pc, #424]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	4a69      	ldr	r2, [pc, #420]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800350c:	f023 0301 	bic.w	r3, r3, #1
 8003510:	6213      	str	r3, [r2, #32]
 8003512:	4b67      	ldr	r3, [pc, #412]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	4a66      	ldr	r2, [pc, #408]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003518:	f023 0304 	bic.w	r3, r3, #4
 800351c:	6213      	str	r3, [r2, #32]
 800351e:	e01c      	b.n	800355a <HAL_RCC_OscConfig+0x36e>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	2b05      	cmp	r3, #5
 8003526:	d10c      	bne.n	8003542 <HAL_RCC_OscConfig+0x356>
 8003528:	4b61      	ldr	r3, [pc, #388]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	4a60      	ldr	r2, [pc, #384]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800352e:	f043 0304 	orr.w	r3, r3, #4
 8003532:	6213      	str	r3, [r2, #32]
 8003534:	4b5e      	ldr	r3, [pc, #376]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	4a5d      	ldr	r2, [pc, #372]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800353a:	f043 0301 	orr.w	r3, r3, #1
 800353e:	6213      	str	r3, [r2, #32]
 8003540:	e00b      	b.n	800355a <HAL_RCC_OscConfig+0x36e>
 8003542:	4b5b      	ldr	r3, [pc, #364]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	4a5a      	ldr	r2, [pc, #360]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003548:	f023 0301 	bic.w	r3, r3, #1
 800354c:	6213      	str	r3, [r2, #32]
 800354e:	4b58      	ldr	r3, [pc, #352]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	4a57      	ldr	r2, [pc, #348]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003554:	f023 0304 	bic.w	r3, r3, #4
 8003558:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d015      	beq.n	800358e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003562:	f7fd fe07 	bl	8001174 <HAL_GetTick>
 8003566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003568:	e00a      	b.n	8003580 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356a:	f7fd fe03 	bl	8001174 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	f241 3288 	movw	r2, #5000	; 0x1388
 8003578:	4293      	cmp	r3, r2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e0b1      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003580:	4b4b      	ldr	r3, [pc, #300]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d0ee      	beq.n	800356a <HAL_RCC_OscConfig+0x37e>
 800358c:	e014      	b.n	80035b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800358e:	f7fd fdf1 	bl	8001174 <HAL_GetTick>
 8003592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003594:	e00a      	b.n	80035ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003596:	f7fd fded 	bl	8001174 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e09b      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035ac:	4b40      	ldr	r3, [pc, #256]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d1ee      	bne.n	8003596 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035b8:	7dfb      	ldrb	r3, [r7, #23]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d105      	bne.n	80035ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035be:	4b3c      	ldr	r3, [pc, #240]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	4a3b      	ldr	r2, [pc, #236]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80035c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f000 8087 	beq.w	80036e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035d4:	4b36      	ldr	r3, [pc, #216]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f003 030c 	and.w	r3, r3, #12
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d061      	beq.n	80036a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d146      	bne.n	8003676 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035e8:	4b33      	ldr	r3, [pc, #204]	; (80036b8 <HAL_RCC_OscConfig+0x4cc>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ee:	f7fd fdc1 	bl	8001174 <HAL_GetTick>
 80035f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035f4:	e008      	b.n	8003608 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f6:	f7fd fdbd 	bl	8001174 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d901      	bls.n	8003608 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e06d      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003608:	4b29      	ldr	r3, [pc, #164]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d1f0      	bne.n	80035f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800361c:	d108      	bne.n	8003630 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800361e:	4b24      	ldr	r3, [pc, #144]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	4921      	ldr	r1, [pc, #132]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800362c:	4313      	orrs	r3, r2
 800362e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003630:	4b1f      	ldr	r3, [pc, #124]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a19      	ldr	r1, [r3, #32]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	430b      	orrs	r3, r1
 8003642:	491b      	ldr	r1, [pc, #108]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003644:	4313      	orrs	r3, r2
 8003646:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003648:	4b1b      	ldr	r3, [pc, #108]	; (80036b8 <HAL_RCC_OscConfig+0x4cc>)
 800364a:	2201      	movs	r2, #1
 800364c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800364e:	f7fd fd91 	bl	8001174 <HAL_GetTick>
 8003652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003654:	e008      	b.n	8003668 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003656:	f7fd fd8d 	bl	8001174 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e03d      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003668:	4b11      	ldr	r3, [pc, #68]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0f0      	beq.n	8003656 <HAL_RCC_OscConfig+0x46a>
 8003674:	e035      	b.n	80036e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003676:	4b10      	ldr	r3, [pc, #64]	; (80036b8 <HAL_RCC_OscConfig+0x4cc>)
 8003678:	2200      	movs	r2, #0
 800367a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367c:	f7fd fd7a 	bl	8001174 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003684:	f7fd fd76 	bl	8001174 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e026      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003696:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f0      	bne.n	8003684 <HAL_RCC_OscConfig+0x498>
 80036a2:	e01e      	b.n	80036e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d107      	bne.n	80036bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e019      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
 80036b0:	40021000 	.word	0x40021000
 80036b4:	40007000 	.word	0x40007000
 80036b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036bc:	4b0b      	ldr	r3, [pc, #44]	; (80036ec <HAL_RCC_OscConfig+0x500>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d106      	bne.n	80036de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036da:	429a      	cmp	r2, r3
 80036dc:	d001      	beq.n	80036e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e000      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	40021000 	.word	0x40021000

080036f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e0d0      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003704:	4b6a      	ldr	r3, [pc, #424]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d910      	bls.n	8003734 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003712:	4b67      	ldr	r3, [pc, #412]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f023 0207 	bic.w	r2, r3, #7
 800371a:	4965      	ldr	r1, [pc, #404]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	4313      	orrs	r3, r2
 8003720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003722:	4b63      	ldr	r3, [pc, #396]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d001      	beq.n	8003734 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0b8      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d020      	beq.n	8003782 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	d005      	beq.n	8003758 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800374c:	4b59      	ldr	r3, [pc, #356]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	4a58      	ldr	r2, [pc, #352]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003756:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0308 	and.w	r3, r3, #8
 8003760:	2b00      	cmp	r3, #0
 8003762:	d005      	beq.n	8003770 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003764:	4b53      	ldr	r3, [pc, #332]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	4a52      	ldr	r2, [pc, #328]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800376a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800376e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003770:	4b50      	ldr	r3, [pc, #320]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	494d      	ldr	r1, [pc, #308]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800377e:	4313      	orrs	r3, r2
 8003780:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d040      	beq.n	8003810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d107      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	4b47      	ldr	r3, [pc, #284]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d115      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e07f      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d107      	bne.n	80037be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ae:	4b41      	ldr	r3, [pc, #260]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e073      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037be:	4b3d      	ldr	r3, [pc, #244]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e06b      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ce:	4b39      	ldr	r3, [pc, #228]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f023 0203 	bic.w	r2, r3, #3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	4936      	ldr	r1, [pc, #216]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037e0:	f7fd fcc8 	bl	8001174 <HAL_GetTick>
 80037e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e6:	e00a      	b.n	80037fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e8:	f7fd fcc4 	bl	8001174 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e053      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fe:	4b2d      	ldr	r3, [pc, #180]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f003 020c 	and.w	r2, r3, #12
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	429a      	cmp	r2, r3
 800380e:	d1eb      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003810:	4b27      	ldr	r3, [pc, #156]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d210      	bcs.n	8003840 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381e:	4b24      	ldr	r3, [pc, #144]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f023 0207 	bic.w	r2, r3, #7
 8003826:	4922      	ldr	r1, [pc, #136]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800382e:	4b20      	ldr	r3, [pc, #128]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d001      	beq.n	8003840 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e032      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0304 	and.w	r3, r3, #4
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800384c:	4b19      	ldr	r3, [pc, #100]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	4916      	ldr	r1, [pc, #88]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800385a:	4313      	orrs	r3, r2
 800385c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d009      	beq.n	800387e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800386a:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	490e      	ldr	r1, [pc, #56]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800387a:	4313      	orrs	r3, r2
 800387c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800387e:	f000 f821 	bl	80038c4 <HAL_RCC_GetSysClockFreq>
 8003882:	4602      	mov	r2, r0
 8003884:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	490a      	ldr	r1, [pc, #40]	; (80038b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003890:	5ccb      	ldrb	r3, [r1, r3]
 8003892:	fa22 f303 	lsr.w	r3, r2, r3
 8003896:	4a09      	ldr	r2, [pc, #36]	; (80038bc <HAL_RCC_ClockConfig+0x1cc>)
 8003898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800389a:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <HAL_RCC_ClockConfig+0x1d0>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fd fc26 	bl	80010f0 <HAL_InitTick>

  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	40022000 	.word	0x40022000
 80038b4:	40021000 	.word	0x40021000
 80038b8:	08009410 	.word	0x08009410
 80038bc:	20000008 	.word	0x20000008
 80038c0:	2000000c 	.word	0x2000000c

080038c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b087      	sub	sp, #28
 80038c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038ca:	2300      	movs	r3, #0
 80038cc:	60fb      	str	r3, [r7, #12]
 80038ce:	2300      	movs	r3, #0
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	2300      	movs	r3, #0
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	2300      	movs	r3, #0
 80038d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80038da:	2300      	movs	r3, #0
 80038dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80038de:	4b1e      	ldr	r3, [pc, #120]	; (8003958 <HAL_RCC_GetSysClockFreq+0x94>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f003 030c 	and.w	r3, r3, #12
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d002      	beq.n	80038f4 <HAL_RCC_GetSysClockFreq+0x30>
 80038ee:	2b08      	cmp	r3, #8
 80038f0:	d003      	beq.n	80038fa <HAL_RCC_GetSysClockFreq+0x36>
 80038f2:	e027      	b.n	8003944 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038f4:	4b19      	ldr	r3, [pc, #100]	; (800395c <HAL_RCC_GetSysClockFreq+0x98>)
 80038f6:	613b      	str	r3, [r7, #16]
      break;
 80038f8:	e027      	b.n	800394a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	0c9b      	lsrs	r3, r3, #18
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	4a17      	ldr	r2, [pc, #92]	; (8003960 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003904:	5cd3      	ldrb	r3, [r2, r3]
 8003906:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d010      	beq.n	8003934 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003912:	4b11      	ldr	r3, [pc, #68]	; (8003958 <HAL_RCC_GetSysClockFreq+0x94>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	0c5b      	lsrs	r3, r3, #17
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	4a11      	ldr	r2, [pc, #68]	; (8003964 <HAL_RCC_GetSysClockFreq+0xa0>)
 800391e:	5cd3      	ldrb	r3, [r2, r3]
 8003920:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a0d      	ldr	r2, [pc, #52]	; (800395c <HAL_RCC_GetSysClockFreq+0x98>)
 8003926:	fb03 f202 	mul.w	r2, r3, r2
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	e004      	b.n	800393e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a0c      	ldr	r2, [pc, #48]	; (8003968 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003938:	fb02 f303 	mul.w	r3, r2, r3
 800393c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	613b      	str	r3, [r7, #16]
      break;
 8003942:	e002      	b.n	800394a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003944:	4b05      	ldr	r3, [pc, #20]	; (800395c <HAL_RCC_GetSysClockFreq+0x98>)
 8003946:	613b      	str	r3, [r7, #16]
      break;
 8003948:	bf00      	nop
    }
  }
  return sysclockfreq;
 800394a:	693b      	ldr	r3, [r7, #16]
}
 800394c:	4618      	mov	r0, r3
 800394e:	371c      	adds	r7, #28
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40021000 	.word	0x40021000
 800395c:	007a1200 	.word	0x007a1200
 8003960:	08009420 	.word	0x08009420
 8003964:	08009430 	.word	0x08009430
 8003968:	003d0900 	.word	0x003d0900

0800396c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003974:	4b0a      	ldr	r3, [pc, #40]	; (80039a0 <RCC_Delay+0x34>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a0a      	ldr	r2, [pc, #40]	; (80039a4 <RCC_Delay+0x38>)
 800397a:	fba2 2303 	umull	r2, r3, r2, r3
 800397e:	0a5b      	lsrs	r3, r3, #9
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	fb02 f303 	mul.w	r3, r2, r3
 8003986:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003988:	bf00      	nop
  }
  while (Delay --);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	1e5a      	subs	r2, r3, #1
 800398e:	60fa      	str	r2, [r7, #12]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1f9      	bne.n	8003988 <RCC_Delay+0x1c>
}
 8003994:	bf00      	nop
 8003996:	bf00      	nop
 8003998:	3714      	adds	r7, #20
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr
 80039a0:	20000008 	.word	0x20000008
 80039a4:	10624dd3 	.word	0x10624dd3

080039a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	613b      	str	r3, [r7, #16]
 80039b4:	2300      	movs	r3, #0
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d07d      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80039c4:	2300      	movs	r3, #0
 80039c6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039c8:	4b4f      	ldr	r3, [pc, #316]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d10d      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039d4:	4b4c      	ldr	r3, [pc, #304]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039d6:	69db      	ldr	r3, [r3, #28]
 80039d8:	4a4b      	ldr	r2, [pc, #300]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039de:	61d3      	str	r3, [r2, #28]
 80039e0:	4b49      	ldr	r3, [pc, #292]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e2:	69db      	ldr	r3, [r3, #28]
 80039e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e8:	60bb      	str	r3, [r7, #8]
 80039ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039ec:	2301      	movs	r3, #1
 80039ee:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039f0:	4b46      	ldr	r3, [pc, #280]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d118      	bne.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039fc:	4b43      	ldr	r3, [pc, #268]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a42      	ldr	r2, [pc, #264]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a06:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a08:	f7fd fbb4 	bl	8001174 <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a0e:	e008      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a10:	f7fd fbb0 	bl	8001174 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b64      	cmp	r3, #100	; 0x64
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e06d      	b.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a22:	4b3a      	ldr	r3, [pc, #232]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d0f0      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a2e:	4b36      	ldr	r3, [pc, #216]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a36:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d02e      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a46:	68fa      	ldr	r2, [r7, #12]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d027      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a4c:	4b2e      	ldr	r3, [pc, #184]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a54:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a56:	4b2e      	ldr	r3, [pc, #184]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a58:	2201      	movs	r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a5c:	4b2c      	ldr	r3, [pc, #176]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a62:	4a29      	ldr	r2, [pc, #164]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d014      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a72:	f7fd fb7f 	bl	8001174 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a78:	e00a      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7a:	f7fd fb7b 	bl	8001174 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e036      	b.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a90:	4b1d      	ldr	r3, [pc, #116]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d0ee      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a9c:	4b1a      	ldr	r3, [pc, #104]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	4917      	ldr	r1, [pc, #92]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003aae:	7dfb      	ldrb	r3, [r7, #23]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d105      	bne.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ab4:	4b14      	ldr	r3, [pc, #80]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ab6:	69db      	ldr	r3, [r3, #28]
 8003ab8:	4a13      	ldr	r2, [pc, #76]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003abe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d008      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003acc:	4b0e      	ldr	r3, [pc, #56]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	490b      	ldr	r1, [pc, #44]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d008      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003aea:	4b07      	ldr	r3, [pc, #28]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	4904      	ldr	r1, [pc, #16]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	40007000 	.word	0x40007000
 8003b10:	42420440 	.word	0x42420440

08003b14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e076      	b.n	8003c14 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d108      	bne.n	8003b40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b36:	d009      	beq.n	8003b4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	61da      	str	r2, [r3, #28]
 8003b3e:	e005      	b.n	8003b4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d106      	bne.n	8003b6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7fd f9a0 	bl	8000eac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69db      	ldr	r3, [r3, #28]
 8003bc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003bc6:	431a      	orrs	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bd0:	ea42 0103 	orr.w	r1, r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	0c1a      	lsrs	r2, r3, #16
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f002 0204 	and.w	r2, r2, #4
 8003bf2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	69da      	ldr	r2, [r3, #28]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c02:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3708      	adds	r7, #8
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b088      	sub	sp, #32
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	603b      	str	r3, [r7, #0]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d101      	bne.n	8003c3e <HAL_SPI_Transmit+0x22>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	e12d      	b.n	8003e9a <HAL_SPI_Transmit+0x27e>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c46:	f7fd fa95 	bl	8001174 <HAL_GetTick>
 8003c4a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003c4c:	88fb      	ldrh	r3, [r7, #6]
 8003c4e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d002      	beq.n	8003c62 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c60:	e116      	b.n	8003e90 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d002      	beq.n	8003c6e <HAL_SPI_Transmit+0x52>
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d102      	bne.n	8003c74 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c72:	e10d      	b.n	8003e90 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2203      	movs	r2, #3
 8003c78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	88fa      	ldrh	r2, [r7, #6]
 8003c8c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	88fa      	ldrh	r2, [r7, #6]
 8003c92:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cba:	d10f      	bne.n	8003cdc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cda:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce6:	2b40      	cmp	r3, #64	; 0x40
 8003ce8:	d007      	beq.n	8003cfa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cf8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d02:	d14f      	bne.n	8003da4 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d002      	beq.n	8003d12 <HAL_SPI_Transmit+0xf6>
 8003d0c:	8afb      	ldrh	r3, [r7, #22]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d142      	bne.n	8003d98 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d16:	881a      	ldrh	r2, [r3, #0]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d22:	1c9a      	adds	r2, r3, #2
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d36:	e02f      	b.n	8003d98 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d112      	bne.n	8003d6c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4a:	881a      	ldrh	r2, [r3, #0]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	1c9a      	adds	r2, r3, #2
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	3b01      	subs	r3, #1
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d6a:	e015      	b.n	8003d98 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d6c:	f7fd fa02 	bl	8001174 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d803      	bhi.n	8003d84 <HAL_SPI_Transmit+0x168>
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d82:	d102      	bne.n	8003d8a <HAL_SPI_Transmit+0x16e>
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d106      	bne.n	8003d98 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003d96:	e07b      	b.n	8003e90 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1ca      	bne.n	8003d38 <HAL_SPI_Transmit+0x11c>
 8003da2:	e050      	b.n	8003e46 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <HAL_SPI_Transmit+0x196>
 8003dac:	8afb      	ldrh	r3, [r7, #22]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d144      	bne.n	8003e3c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	330c      	adds	r3, #12
 8003dbc:	7812      	ldrb	r2, [r2, #0]
 8003dbe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc4:	1c5a      	adds	r2, r3, #1
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003dd8:	e030      	b.n	8003e3c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d113      	bne.n	8003e10 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	330c      	adds	r3, #12
 8003df2:	7812      	ldrb	r2, [r2, #0]
 8003df4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	1c5a      	adds	r2, r3, #1
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	3b01      	subs	r3, #1
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e0e:	e015      	b.n	8003e3c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e10:	f7fd f9b0 	bl	8001174 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d803      	bhi.n	8003e28 <HAL_SPI_Transmit+0x20c>
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e26:	d102      	bne.n	8003e2e <HAL_SPI_Transmit+0x212>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d106      	bne.n	8003e3c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003e3a:	e029      	b.n	8003e90 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1c9      	bne.n	8003dda <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	6839      	ldr	r1, [r7, #0]
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 f8b2 	bl	8003fb4 <SPI_EndRxTxTransaction>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2220      	movs	r2, #32
 8003e5a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10a      	bne.n	8003e7a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e64:	2300      	movs	r3, #0
 8003e66:	613b      	str	r3, [r7, #16]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	613b      	str	r3, [r7, #16]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	613b      	str	r3, [r7, #16]
 8003e78:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d002      	beq.n	8003e88 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	77fb      	strb	r3, [r7, #31]
 8003e86:	e003      	b.n	8003e90 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e98:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3720      	adds	r7, #32
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
	...

08003ea4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b088      	sub	sp, #32
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	603b      	str	r3, [r7, #0]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003eb4:	f7fd f95e 	bl	8001174 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ebc:	1a9b      	subs	r3, r3, r2
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ec4:	f7fd f956 	bl	8001174 <HAL_GetTick>
 8003ec8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003eca:	4b39      	ldr	r3, [pc, #228]	; (8003fb0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	015b      	lsls	r3, r3, #5
 8003ed0:	0d1b      	lsrs	r3, r3, #20
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	fb02 f303 	mul.w	r3, r2, r3
 8003ed8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eda:	e054      	b.n	8003f86 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee2:	d050      	beq.n	8003f86 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ee4:	f7fd f946 	bl	8001174 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	69fa      	ldr	r2, [r7, #28]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d902      	bls.n	8003efa <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d13d      	bne.n	8003f76 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f08:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f12:	d111      	bne.n	8003f38 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f1c:	d004      	beq.n	8003f28 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f26:	d107      	bne.n	8003f38 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f36:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f40:	d10f      	bne.n	8003f62 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f50:	601a      	str	r2, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e017      	b.n	8003fa6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	3b01      	subs	r3, #1
 8003f84:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	4013      	ands	r3, r2
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	bf0c      	ite	eq
 8003f96:	2301      	moveq	r3, #1
 8003f98:	2300      	movne	r3, #0
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	79fb      	ldrb	r3, [r7, #7]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d19b      	bne.n	8003edc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3720      	adds	r7, #32
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	20000008 	.word	0x20000008

08003fb4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af02      	add	r7, sp, #8
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2180      	movs	r1, #128	; 0x80
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f7ff ff6a 	bl	8003ea4 <SPI_WaitFlagStateUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d007      	beq.n	8003fe6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fda:	f043 0220 	orr.w	r2, r3, #32
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e000      	b.n	8003fe8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b01      	cmp	r3, #1
 8004002:	d001      	beq.n	8004008 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e03a      	b.n	800407e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2202      	movs	r2, #2
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68da      	ldr	r2, [r3, #12]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0201 	orr.w	r2, r2, #1
 800401e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a18      	ldr	r2, [pc, #96]	; (8004088 <HAL_TIM_Base_Start_IT+0x98>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d00e      	beq.n	8004048 <HAL_TIM_Base_Start_IT+0x58>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004032:	d009      	beq.n	8004048 <HAL_TIM_Base_Start_IT+0x58>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a14      	ldr	r2, [pc, #80]	; (800408c <HAL_TIM_Base_Start_IT+0x9c>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d004      	beq.n	8004048 <HAL_TIM_Base_Start_IT+0x58>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a13      	ldr	r2, [pc, #76]	; (8004090 <HAL_TIM_Base_Start_IT+0xa0>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d111      	bne.n	800406c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f003 0307 	and.w	r3, r3, #7
 8004052:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2b06      	cmp	r3, #6
 8004058:	d010      	beq.n	800407c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f042 0201 	orr.w	r2, r2, #1
 8004068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800406a:	e007      	b.n	800407c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3714      	adds	r7, #20
 8004082:	46bd      	mov	sp, r7
 8004084:	bc80      	pop	{r7}
 8004086:	4770      	bx	lr
 8004088:	40012c00 	.word	0x40012c00
 800408c:	40000400 	.word	0x40000400
 8004090:	40000800 	.word	0x40000800

08004094 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e041      	b.n	800412a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d106      	bne.n	80040c0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fc ff40 	bl	8000f40 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2202      	movs	r2, #2
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3304      	adds	r3, #4
 80040d0:	4619      	mov	r1, r3
 80040d2:	4610      	mov	r0, r2
 80040d4:	f000 fad0 	bl	8004678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e041      	b.n	80041c8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800414a:	b2db      	uxtb	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	d106      	bne.n	800415e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f7fc ff0f 	bl	8000f7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2202      	movs	r2, #2
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3304      	adds	r3, #4
 800416e:	4619      	mov	r1, r3
 8004170:	4610      	mov	r0, r2
 8004172:	f000 fa81 	bl	8004678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2201      	movs	r2, #1
 8004192:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	f003 0302 	and.w	r3, r3, #2
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d122      	bne.n	800422c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d11b      	bne.n	800422c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f06f 0202 	mvn.w	r2, #2
 80041fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 fa14 	bl	8004640 <HAL_TIM_IC_CaptureCallback>
 8004218:	e005      	b.n	8004226 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fa07 	bl	800462e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 fa16 	bl	8004652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	f003 0304 	and.w	r3, r3, #4
 8004236:	2b04      	cmp	r3, #4
 8004238:	d122      	bne.n	8004280 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f003 0304 	and.w	r3, r3, #4
 8004244:	2b04      	cmp	r3, #4
 8004246:	d11b      	bne.n	8004280 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f06f 0204 	mvn.w	r2, #4
 8004250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2202      	movs	r2, #2
 8004256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	699b      	ldr	r3, [r3, #24]
 800425e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f9ea 	bl	8004640 <HAL_TIM_IC_CaptureCallback>
 800426c:	e005      	b.n	800427a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f9dd 	bl	800462e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 f9ec 	bl	8004652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b08      	cmp	r3, #8
 800428c:	d122      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f003 0308 	and.w	r3, r3, #8
 8004298:	2b08      	cmp	r3, #8
 800429a:	d11b      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0208 	mvn.w	r2, #8
 80042a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2204      	movs	r2, #4
 80042aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	f003 0303 	and.w	r3, r3, #3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f9c0 	bl	8004640 <HAL_TIM_IC_CaptureCallback>
 80042c0:	e005      	b.n	80042ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f9b3 	bl	800462e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 f9c2 	bl	8004652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f003 0310 	and.w	r3, r3, #16
 80042de:	2b10      	cmp	r3, #16
 80042e0:	d122      	bne.n	8004328 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f003 0310 	and.w	r3, r3, #16
 80042ec:	2b10      	cmp	r3, #16
 80042ee:	d11b      	bne.n	8004328 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0210 	mvn.w	r2, #16
 80042f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2208      	movs	r2, #8
 80042fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	69db      	ldr	r3, [r3, #28]
 8004306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f996 	bl	8004640 <HAL_TIM_IC_CaptureCallback>
 8004314:	e005      	b.n	8004322 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f989 	bl	800462e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f998 	bl	8004652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b01      	cmp	r3, #1
 8004334:	d10e      	bne.n	8004354 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b01      	cmp	r3, #1
 8004342:	d107      	bne.n	8004354 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f06f 0201 	mvn.w	r2, #1
 800434c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f964 	bl	800461c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800435e:	2b80      	cmp	r3, #128	; 0x80
 8004360:	d10e      	bne.n	8004380 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800436c:	2b80      	cmp	r3, #128	; 0x80
 800436e:	d107      	bne.n	8004380 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 fc1e 	bl	8004bbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800438a:	2b40      	cmp	r3, #64	; 0x40
 800438c:	d10e      	bne.n	80043ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004398:	2b40      	cmp	r3, #64	; 0x40
 800439a:	d107      	bne.n	80043ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 f95c 	bl	8004664 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	f003 0320 	and.w	r3, r3, #32
 80043b6:	2b20      	cmp	r3, #32
 80043b8:	d10e      	bne.n	80043d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d107      	bne.n	80043d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f06f 0220 	mvn.w	r2, #32
 80043d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fbe9 	bl	8004baa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043d8:	bf00      	nop
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d101      	bne.n	80043fe <HAL_TIM_OC_ConfigChannel+0x1e>
 80043fa:	2302      	movs	r3, #2
 80043fc:	e048      	b.n	8004490 <HAL_TIM_OC_ConfigChannel+0xb0>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b0c      	cmp	r3, #12
 800440a:	d839      	bhi.n	8004480 <HAL_TIM_OC_ConfigChannel+0xa0>
 800440c:	a201      	add	r2, pc, #4	; (adr r2, 8004414 <HAL_TIM_OC_ConfigChannel+0x34>)
 800440e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004412:	bf00      	nop
 8004414:	08004449 	.word	0x08004449
 8004418:	08004481 	.word	0x08004481
 800441c:	08004481 	.word	0x08004481
 8004420:	08004481 	.word	0x08004481
 8004424:	08004457 	.word	0x08004457
 8004428:	08004481 	.word	0x08004481
 800442c:	08004481 	.word	0x08004481
 8004430:	08004481 	.word	0x08004481
 8004434:	08004465 	.word	0x08004465
 8004438:	08004481 	.word	0x08004481
 800443c:	08004481 	.word	0x08004481
 8004440:	08004481 	.word	0x08004481
 8004444:	08004473 	.word	0x08004473
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68b9      	ldr	r1, [r7, #8]
 800444e:	4618      	mov	r0, r3
 8004450:	f000 f974 	bl	800473c <TIM_OC1_SetConfig>
      break;
 8004454:	e017      	b.n	8004486 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68b9      	ldr	r1, [r7, #8]
 800445c:	4618      	mov	r0, r3
 800445e:	f000 f9d3 	bl	8004808 <TIM_OC2_SetConfig>
      break;
 8004462:	e010      	b.n	8004486 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68b9      	ldr	r1, [r7, #8]
 800446a:	4618      	mov	r0, r3
 800446c:	f000 fa36 	bl	80048dc <TIM_OC3_SetConfig>
      break;
 8004470:	e009      	b.n	8004486 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	4618      	mov	r0, r3
 800447a:	f000 fa99 	bl	80049b0 <TIM_OC4_SetConfig>
      break;
 800447e:	e002      	b.n	8004486 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	75fb      	strb	r3, [r7, #23]
      break;
 8004484:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800448e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044a4:	2300      	movs	r3, #0
 80044a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d101      	bne.n	80044b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80044b2:	2302      	movs	r3, #2
 80044b4:	e0ae      	b.n	8004614 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b0c      	cmp	r3, #12
 80044c2:	f200 809f 	bhi.w	8004604 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80044c6:	a201      	add	r2, pc, #4	; (adr r2, 80044cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80044c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044cc:	08004501 	.word	0x08004501
 80044d0:	08004605 	.word	0x08004605
 80044d4:	08004605 	.word	0x08004605
 80044d8:	08004605 	.word	0x08004605
 80044dc:	08004541 	.word	0x08004541
 80044e0:	08004605 	.word	0x08004605
 80044e4:	08004605 	.word	0x08004605
 80044e8:	08004605 	.word	0x08004605
 80044ec:	08004583 	.word	0x08004583
 80044f0:	08004605 	.word	0x08004605
 80044f4:	08004605 	.word	0x08004605
 80044f8:	08004605 	.word	0x08004605
 80044fc:	080045c3 	.word	0x080045c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68b9      	ldr	r1, [r7, #8]
 8004506:	4618      	mov	r0, r3
 8004508:	f000 f918 	bl	800473c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699a      	ldr	r2, [r3, #24]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0208 	orr.w	r2, r2, #8
 800451a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	699a      	ldr	r2, [r3, #24]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0204 	bic.w	r2, r2, #4
 800452a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6999      	ldr	r1, [r3, #24]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	619a      	str	r2, [r3, #24]
      break;
 800453e:	e064      	b.n	800460a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68b9      	ldr	r1, [r7, #8]
 8004546:	4618      	mov	r0, r3
 8004548:	f000 f95e 	bl	8004808 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	699a      	ldr	r2, [r3, #24]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800455a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699a      	ldr	r2, [r3, #24]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800456a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6999      	ldr	r1, [r3, #24]
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	021a      	lsls	r2, r3, #8
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	619a      	str	r2, [r3, #24]
      break;
 8004580:	e043      	b.n	800460a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68b9      	ldr	r1, [r7, #8]
 8004588:	4618      	mov	r0, r3
 800458a:	f000 f9a7 	bl	80048dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	69da      	ldr	r2, [r3, #28]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0208 	orr.w	r2, r2, #8
 800459c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	69da      	ldr	r2, [r3, #28]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0204 	bic.w	r2, r2, #4
 80045ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	69d9      	ldr	r1, [r3, #28]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	691a      	ldr	r2, [r3, #16]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	61da      	str	r2, [r3, #28]
      break;
 80045c0:	e023      	b.n	800460a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68b9      	ldr	r1, [r7, #8]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f000 f9f1 	bl	80049b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	69da      	ldr	r2, [r3, #28]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	69da      	ldr	r2, [r3, #28]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	69d9      	ldr	r1, [r3, #28]
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	021a      	lsls	r2, r3, #8
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	61da      	str	r2, [r3, #28]
      break;
 8004602:	e002      	b.n	800460a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	75fb      	strb	r3, [r7, #23]
      break;
 8004608:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004612:	7dfb      	ldrb	r3, [r7, #23]
}
 8004614:	4618      	mov	r0, r3
 8004616:	3718      	adds	r7, #24
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	bc80      	pop	{r7}
 800462c:	4770      	bx	lr

0800462e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800462e:	b480      	push	{r7}
 8004630:	b083      	sub	sp, #12
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	bc80      	pop	{r7}
 800463e:	4770      	bx	lr

08004640 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr

08004652 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800465a:	bf00      	nop
 800465c:	370c      	adds	r7, #12
 800465e:	46bd      	mov	sp, r7
 8004660:	bc80      	pop	{r7}
 8004662:	4770      	bx	lr

08004664 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr
	...

08004678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a29      	ldr	r2, [pc, #164]	; (8004730 <TIM_Base_SetConfig+0xb8>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d00b      	beq.n	80046a8 <TIM_Base_SetConfig+0x30>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004696:	d007      	beq.n	80046a8 <TIM_Base_SetConfig+0x30>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a26      	ldr	r2, [pc, #152]	; (8004734 <TIM_Base_SetConfig+0xbc>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d003      	beq.n	80046a8 <TIM_Base_SetConfig+0x30>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a25      	ldr	r2, [pc, #148]	; (8004738 <TIM_Base_SetConfig+0xc0>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d108      	bne.n	80046ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a1c      	ldr	r2, [pc, #112]	; (8004730 <TIM_Base_SetConfig+0xb8>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d00b      	beq.n	80046da <TIM_Base_SetConfig+0x62>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c8:	d007      	beq.n	80046da <TIM_Base_SetConfig+0x62>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a19      	ldr	r2, [pc, #100]	; (8004734 <TIM_Base_SetConfig+0xbc>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d003      	beq.n	80046da <TIM_Base_SetConfig+0x62>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a18      	ldr	r2, [pc, #96]	; (8004738 <TIM_Base_SetConfig+0xc0>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d108      	bne.n	80046ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a07      	ldr	r2, [pc, #28]	; (8004730 <TIM_Base_SetConfig+0xb8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d103      	bne.n	8004720 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	691a      	ldr	r2, [r3, #16]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	615a      	str	r2, [r3, #20]
}
 8004726:	bf00      	nop
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	bc80      	pop	{r7}
 800472e:	4770      	bx	lr
 8004730:	40012c00 	.word	0x40012c00
 8004734:	40000400 	.word	0x40000400
 8004738:	40000800 	.word	0x40000800

0800473c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800473c:	b480      	push	{r7}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a1b      	ldr	r3, [r3, #32]
 8004750:	f023 0201 	bic.w	r2, r3, #1
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800476a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f023 0303 	bic.w	r3, r3, #3
 8004772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	4313      	orrs	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f023 0302 	bic.w	r3, r3, #2
 8004784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	4313      	orrs	r3, r2
 800478e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a1c      	ldr	r2, [pc, #112]	; (8004804 <TIM_OC1_SetConfig+0xc8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d10c      	bne.n	80047b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	f023 0308 	bic.w	r3, r3, #8
 800479e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f023 0304 	bic.w	r3, r3, #4
 80047b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a13      	ldr	r2, [pc, #76]	; (8004804 <TIM_OC1_SetConfig+0xc8>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d111      	bne.n	80047de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	4313      	orrs	r3, r2
 80047dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	621a      	str	r2, [r3, #32]
}
 80047f8:	bf00      	nop
 80047fa:	371c      	adds	r7, #28
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bc80      	pop	{r7}
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	40012c00 	.word	0x40012c00

08004808 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	f023 0210 	bic.w	r2, r3, #16
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800483e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	021b      	lsls	r3, r3, #8
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	4313      	orrs	r3, r2
 800484a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f023 0320 	bic.w	r3, r3, #32
 8004852:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	011b      	lsls	r3, r3, #4
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	4313      	orrs	r3, r2
 800485e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a1d      	ldr	r2, [pc, #116]	; (80048d8 <TIM_OC2_SetConfig+0xd0>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d10d      	bne.n	8004884 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800486e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004882:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a14      	ldr	r2, [pc, #80]	; (80048d8 <TIM_OC2_SetConfig+0xd0>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d113      	bne.n	80048b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004892:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800489a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	685a      	ldr	r2, [r3, #4]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	621a      	str	r2, [r3, #32]
}
 80048ce:	bf00      	nop
 80048d0:	371c      	adds	r7, #28
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bc80      	pop	{r7}
 80048d6:	4770      	bx	lr
 80048d8:	40012c00 	.word	0x40012c00

080048dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0303 	bic.w	r3, r3, #3
 8004912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	4313      	orrs	r3, r2
 800491c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	021b      	lsls	r3, r3, #8
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a1d      	ldr	r2, [pc, #116]	; (80049ac <TIM_OC3_SetConfig+0xd0>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d10d      	bne.n	8004956 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004940:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	021b      	lsls	r3, r3, #8
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	4313      	orrs	r3, r2
 800494c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004954:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a14      	ldr	r2, [pc, #80]	; (80049ac <TIM_OC3_SetConfig+0xd0>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d113      	bne.n	8004986 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800496c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	011b      	lsls	r3, r3, #4
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	4313      	orrs	r3, r2
 8004978:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	4313      	orrs	r3, r2
 8004984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	621a      	str	r2, [r3, #32]
}
 80049a0:	bf00      	nop
 80049a2:	371c      	adds	r7, #28
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop
 80049ac:	40012c00 	.word	0x40012c00

080049b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b087      	sub	sp, #28
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	021b      	lsls	r3, r3, #8
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	031b      	lsls	r3, r3, #12
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a0f      	ldr	r2, [pc, #60]	; (8004a48 <TIM_OC4_SetConfig+0x98>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d109      	bne.n	8004a24 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	019b      	lsls	r3, r3, #6
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bc80      	pop	{r7}
 8004a46:	4770      	bx	lr
 8004a48:	40012c00 	.word	0x40012c00

08004a4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a60:	2302      	movs	r3, #2
 8004a62:	e046      	b.n	8004af2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a16      	ldr	r2, [pc, #88]	; (8004afc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d00e      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab0:	d009      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a12      	ldr	r2, [pc, #72]	; (8004b00 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d004      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a10      	ldr	r2, [pc, #64]	; (8004b04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d10c      	bne.n	8004ae0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004acc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3714      	adds	r7, #20
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr
 8004afc:	40012c00 	.word	0x40012c00
 8004b00:	40000400 	.word	0x40000400
 8004b04:	40000800 	.word	0x40000800

08004b08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d101      	bne.n	8004b24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004b20:	2302      	movs	r3, #2
 8004b22:	e03d      	b.n	8004ba0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3714      	adds	r7, #20
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr

08004baa <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bc80      	pop	{r7}
 8004bba:	4770      	bx	lr

08004bbc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bc80      	pop	{r7}
 8004bcc:	4770      	bx	lr

08004bce <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004bce:	b084      	sub	sp, #16
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	f107 0014 	add.w	r0, r7, #20
 8004bdc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bc80      	pop	{r7}
 8004bea:	b004      	add	sp, #16
 8004bec:	4770      	bx	lr

08004bee <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b085      	sub	sp, #20
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004bfe:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004c02:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	b29a      	uxth	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr

08004c1a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b085      	sub	sp, #20
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c22:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004c26:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	43db      	mvns	r3, r3
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	4013      	ands	r3, r2
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3714      	adds	r7, #20
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bc80      	pop	{r7}
 8004c4c:	4770      	bx	lr

08004c4e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b083      	sub	sp, #12
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
 8004c56:	460b      	mov	r3, r1
 8004c58:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bc80      	pop	{r7}
 8004c64:	4770      	bx	lr

08004c66 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004c66:	b084      	sub	sp, #16
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	f107 0014 	add.w	r0, r7, #20
 8004c74:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bc80      	pop	{r7}
 8004ca2:	b004      	add	sp, #16
 8004ca4:	4770      	bx	lr
	...

08004ca8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b09d      	sub	sp, #116	; 0x74
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4413      	add	r3, r2
 8004cc2:	881b      	ldrh	r3, [r3, #0]
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cce:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	78db      	ldrb	r3, [r3, #3]
 8004cd6:	2b03      	cmp	r3, #3
 8004cd8:	d81f      	bhi.n	8004d1a <USB_ActivateEndpoint+0x72>
 8004cda:	a201      	add	r2, pc, #4	; (adr r2, 8004ce0 <USB_ActivateEndpoint+0x38>)
 8004cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce0:	08004cf1 	.word	0x08004cf1
 8004ce4:	08004d0d 	.word	0x08004d0d
 8004ce8:	08004d23 	.word	0x08004d23
 8004cec:	08004cff 	.word	0x08004cff
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004cf0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004cf4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cf8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8004cfc:	e012      	b.n	8004d24 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004cfe:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004d02:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004d06:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8004d0a:	e00b      	b.n	8004d24 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004d0c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004d10:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d14:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8004d18:	e004      	b.n	8004d24 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8004d20:	e000      	b.n	8004d24 <USB_ActivateEndpoint+0x7c>
      break;
 8004d22:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	441a      	add	r2, r3
 8004d2e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004d32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4413      	add	r3, r2
 8004d50:	881b      	ldrh	r3, [r3, #0]
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	4313      	orrs	r3, r2
 8004d66:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	441a      	add	r2, r3
 8004d74:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8004d78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	7b1b      	ldrb	r3, [r3, #12]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f040 8178 	bne.w	8005086 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	785b      	ldrb	r3, [r3, #1]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 8084 	beq.w	8004ea8 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	61bb      	str	r3, [r7, #24]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	461a      	mov	r2, r3
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	4413      	add	r3, r2
 8004db2:	61bb      	str	r3, [r7, #24]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	011a      	lsls	r2, r3, #4
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dc2:	617b      	str	r3, [r7, #20]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	88db      	ldrh	r3, [r3, #6]
 8004dc8:	085b      	lsrs	r3, r3, #1
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	005b      	lsls	r3, r3, #1
 8004dce:	b29a      	uxth	r2, r3
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	4413      	add	r3, r2
 8004dde:	881b      	ldrh	r3, [r3, #0]
 8004de0:	827b      	strh	r3, [r7, #18]
 8004de2:	8a7b      	ldrh	r3, [r7, #18]
 8004de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d01b      	beq.n	8004e24 <USB_ActivateEndpoint+0x17c>
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4413      	add	r3, r2
 8004df6:	881b      	ldrh	r3, [r3, #0]
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e02:	823b      	strh	r3, [r7, #16]
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	441a      	add	r2, r3
 8004e0e:	8a3b      	ldrh	r3, [r7, #16]
 8004e10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e1c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	78db      	ldrb	r3, [r3, #3]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d020      	beq.n	8004e6e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	4413      	add	r3, r2
 8004e36:	881b      	ldrh	r3, [r3, #0]
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e42:	81bb      	strh	r3, [r7, #12]
 8004e44:	89bb      	ldrh	r3, [r7, #12]
 8004e46:	f083 0320 	eor.w	r3, r3, #32
 8004e4a:	81bb      	strh	r3, [r7, #12]
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	441a      	add	r2, r3
 8004e56:	89bb      	ldrh	r3, [r7, #12]
 8004e58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	8013      	strh	r3, [r2, #0]
 8004e6c:	e2d5      	b.n	800541a <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	4413      	add	r3, r2
 8004e78:	881b      	ldrh	r3, [r3, #0]
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e84:	81fb      	strh	r3, [r7, #14]
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	441a      	add	r2, r3
 8004e90:	89fb      	ldrh	r3, [r7, #14]
 8004e92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	8013      	strh	r3, [r2, #0]
 8004ea6:	e2b8      	b.n	800541a <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	633b      	str	r3, [r7, #48]	; 0x30
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb8:	4413      	add	r3, r2
 8004eba:	633b      	str	r3, [r7, #48]	; 0x30
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	011a      	lsls	r2, r3, #4
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec4:	4413      	add	r3, r2
 8004ec6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004eca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	88db      	ldrh	r3, [r3, #6]
 8004ed0:	085b      	lsrs	r3, r3, #1
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eda:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	461a      	mov	r2, r3
 8004eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eec:	4413      	add	r3, r2
 8004eee:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	011a      	lsls	r2, r3, #4
 8004ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef8:	4413      	add	r3, r2
 8004efa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004efe:	627b      	str	r3, [r7, #36]	; 0x24
 8004f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f02:	881b      	ldrh	r3, [r3, #0]
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f0a:	b29a      	uxth	r2, r3
 8004f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0e:	801a      	strh	r2, [r3, #0]
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	2b3e      	cmp	r3, #62	; 0x3e
 8004f16:	d91d      	bls.n	8004f54 <USB_ActivateEndpoint+0x2ac>
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	095b      	lsrs	r3, r3, #5
 8004f1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	691b      	ldr	r3, [r3, #16]
 8004f24:	f003 031f 	and.w	r3, r3, #31
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d102      	bne.n	8004f32 <USB_ActivateEndpoint+0x28a>
 8004f2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	029b      	lsls	r3, r3, #10
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	4313      	orrs	r3, r2
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f50:	801a      	strh	r2, [r3, #0]
 8004f52:	e026      	b.n	8004fa2 <USB_ActivateEndpoint+0x2fa>
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10a      	bne.n	8004f72 <USB_ActivateEndpoint+0x2ca>
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5e:	881b      	ldrh	r3, [r3, #0]
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6e:	801a      	strh	r2, [r3, #0]
 8004f70:	e017      	b.n	8004fa2 <USB_ActivateEndpoint+0x2fa>
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	085b      	lsrs	r3, r3, #1
 8004f78:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d002      	beq.n	8004f8c <USB_ActivateEndpoint+0x2e4>
 8004f86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f88:	3301      	adds	r3, #1
 8004f8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8e:	881b      	ldrh	r3, [r3, #0]
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	029b      	lsls	r3, r3, #10
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	b29a      	uxth	r2, r3
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	4413      	add	r3, r2
 8004fac:	881b      	ldrh	r3, [r3, #0]
 8004fae:	847b      	strh	r3, [r7, #34]	; 0x22
 8004fb0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d01b      	beq.n	8004ff2 <USB_ActivateEndpoint+0x34a>
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4413      	add	r3, r2
 8004fc4:	881b      	ldrh	r3, [r3, #0]
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fd0:	843b      	strh	r3, [r7, #32]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	441a      	add	r2, r3
 8004fdc:	8c3b      	ldrh	r3, [r7, #32]
 8004fde:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004fe2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fe6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d124      	bne.n	8005044 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4413      	add	r3, r2
 8005004:	881b      	ldrh	r3, [r3, #0]
 8005006:	b29b      	uxth	r3, r3
 8005008:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800500c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005010:	83bb      	strh	r3, [r7, #28]
 8005012:	8bbb      	ldrh	r3, [r7, #28]
 8005014:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005018:	83bb      	strh	r3, [r7, #28]
 800501a:	8bbb      	ldrh	r3, [r7, #28]
 800501c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005020:	83bb      	strh	r3, [r7, #28]
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	441a      	add	r2, r3
 800502c:	8bbb      	ldrh	r3, [r7, #28]
 800502e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005032:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005036:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800503a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800503e:	b29b      	uxth	r3, r3
 8005040:	8013      	strh	r3, [r2, #0]
 8005042:	e1ea      	b.n	800541a <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4413      	add	r3, r2
 800504e:	881b      	ldrh	r3, [r3, #0]
 8005050:	b29b      	uxth	r3, r3
 8005052:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800505a:	83fb      	strh	r3, [r7, #30]
 800505c:	8bfb      	ldrh	r3, [r7, #30]
 800505e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005062:	83fb      	strh	r3, [r7, #30]
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	441a      	add	r2, r3
 800506e:	8bfb      	ldrh	r3, [r7, #30]
 8005070:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005074:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005078:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800507c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005080:	b29b      	uxth	r3, r3
 8005082:	8013      	strh	r3, [r2, #0]
 8005084:	e1c9      	b.n	800541a <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	78db      	ldrb	r3, [r3, #3]
 800508a:	2b02      	cmp	r3, #2
 800508c:	d11e      	bne.n	80050cc <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4413      	add	r3, r2
 8005098:	881b      	ldrh	r3, [r3, #0]
 800509a:	b29b      	uxth	r3, r3
 800509c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050a4:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	441a      	add	r2, r3
 80050b2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80050b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050be:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80050c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	8013      	strh	r3, [r2, #0]
 80050ca:	e01d      	b.n	8005108 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4413      	add	r3, r2
 80050d6:	881b      	ldrh	r3, [r3, #0]
 80050d8:	b29b      	uxth	r3, r3
 80050da:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80050de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050e2:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	441a      	add	r2, r3
 80050f0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80050f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005104:	b29b      	uxth	r3, r3
 8005106:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005112:	b29b      	uxth	r3, r3
 8005114:	461a      	mov	r2, r3
 8005116:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005118:	4413      	add	r3, r2
 800511a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	011a      	lsls	r2, r3, #4
 8005122:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005124:	4413      	add	r3, r2
 8005126:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800512a:	65bb      	str	r3, [r7, #88]	; 0x58
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	891b      	ldrh	r3, [r3, #8]
 8005130:	085b      	lsrs	r3, r3, #1
 8005132:	b29b      	uxth	r3, r3
 8005134:	005b      	lsls	r3, r3, #1
 8005136:	b29a      	uxth	r2, r3
 8005138:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800513a:	801a      	strh	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	657b      	str	r3, [r7, #84]	; 0x54
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005146:	b29b      	uxth	r3, r3
 8005148:	461a      	mov	r2, r3
 800514a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800514c:	4413      	add	r3, r2
 800514e:	657b      	str	r3, [r7, #84]	; 0x54
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	011a      	lsls	r2, r3, #4
 8005156:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005158:	4413      	add	r3, r2
 800515a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800515e:	653b      	str	r3, [r7, #80]	; 0x50
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	895b      	ldrh	r3, [r3, #10]
 8005164:	085b      	lsrs	r3, r3, #1
 8005166:	b29b      	uxth	r3, r3
 8005168:	005b      	lsls	r3, r3, #1
 800516a:	b29a      	uxth	r2, r3
 800516c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800516e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	785b      	ldrb	r3, [r3, #1]
 8005174:	2b00      	cmp	r3, #0
 8005176:	f040 8093 	bne.w	80052a0 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4413      	add	r3, r2
 8005184:	881b      	ldrh	r3, [r3, #0]
 8005186:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800518a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800518e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d01b      	beq.n	80051ce <USB_ActivateEndpoint+0x526>
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	881b      	ldrh	r3, [r3, #0]
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ac:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	441a      	add	r2, r3
 80051b8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80051ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80051c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	4413      	add	r3, r2
 80051d8:	881b      	ldrh	r3, [r3, #0]
 80051da:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80051dc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80051de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d01b      	beq.n	800521e <USB_ActivateEndpoint+0x576>
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	881b      	ldrh	r3, [r3, #0]
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051fc:	877b      	strh	r3, [r7, #58]	; 0x3a
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	441a      	add	r2, r3
 8005208:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800520a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800520e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005216:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800521a:	b29b      	uxth	r3, r3
 800521c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	781b      	ldrb	r3, [r3, #0]
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	881b      	ldrh	r3, [r3, #0]
 800522a:	b29b      	uxth	r3, r3
 800522c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005230:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005234:	873b      	strh	r3, [r7, #56]	; 0x38
 8005236:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005238:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800523c:	873b      	strh	r3, [r7, #56]	; 0x38
 800523e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005240:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005244:	873b      	strh	r3, [r7, #56]	; 0x38
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	441a      	add	r2, r3
 8005250:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005252:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005256:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800525a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800525e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005262:	b29b      	uxth	r3, r3
 8005264:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	881b      	ldrh	r3, [r3, #0]
 8005272:	b29b      	uxth	r3, r3
 8005274:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005278:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800527c:	86fb      	strh	r3, [r7, #54]	; 0x36
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	441a      	add	r2, r3
 8005288:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800528a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800528e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005292:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005296:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800529a:	b29b      	uxth	r3, r3
 800529c:	8013      	strh	r3, [r2, #0]
 800529e:	e0bc      	b.n	800541a <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	881b      	ldrh	r3, [r3, #0]
 80052ac:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80052b0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80052b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d01d      	beq.n	80052f8 <USB_ActivateEndpoint+0x650>
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	881b      	ldrh	r3, [r3, #0]
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	009b      	lsls	r3, r3, #2
 80052de:	441a      	add	r2, r3
 80052e0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80052e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80052f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4413      	add	r3, r2
 8005302:	881b      	ldrh	r3, [r3, #0]
 8005304:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005308:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800530c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005310:	2b00      	cmp	r3, #0
 8005312:	d01d      	beq.n	8005350 <USB_ActivateEndpoint+0x6a8>
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	b29b      	uxth	r3, r3
 8005322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800532a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	441a      	add	r2, r3
 8005338:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800533c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005340:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005344:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005348:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800534c:	b29b      	uxth	r3, r3
 800534e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	78db      	ldrb	r3, [r3, #3]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d024      	beq.n	80053a2 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	4413      	add	r3, r2
 8005362:	881b      	ldrh	r3, [r3, #0]
 8005364:	b29b      	uxth	r3, r3
 8005366:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800536a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800536e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005372:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005376:	f083 0320 	eor.w	r3, r3, #32
 800537a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	441a      	add	r2, r3
 8005388:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800538c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005390:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005394:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800539c:	b29b      	uxth	r3, r3
 800539e:	8013      	strh	r3, [r2, #0]
 80053a0:	e01d      	b.n	80053de <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4413      	add	r3, r2
 80053ac:	881b      	ldrh	r3, [r3, #0]
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053b8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	441a      	add	r2, r3
 80053c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80053ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053da:	b29b      	uxth	r3, r3
 80053dc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	4413      	add	r3, r2
 80053e8:	881b      	ldrh	r3, [r3, #0]
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053f4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	441a      	add	r2, r3
 8005402:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005406:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800540a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800540e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005412:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005416:	b29b      	uxth	r3, r3
 8005418:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800541a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800541e:	4618      	mov	r0, r3
 8005420:	3774      	adds	r7, #116	; 0x74
 8005422:	46bd      	mov	sp, r7
 8005424:	bc80      	pop	{r7}
 8005426:	4770      	bx	lr

08005428 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005428:	b480      	push	{r7}
 800542a:	b08d      	sub	sp, #52	; 0x34
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	7b1b      	ldrb	r3, [r3, #12]
 8005436:	2b00      	cmp	r3, #0
 8005438:	f040 808e 	bne.w	8005558 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	785b      	ldrb	r3, [r3, #1]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d044      	beq.n	80054ce <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	881b      	ldrh	r3, [r3, #0]
 8005450:	81bb      	strh	r3, [r7, #12]
 8005452:	89bb      	ldrh	r3, [r7, #12]
 8005454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005458:	2b00      	cmp	r3, #0
 800545a:	d01b      	beq.n	8005494 <USB_DeactivateEndpoint+0x6c>
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4413      	add	r3, r2
 8005466:	881b      	ldrh	r3, [r3, #0]
 8005468:	b29b      	uxth	r3, r3
 800546a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800546e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005472:	817b      	strh	r3, [r7, #10]
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	441a      	add	r2, r3
 800547e:	897b      	ldrh	r3, [r7, #10]
 8005480:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005484:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005488:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800548c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005490:	b29b      	uxth	r3, r3
 8005492:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4413      	add	r3, r2
 800549e:	881b      	ldrh	r3, [r3, #0]
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054aa:	813b      	strh	r3, [r7, #8]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	441a      	add	r2, r3
 80054b6:	893b      	ldrh	r3, [r7, #8]
 80054b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	8013      	strh	r3, [r2, #0]
 80054cc:	e192      	b.n	80057f4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	4413      	add	r3, r2
 80054d8:	881b      	ldrh	r3, [r3, #0]
 80054da:	827b      	strh	r3, [r7, #18]
 80054dc:	8a7b      	ldrh	r3, [r7, #18]
 80054de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d01b      	beq.n	800551e <USB_DeactivateEndpoint+0xf6>
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	881b      	ldrh	r3, [r3, #0]
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054fc:	823b      	strh	r3, [r7, #16]
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	441a      	add	r2, r3
 8005508:	8a3b      	ldrh	r3, [r7, #16]
 800550a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800550e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005512:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005516:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800551a:	b29b      	uxth	r3, r3
 800551c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4413      	add	r3, r2
 8005528:	881b      	ldrh	r3, [r3, #0]
 800552a:	b29b      	uxth	r3, r3
 800552c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005530:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005534:	81fb      	strh	r3, [r7, #14]
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	441a      	add	r2, r3
 8005540:	89fb      	ldrh	r3, [r7, #14]
 8005542:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005546:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800554a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800554e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005552:	b29b      	uxth	r3, r3
 8005554:	8013      	strh	r3, [r2, #0]
 8005556:	e14d      	b.n	80057f4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	785b      	ldrb	r3, [r3, #1]
 800555c:	2b00      	cmp	r3, #0
 800555e:	f040 80a5 	bne.w	80056ac <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	781b      	ldrb	r3, [r3, #0]
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4413      	add	r3, r2
 800556c:	881b      	ldrh	r3, [r3, #0]
 800556e:	843b      	strh	r3, [r7, #32]
 8005570:	8c3b      	ldrh	r3, [r7, #32]
 8005572:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d01b      	beq.n	80055b2 <USB_DeactivateEndpoint+0x18a>
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4413      	add	r3, r2
 8005584:	881b      	ldrh	r3, [r3, #0]
 8005586:	b29b      	uxth	r3, r3
 8005588:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800558c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005590:	83fb      	strh	r3, [r7, #30]
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	441a      	add	r2, r3
 800559c:	8bfb      	ldrh	r3, [r7, #30]
 800559e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80055aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	4413      	add	r3, r2
 80055bc:	881b      	ldrh	r3, [r3, #0]
 80055be:	83bb      	strh	r3, [r7, #28]
 80055c0:	8bbb      	ldrh	r3, [r7, #28]
 80055c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d01b      	beq.n	8005602 <USB_DeactivateEndpoint+0x1da>
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	4413      	add	r3, r2
 80055d4:	881b      	ldrh	r3, [r3, #0]
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055e0:	837b      	strh	r3, [r7, #26]
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	441a      	add	r2, r3
 80055ec:	8b7b      	ldrh	r3, [r7, #26]
 80055ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80055fe:	b29b      	uxth	r3, r3
 8005600:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	4413      	add	r3, r2
 800560c:	881b      	ldrh	r3, [r3, #0]
 800560e:	b29b      	uxth	r3, r3
 8005610:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005618:	833b      	strh	r3, [r7, #24]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	441a      	add	r2, r3
 8005624:	8b3b      	ldrh	r3, [r7, #24]
 8005626:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800562a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800562e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005632:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005636:	b29b      	uxth	r3, r3
 8005638:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	881b      	ldrh	r3, [r3, #0]
 8005646:	b29b      	uxth	r3, r3
 8005648:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800564c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005650:	82fb      	strh	r3, [r7, #22]
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	441a      	add	r2, r3
 800565c:	8afb      	ldrh	r3, [r7, #22]
 800565e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005662:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005666:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800566a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800566e:	b29b      	uxth	r3, r3
 8005670:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	881b      	ldrh	r3, [r3, #0]
 800567e:	b29b      	uxth	r3, r3
 8005680:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005684:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005688:	82bb      	strh	r3, [r7, #20]
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	441a      	add	r2, r3
 8005694:	8abb      	ldrh	r3, [r7, #20]
 8005696:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800569a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800569e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	8013      	strh	r3, [r2, #0]
 80056aa:	e0a3      	b.n	80057f4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	781b      	ldrb	r3, [r3, #0]
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4413      	add	r3, r2
 80056b6:	881b      	ldrh	r3, [r3, #0]
 80056b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80056ba:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80056bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d01b      	beq.n	80056fc <USB_DeactivateEndpoint+0x2d4>
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	4413      	add	r3, r2
 80056ce:	881b      	ldrh	r3, [r3, #0]
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056da:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	441a      	add	r2, r3
 80056e6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80056e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80056f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	4413      	add	r3, r2
 8005706:	881b      	ldrh	r3, [r3, #0]
 8005708:	857b      	strh	r3, [r7, #42]	; 0x2a
 800570a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800570c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005710:	2b00      	cmp	r3, #0
 8005712:	d01b      	beq.n	800574c <USB_DeactivateEndpoint+0x324>
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	781b      	ldrb	r3, [r3, #0]
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	4413      	add	r3, r2
 800571e:	881b      	ldrh	r3, [r3, #0]
 8005720:	b29b      	uxth	r3, r3
 8005722:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005726:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800572a:	853b      	strh	r3, [r7, #40]	; 0x28
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	441a      	add	r2, r3
 8005736:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005738:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800573c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005740:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005744:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005748:	b29b      	uxth	r3, r3
 800574a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	881b      	ldrh	r3, [r3, #0]
 8005758:	b29b      	uxth	r3, r3
 800575a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800575e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005762:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	441a      	add	r2, r3
 800576e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005770:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005774:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005778:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800577c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005780:	b29b      	uxth	r3, r3
 8005782:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	b29b      	uxth	r3, r3
 8005792:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005796:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800579a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	441a      	add	r2, r3
 80057a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80057a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4413      	add	r3, r2
 80057c6:	881b      	ldrh	r3, [r3, #0]
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80057ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057d2:	847b      	strh	r3, [r7, #34]	; 0x22
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	441a      	add	r2, r3
 80057de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80057e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80057f4:	2300      	movs	r3, #0
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3734      	adds	r7, #52	; 0x34
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bc80      	pop	{r7}
 80057fe:	4770      	bx	lr

08005800 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b0c2      	sub	sp, #264	; 0x108
 8005804:	af00      	add	r7, sp, #0
 8005806:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800580a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800580e:	6018      	str	r0, [r3, #0]
 8005810:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005814:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005818:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800581a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800581e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	785b      	ldrb	r3, [r3, #1]
 8005826:	2b01      	cmp	r3, #1
 8005828:	f040 86b7 	bne.w	800659a <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800582c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005830:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	699a      	ldr	r2, [r3, #24]
 8005838:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800583c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	429a      	cmp	r2, r3
 8005846:	d908      	bls.n	800585a <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005848:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800584c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005858:	e007      	b.n	800586a <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800585a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800585e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800586a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800586e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	7b1b      	ldrb	r3, [r3, #12]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d13a      	bne.n	80058f0 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800587a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800587e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6959      	ldr	r1, [r3, #20]
 8005886:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800588a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	88da      	ldrh	r2, [r3, #6]
 8005892:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005896:	b29b      	uxth	r3, r3
 8005898:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800589c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80058a0:	6800      	ldr	r0, [r0, #0]
 80058a2:	f001 fc9c 	bl	80071de <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80058a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	613b      	str	r3, [r7, #16]
 80058b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	461a      	mov	r2, r3
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	4413      	add	r3, r2
 80058c8:	613b      	str	r3, [r7, #16]
 80058ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	011a      	lsls	r2, r3, #4
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	4413      	add	r3, r2
 80058dc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80058e0:	60fb      	str	r3, [r7, #12]
 80058e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	801a      	strh	r2, [r3, #0]
 80058ec:	f000 be1f 	b.w	800652e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80058f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80058f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	78db      	ldrb	r3, [r3, #3]
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	f040 8462 	bne.w	80061c6 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005902:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005906:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6a1a      	ldr	r2, [r3, #32]
 800590e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005912:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	429a      	cmp	r2, r3
 800591c:	f240 83df 	bls.w	80060de <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005920:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005924:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800592e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	4413      	add	r3, r2
 800593a:	881b      	ldrh	r3, [r3, #0]
 800593c:	b29b      	uxth	r3, r3
 800593e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005946:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800594a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800594e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005958:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	441a      	add	r2, r3
 8005964:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005968:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800596c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005970:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005978:	b29b      	uxth	r3, r3
 800597a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800597c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005980:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6a1a      	ldr	r2, [r3, #32]
 8005988:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800598c:	1ad2      	subs	r2, r2, r3
 800598e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005992:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800599a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800599e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	4413      	add	r3, r2
 80059b4:	881b      	ldrh	r3, [r3, #0]
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 81c7 	beq.w	8005d50 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80059c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	633b      	str	r3, [r7, #48]	; 0x30
 80059ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	785b      	ldrb	r3, [r3, #1]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d177      	bne.n	8005ace <USB_EPStartXfer+0x2ce>
 80059de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80059ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	461a      	mov	r2, r3
 80059fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059fe:	4413      	add	r3, r2
 8005a00:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	781b      	ldrb	r3, [r3, #0]
 8005a0e:	011a      	lsls	r2, r3, #4
 8005a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a12:	4413      	add	r3, r2
 8005a14:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005a18:	627b      	str	r3, [r7, #36]	; 0x24
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1c:	881b      	ldrh	r3, [r3, #0]
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a28:	801a      	strh	r2, [r3, #0]
 8005a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a2e:	2b3e      	cmp	r3, #62	; 0x3e
 8005a30:	d921      	bls.n	8005a76 <USB_EPStartXfer+0x276>
 8005a32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a36:	095b      	lsrs	r3, r3, #5
 8005a38:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a40:	f003 031f 	and.w	r3, r3, #31
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d104      	bne.n	8005a52 <USB_EPStartXfer+0x252>
 8005a48:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a54:	881b      	ldrh	r3, [r3, #0]
 8005a56:	b29a      	uxth	r2, r3
 8005a58:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	029b      	lsls	r3, r3, #10
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	4313      	orrs	r3, r2
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a72:	801a      	strh	r2, [r3, #0]
 8005a74:	e050      	b.n	8005b18 <USB_EPStartXfer+0x318>
 8005a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10a      	bne.n	8005a94 <USB_EPStartXfer+0x294>
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a80:	881b      	ldrh	r3, [r3, #0]
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a8c:	b29a      	uxth	r2, r3
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a90:	801a      	strh	r2, [r3, #0]
 8005a92:	e041      	b.n	8005b18 <USB_EPStartXfer+0x318>
 8005a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a98:	085b      	lsrs	r3, r3, #1
 8005a9a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005a9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d004      	beq.n	8005ab4 <USB_EPStartXfer+0x2b4>
 8005aaa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005aae:	3301      	adds	r3, #1
 8005ab0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab6:	881b      	ldrh	r3, [r3, #0]
 8005ab8:	b29a      	uxth	r2, r3
 8005aba:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	029b      	lsls	r3, r3, #10
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	b29a      	uxth	r2, r3
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aca:	801a      	strh	r2, [r3, #0]
 8005acc:	e024      	b.n	8005b18 <USB_EPStartXfer+0x318>
 8005ace:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ad2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	785b      	ldrb	r3, [r3, #1]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d11c      	bne.n	8005b18 <USB_EPStartXfer+0x318>
 8005ade:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ae2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	461a      	mov	r2, r3
 8005af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af2:	4413      	add	r3, r2
 8005af4:	633b      	str	r3, [r7, #48]	; 0x30
 8005af6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005afa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	011a      	lsls	r2, r3, #4
 8005b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b06:	4413      	add	r3, r2
 8005b08:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b16:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005b18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	895b      	ldrh	r3, [r3, #10]
 8005b24:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	6959      	ldr	r1, [r3, #20]
 8005b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005b3e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005b42:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005b46:	6800      	ldr	r0, [r0, #0]
 8005b48:	f001 fb49 	bl	80071de <USB_WritePMA>
            ep->xfer_buff += len;
 8005b4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	695a      	ldr	r2, [r3, #20]
 8005b58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b5c:	441a      	add	r2, r3
 8005b5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005b6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6a1a      	ldr	r2, [r3, #32]
 8005b76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d90f      	bls.n	8005ba6 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005b86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6a1a      	ldr	r2, [r3, #32]
 8005b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b96:	1ad2      	subs	r2, r2, r3
 8005b98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	621a      	str	r2, [r3, #32]
 8005ba4:	e00e      	b.n	8005bc4 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005ba6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005baa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8005bb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005bba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005bc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005bc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	785b      	ldrb	r3, [r3, #1]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d177      	bne.n	8005cc4 <USB_EPStartXfer+0x4c4>
 8005bd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005bd8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	61bb      	str	r3, [r7, #24]
 8005be0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005be4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	61bb      	str	r3, [r7, #24]
 8005bf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005bfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	011a      	lsls	r2, r3, #4
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	4413      	add	r3, r2
 8005c0a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005c0e:	617b      	str	r3, [r7, #20]
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	881b      	ldrh	r3, [r3, #0]
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	801a      	strh	r2, [r3, #0]
 8005c20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005c24:	2b3e      	cmp	r3, #62	; 0x3e
 8005c26:	d921      	bls.n	8005c6c <USB_EPStartXfer+0x46c>
 8005c28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005c2c:	095b      	lsrs	r3, r3, #5
 8005c2e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005c32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005c36:	f003 031f 	and.w	r3, r3, #31
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d104      	bne.n	8005c48 <USB_EPStartXfer+0x448>
 8005c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c42:	3b01      	subs	r3, #1
 8005c44:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	881b      	ldrh	r3, [r3, #0]
 8005c4c:	b29a      	uxth	r2, r3
 8005c4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	029b      	lsls	r3, r3, #10
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	801a      	strh	r2, [r3, #0]
 8005c6a:	e056      	b.n	8005d1a <USB_EPStartXfer+0x51a>
 8005c6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d10a      	bne.n	8005c8a <USB_EPStartXfer+0x48a>
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	881b      	ldrh	r3, [r3, #0]
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	801a      	strh	r2, [r3, #0]
 8005c88:	e047      	b.n	8005d1a <USB_EPStartXfer+0x51a>
 8005c8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005c8e:	085b      	lsrs	r3, r3, #1
 8005c90:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d004      	beq.n	8005caa <USB_EPStartXfer+0x4aa>
 8005ca0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	881b      	ldrh	r3, [r3, #0]
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	029b      	lsls	r3, r3, #10
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	801a      	strh	r2, [r3, #0]
 8005cc2:	e02a      	b.n	8005d1a <USB_EPStartXfer+0x51a>
 8005cc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005cc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	785b      	ldrb	r3, [r3, #1]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d122      	bne.n	8005d1a <USB_EPStartXfer+0x51a>
 8005cd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005cd8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	623b      	str	r3, [r7, #32]
 8005ce0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ce4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	6a3b      	ldr	r3, [r7, #32]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	623b      	str	r3, [r7, #32]
 8005cf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005cfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	011a      	lsls	r2, r3, #4
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	4413      	add	r3, r2
 8005d0a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005d0e:	61fb      	str	r3, [r7, #28]
 8005d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005d1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d1e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	891b      	ldrh	r3, [r3, #8]
 8005d26:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6959      	ldr	r1, [r3, #20]
 8005d36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005d40:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005d44:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005d48:	6800      	ldr	r0, [r0, #0]
 8005d4a:	f001 fa48 	bl	80071de <USB_WritePMA>
 8005d4e:	e3ee      	b.n	800652e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005d50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	785b      	ldrb	r3, [r3, #1]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d177      	bne.n	8005e50 <USB_EPStartXfer+0x650>
 8005d60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d64:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d70:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d80:	4413      	add	r3, r2
 8005d82:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005d88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	011a      	lsls	r2, r3, #4
 8005d92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d94:	4413      	add	r3, r2
 8005d96:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005d9a:	647b      	str	r3, [r7, #68]	; 0x44
 8005d9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d9e:	881b      	ldrh	r3, [r3, #0]
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005da6:	b29a      	uxth	r2, r3
 8005da8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005daa:	801a      	strh	r2, [r3, #0]
 8005dac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005db0:	2b3e      	cmp	r3, #62	; 0x3e
 8005db2:	d921      	bls.n	8005df8 <USB_EPStartXfer+0x5f8>
 8005db4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005db8:	095b      	lsrs	r3, r3, #5
 8005dba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005dc2:	f003 031f 	and.w	r3, r3, #31
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d104      	bne.n	8005dd4 <USB_EPStartXfer+0x5d4>
 8005dca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005dd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005dd6:	881b      	ldrh	r3, [r3, #0]
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	029b      	lsls	r3, r3, #10
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	4313      	orrs	r3, r2
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005df4:	801a      	strh	r2, [r3, #0]
 8005df6:	e056      	b.n	8005ea6 <USB_EPStartXfer+0x6a6>
 8005df8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d10a      	bne.n	8005e16 <USB_EPStartXfer+0x616>
 8005e00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e02:	881b      	ldrh	r3, [r3, #0]
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e12:	801a      	strh	r2, [r3, #0]
 8005e14:	e047      	b.n	8005ea6 <USB_EPStartXfer+0x6a6>
 8005e16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005e1a:	085b      	lsrs	r3, r3, #1
 8005e1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d004      	beq.n	8005e36 <USB_EPStartXfer+0x636>
 8005e2c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e30:	3301      	adds	r3, #1
 8005e32:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005e36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e38:	881b      	ldrh	r3, [r3, #0]
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	029b      	lsls	r3, r3, #10
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	4313      	orrs	r3, r2
 8005e48:	b29a      	uxth	r2, r3
 8005e4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e4c:	801a      	strh	r2, [r3, #0]
 8005e4e:	e02a      	b.n	8005ea6 <USB_EPStartXfer+0x6a6>
 8005e50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005e54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	785b      	ldrb	r3, [r3, #1]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d122      	bne.n	8005ea6 <USB_EPStartXfer+0x6a6>
 8005e60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005e64:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	653b      	str	r3, [r7, #80]	; 0x50
 8005e6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005e70:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e80:	4413      	add	r3, r2
 8005e82:	653b      	str	r3, [r7, #80]	; 0x50
 8005e84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005e88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	011a      	lsls	r2, r3, #4
 8005e92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e94:	4413      	add	r3, r2
 8005e96:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ea4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005ea6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005eaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	891b      	ldrh	r3, [r3, #8]
 8005eb2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005eb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005eba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6959      	ldr	r1, [r3, #20]
 8005ec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005ecc:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005ed0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8005ed4:	6800      	ldr	r0, [r0, #0]
 8005ed6:	f001 f982 	bl	80071de <USB_WritePMA>
            ep->xfer_buff += len;
 8005eda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ede:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	695a      	ldr	r2, [r3, #20]
 8005ee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005eea:	441a      	add	r2, r3
 8005eec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ef0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005ef8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005efc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6a1a      	ldr	r2, [r3, #32]
 8005f04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d90f      	bls.n	8005f34 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005f14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	6a1a      	ldr	r2, [r3, #32]
 8005f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005f24:	1ad2      	subs	r2, r2, r3
 8005f26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	621a      	str	r2, [r3, #32]
 8005f32:	e00e      	b.n	8005f52 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005f34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	6a1b      	ldr	r3, [r3, #32]
 8005f40:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8005f44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005f52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	643b      	str	r3, [r7, #64]	; 0x40
 8005f5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	785b      	ldrb	r3, [r3, #1]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d177      	bne.n	800605e <USB_EPStartXfer+0x85e>
 8005f6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f72:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f7e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f8e:	4413      	add	r3, r2
 8005f90:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005f96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	011a      	lsls	r2, r3, #4
 8005fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fa2:	4413      	add	r3, r2
 8005fa4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005fa8:	637b      	str	r3, [r7, #52]	; 0x34
 8005faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fac:	881b      	ldrh	r3, [r3, #0]
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fb8:	801a      	strh	r2, [r3, #0]
 8005fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005fbe:	2b3e      	cmp	r3, #62	; 0x3e
 8005fc0:	d921      	bls.n	8006006 <USB_EPStartXfer+0x806>
 8005fc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005fc6:	095b      	lsrs	r3, r3, #5
 8005fc8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005fd0:	f003 031f 	and.w	r3, r3, #31
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d104      	bne.n	8005fe2 <USB_EPStartXfer+0x7e2>
 8005fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005fe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fe4:	881b      	ldrh	r3, [r3, #0]
 8005fe6:	b29a      	uxth	r2, r3
 8005fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	029b      	lsls	r3, r3, #10
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ffa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006002:	801a      	strh	r2, [r3, #0]
 8006004:	e050      	b.n	80060a8 <USB_EPStartXfer+0x8a8>
 8006006:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10a      	bne.n	8006024 <USB_EPStartXfer+0x824>
 800600e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006010:	881b      	ldrh	r3, [r3, #0]
 8006012:	b29b      	uxth	r3, r3
 8006014:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006018:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800601c:	b29a      	uxth	r2, r3
 800601e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006020:	801a      	strh	r2, [r3, #0]
 8006022:	e041      	b.n	80060a8 <USB_EPStartXfer+0x8a8>
 8006024:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006028:	085b      	lsrs	r3, r3, #1
 800602a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800602e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d004      	beq.n	8006044 <USB_EPStartXfer+0x844>
 800603a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800603e:	3301      	adds	r3, #1
 8006040:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006046:	881b      	ldrh	r3, [r3, #0]
 8006048:	b29a      	uxth	r2, r3
 800604a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800604e:	b29b      	uxth	r3, r3
 8006050:	029b      	lsls	r3, r3, #10
 8006052:	b29b      	uxth	r3, r3
 8006054:	4313      	orrs	r3, r2
 8006056:	b29a      	uxth	r2, r3
 8006058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800605a:	801a      	strh	r2, [r3, #0]
 800605c:	e024      	b.n	80060a8 <USB_EPStartXfer+0x8a8>
 800605e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006062:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	785b      	ldrb	r3, [r3, #1]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d11c      	bne.n	80060a8 <USB_EPStartXfer+0x8a8>
 800606e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006072:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800607c:	b29b      	uxth	r3, r3
 800607e:	461a      	mov	r2, r3
 8006080:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006082:	4413      	add	r3, r2
 8006084:	643b      	str	r3, [r7, #64]	; 0x40
 8006086:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800608a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	781b      	ldrb	r3, [r3, #0]
 8006092:	011a      	lsls	r2, r3, #4
 8006094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006096:	4413      	add	r3, r2
 8006098:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800609c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800609e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80060a2:	b29a      	uxth	r2, r3
 80060a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060a6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80060a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	895b      	ldrh	r3, [r3, #10]
 80060b4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	6959      	ldr	r1, [r3, #20]
 80060c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80060ce:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80060d2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80060d6:	6800      	ldr	r0, [r0, #0]
 80060d8:	f001 f881 	bl	80071de <USB_WritePMA>
 80060dc:	e227      	b.n	800652e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80060de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80060ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80060fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4413      	add	r3, r2
 8006108:	881b      	ldrh	r3, [r3, #0]
 800610a:	b29b      	uxth	r3, r3
 800610c:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8006110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006114:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8006118:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800611c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006126:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	441a      	add	r2, r3
 8006132:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8006136:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800613a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800613e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006146:	b29b      	uxth	r3, r3
 8006148:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800614a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800614e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006156:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800615a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006164:	b29b      	uxth	r3, r3
 8006166:	461a      	mov	r2, r3
 8006168:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800616a:	4413      	add	r3, r2
 800616c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800616e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006172:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	011a      	lsls	r2, r3, #4
 800617c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800617e:	4413      	add	r3, r2
 8006180:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006184:	65bb      	str	r3, [r7, #88]	; 0x58
 8006186:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800618a:	b29a      	uxth	r2, r3
 800618c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800618e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006190:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006194:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	891b      	ldrh	r3, [r3, #8]
 800619c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80061a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6959      	ldr	r1, [r3, #20]
 80061ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80061b6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80061ba:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80061be:	6800      	ldr	r0, [r0, #0]
 80061c0:	f001 f80d 	bl	80071de <USB_WritePMA>
 80061c4:	e1b3      	b.n	800652e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80061c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6a1a      	ldr	r2, [r3, #32]
 80061d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80061d6:	1ad2      	subs	r2, r2, r3
 80061d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80061e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	4413      	add	r3, r2
 80061fe:	881b      	ldrh	r3, [r3, #0]
 8006200:	b29b      	uxth	r3, r3
 8006202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006206:	2b00      	cmp	r3, #0
 8006208:	f000 80c6 	beq.w	8006398 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800620c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006210:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	673b      	str	r3, [r7, #112]	; 0x70
 8006218:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800621c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	785b      	ldrb	r3, [r3, #1]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d177      	bne.n	8006318 <USB_EPStartXfer+0xb18>
 8006228:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800622c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	66bb      	str	r3, [r7, #104]	; 0x68
 8006234:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006238:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006242:	b29b      	uxth	r3, r3
 8006244:	461a      	mov	r2, r3
 8006246:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006248:	4413      	add	r3, r2
 800624a:	66bb      	str	r3, [r7, #104]	; 0x68
 800624c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006250:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	011a      	lsls	r2, r3, #4
 800625a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800625c:	4413      	add	r3, r2
 800625e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006262:	667b      	str	r3, [r7, #100]	; 0x64
 8006264:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006266:	881b      	ldrh	r3, [r3, #0]
 8006268:	b29b      	uxth	r3, r3
 800626a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800626e:	b29a      	uxth	r2, r3
 8006270:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006272:	801a      	strh	r2, [r3, #0]
 8006274:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006278:	2b3e      	cmp	r3, #62	; 0x3e
 800627a:	d921      	bls.n	80062c0 <USB_EPStartXfer+0xac0>
 800627c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006280:	095b      	lsrs	r3, r3, #5
 8006282:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006286:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800628a:	f003 031f 	and.w	r3, r3, #31
 800628e:	2b00      	cmp	r3, #0
 8006290:	d104      	bne.n	800629c <USB_EPStartXfer+0xa9c>
 8006292:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006296:	3b01      	subs	r3, #1
 8006298:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800629c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800629e:	881b      	ldrh	r3, [r3, #0]
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	029b      	lsls	r3, r3, #10
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	4313      	orrs	r3, r2
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062bc:	801a      	strh	r2, [r3, #0]
 80062be:	e050      	b.n	8006362 <USB_EPStartXfer+0xb62>
 80062c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10a      	bne.n	80062de <USB_EPStartXfer+0xade>
 80062c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062ca:	881b      	ldrh	r3, [r3, #0]
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062d6:	b29a      	uxth	r2, r3
 80062d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062da:	801a      	strh	r2, [r3, #0]
 80062dc:	e041      	b.n	8006362 <USB_EPStartXfer+0xb62>
 80062de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80062e2:	085b      	lsrs	r3, r3, #1
 80062e4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80062e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80062ec:	f003 0301 	and.w	r3, r3, #1
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d004      	beq.n	80062fe <USB_EPStartXfer+0xafe>
 80062f4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80062f8:	3301      	adds	r3, #1
 80062fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80062fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006300:	881b      	ldrh	r3, [r3, #0]
 8006302:	b29a      	uxth	r2, r3
 8006304:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006308:	b29b      	uxth	r3, r3
 800630a:	029b      	lsls	r3, r3, #10
 800630c:	b29b      	uxth	r3, r3
 800630e:	4313      	orrs	r3, r2
 8006310:	b29a      	uxth	r2, r3
 8006312:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006314:	801a      	strh	r2, [r3, #0]
 8006316:	e024      	b.n	8006362 <USB_EPStartXfer+0xb62>
 8006318:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800631c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	785b      	ldrb	r3, [r3, #1]
 8006324:	2b01      	cmp	r3, #1
 8006326:	d11c      	bne.n	8006362 <USB_EPStartXfer+0xb62>
 8006328:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800632c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006336:	b29b      	uxth	r3, r3
 8006338:	461a      	mov	r2, r3
 800633a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800633c:	4413      	add	r3, r2
 800633e:	673b      	str	r3, [r7, #112]	; 0x70
 8006340:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006344:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	011a      	lsls	r2, r3, #4
 800634e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006350:	4413      	add	r3, r2
 8006352:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006356:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006358:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800635c:	b29a      	uxth	r2, r3
 800635e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006360:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006362:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006366:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	895b      	ldrh	r3, [r3, #10]
 800636e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006372:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006376:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	6959      	ldr	r1, [r3, #20]
 800637e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006382:	b29b      	uxth	r3, r3
 8006384:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006388:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800638c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006390:	6800      	ldr	r0, [r0, #0]
 8006392:	f000 ff24 	bl	80071de <USB_WritePMA>
 8006396:	e0ca      	b.n	800652e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006398:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800639c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	785b      	ldrb	r3, [r3, #1]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d177      	bne.n	8006498 <USB_EPStartXfer+0xc98>
 80063a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80063ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80063b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80063b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	461a      	mov	r2, r3
 80063c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80063c8:	4413      	add	r3, r2
 80063ca:	67fb      	str	r3, [r7, #124]	; 0x7c
 80063cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80063d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	011a      	lsls	r2, r3, #4
 80063da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80063dc:	4413      	add	r3, r2
 80063de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80063e2:	67bb      	str	r3, [r7, #120]	; 0x78
 80063e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063e6:	881b      	ldrh	r3, [r3, #0]
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063ee:	b29a      	uxth	r2, r3
 80063f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063f2:	801a      	strh	r2, [r3, #0]
 80063f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80063f8:	2b3e      	cmp	r3, #62	; 0x3e
 80063fa:	d921      	bls.n	8006440 <USB_EPStartXfer+0xc40>
 80063fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006400:	095b      	lsrs	r3, r3, #5
 8006402:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006406:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800640a:	f003 031f 	and.w	r3, r3, #31
 800640e:	2b00      	cmp	r3, #0
 8006410:	d104      	bne.n	800641c <USB_EPStartXfer+0xc1c>
 8006412:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006416:	3b01      	subs	r3, #1
 8006418:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800641c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800641e:	881b      	ldrh	r3, [r3, #0]
 8006420:	b29a      	uxth	r2, r3
 8006422:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006426:	b29b      	uxth	r3, r3
 8006428:	029b      	lsls	r3, r3, #10
 800642a:	b29b      	uxth	r3, r3
 800642c:	4313      	orrs	r3, r2
 800642e:	b29b      	uxth	r3, r3
 8006430:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006434:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006438:	b29a      	uxth	r2, r3
 800643a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800643c:	801a      	strh	r2, [r3, #0]
 800643e:	e05c      	b.n	80064fa <USB_EPStartXfer+0xcfa>
 8006440:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10a      	bne.n	800645e <USB_EPStartXfer+0xc5e>
 8006448:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800644a:	881b      	ldrh	r3, [r3, #0]
 800644c:	b29b      	uxth	r3, r3
 800644e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006452:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006456:	b29a      	uxth	r2, r3
 8006458:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800645a:	801a      	strh	r2, [r3, #0]
 800645c:	e04d      	b.n	80064fa <USB_EPStartXfer+0xcfa>
 800645e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006462:	085b      	lsrs	r3, r3, #1
 8006464:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006468:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800646c:	f003 0301 	and.w	r3, r3, #1
 8006470:	2b00      	cmp	r3, #0
 8006472:	d004      	beq.n	800647e <USB_EPStartXfer+0xc7e>
 8006474:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006478:	3301      	adds	r3, #1
 800647a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800647e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006480:	881b      	ldrh	r3, [r3, #0]
 8006482:	b29a      	uxth	r2, r3
 8006484:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006488:	b29b      	uxth	r3, r3
 800648a:	029b      	lsls	r3, r3, #10
 800648c:	b29b      	uxth	r3, r3
 800648e:	4313      	orrs	r3, r2
 8006490:	b29a      	uxth	r2, r3
 8006492:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006494:	801a      	strh	r2, [r3, #0]
 8006496:	e030      	b.n	80064fa <USB_EPStartXfer+0xcfa>
 8006498:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800649c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	785b      	ldrb	r3, [r3, #1]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d128      	bne.n	80064fa <USB_EPStartXfer+0xcfa>
 80064a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80064b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	461a      	mov	r2, r3
 80064c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064cc:	4413      	add	r3, r2
 80064ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80064d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	011a      	lsls	r2, r3, #4
 80064e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064e4:	4413      	add	r3, r2
 80064e6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80064ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80064ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80064f8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80064fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	891b      	ldrh	r3, [r3, #8]
 8006506:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800650a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800650e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	6959      	ldr	r1, [r3, #20]
 8006516:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800651a:	b29b      	uxth	r3, r3
 800651c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006520:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006524:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006528:	6800      	ldr	r0, [r0, #0]
 800652a:	f000 fe58 	bl	80071de <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800652e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006532:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800653c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	881b      	ldrh	r3, [r3, #0]
 800654a:	b29b      	uxth	r3, r3
 800654c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006550:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006554:	817b      	strh	r3, [r7, #10]
 8006556:	897b      	ldrh	r3, [r7, #10]
 8006558:	f083 0310 	eor.w	r3, r3, #16
 800655c:	817b      	strh	r3, [r7, #10]
 800655e:	897b      	ldrh	r3, [r7, #10]
 8006560:	f083 0320 	eor.w	r3, r3, #32
 8006564:	817b      	strh	r3, [r7, #10]
 8006566:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800656a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006574:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	441a      	add	r2, r3
 8006580:	897b      	ldrh	r3, [r7, #10]
 8006582:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006586:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800658a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800658e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006592:	b29b      	uxth	r3, r3
 8006594:	8013      	strh	r3, [r2, #0]
 8006596:	f000 bcde 	b.w	8006f56 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800659a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800659e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	7b1b      	ldrb	r3, [r3, #12]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f040 80bb 	bne.w	8006722 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80065ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80065b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	699a      	ldr	r2, [r3, #24]
 80065b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80065bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	691b      	ldr	r3, [r3, #16]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d917      	bls.n	80065f8 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80065c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80065cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 80065d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80065dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	699a      	ldr	r2, [r3, #24]
 80065e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80065e8:	1ad2      	subs	r2, r2, r3
 80065ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80065ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	619a      	str	r2, [r3, #24]
 80065f6:	e00e      	b.n	8006616 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80065f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80065fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	699b      	ldr	r3, [r3, #24]
 8006604:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8006608:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800660c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2200      	movs	r2, #0
 8006614:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006616:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800661a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006624:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006628:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006632:	b29b      	uxth	r3, r3
 8006634:	461a      	mov	r2, r3
 8006636:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800663a:	4413      	add	r3, r2
 800663c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006640:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006644:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	011a      	lsls	r2, r3, #4
 800664e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006652:	4413      	add	r3, r2
 8006654:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006658:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800665c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006660:	881b      	ldrh	r3, [r3, #0]
 8006662:	b29b      	uxth	r3, r3
 8006664:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006668:	b29a      	uxth	r2, r3
 800666a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800666e:	801a      	strh	r2, [r3, #0]
 8006670:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006674:	2b3e      	cmp	r3, #62	; 0x3e
 8006676:	d924      	bls.n	80066c2 <USB_EPStartXfer+0xec2>
 8006678:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800667c:	095b      	lsrs	r3, r3, #5
 800667e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006682:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006686:	f003 031f 	and.w	r3, r3, #31
 800668a:	2b00      	cmp	r3, #0
 800668c:	d104      	bne.n	8006698 <USB_EPStartXfer+0xe98>
 800668e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006692:	3b01      	subs	r3, #1
 8006694:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006698:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800669c:	881b      	ldrh	r3, [r3, #0]
 800669e:	b29a      	uxth	r2, r3
 80066a0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	029b      	lsls	r3, r3, #10
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	4313      	orrs	r3, r2
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066bc:	801a      	strh	r2, [r3, #0]
 80066be:	f000 bc10 	b.w	8006ee2 <USB_EPStartXfer+0x16e2>
 80066c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10c      	bne.n	80066e4 <USB_EPStartXfer+0xee4>
 80066ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066ce:	881b      	ldrh	r3, [r3, #0]
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066da:	b29a      	uxth	r2, r3
 80066dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066e0:	801a      	strh	r2, [r3, #0]
 80066e2:	e3fe      	b.n	8006ee2 <USB_EPStartXfer+0x16e2>
 80066e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80066e8:	085b      	lsrs	r3, r3, #1
 80066ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80066ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d004      	beq.n	8006704 <USB_EPStartXfer+0xf04>
 80066fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80066fe:	3301      	adds	r3, #1
 8006700:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006704:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	b29a      	uxth	r2, r3
 800670c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006710:	b29b      	uxth	r3, r3
 8006712:	029b      	lsls	r3, r3, #10
 8006714:	b29b      	uxth	r3, r3
 8006716:	4313      	orrs	r3, r2
 8006718:	b29a      	uxth	r2, r3
 800671a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800671e:	801a      	strh	r2, [r3, #0]
 8006720:	e3df      	b.n	8006ee2 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006722:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006726:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	78db      	ldrb	r3, [r3, #3]
 800672e:	2b02      	cmp	r3, #2
 8006730:	f040 8218 	bne.w	8006b64 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006734:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006738:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	785b      	ldrb	r3, [r3, #1]
 8006740:	2b00      	cmp	r3, #0
 8006742:	f040 809d 	bne.w	8006880 <USB_EPStartXfer+0x1080>
 8006746:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800674a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006754:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006758:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006762:	b29b      	uxth	r3, r3
 8006764:	461a      	mov	r2, r3
 8006766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800676a:	4413      	add	r3, r2
 800676c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006770:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006774:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	011a      	lsls	r2, r3, #4
 800677e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006782:	4413      	add	r3, r2
 8006784:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006788:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800678c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006790:	881b      	ldrh	r3, [r3, #0]
 8006792:	b29b      	uxth	r3, r3
 8006794:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006798:	b29a      	uxth	r2, r3
 800679a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800679e:	801a      	strh	r2, [r3, #0]
 80067a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	2b3e      	cmp	r3, #62	; 0x3e
 80067ae:	d92b      	bls.n	8006808 <USB_EPStartXfer+0x1008>
 80067b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	095b      	lsrs	r3, r3, #5
 80067be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80067c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f003 031f 	and.w	r3, r3, #31
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d104      	bne.n	80067e0 <USB_EPStartXfer+0xfe0>
 80067d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067da:	3b01      	subs	r3, #1
 80067dc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80067e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80067e4:	881b      	ldrh	r3, [r3, #0]
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	029b      	lsls	r3, r3, #10
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	4313      	orrs	r3, r2
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067fe:	b29a      	uxth	r2, r3
 8006800:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006804:	801a      	strh	r2, [r3, #0]
 8006806:	e070      	b.n	80068ea <USB_EPStartXfer+0x10ea>
 8006808:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800680c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d10c      	bne.n	8006832 <USB_EPStartXfer+0x1032>
 8006818:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800681c:	881b      	ldrh	r3, [r3, #0]
 800681e:	b29b      	uxth	r3, r3
 8006820:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006824:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006828:	b29a      	uxth	r2, r3
 800682a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800682e:	801a      	strh	r2, [r3, #0]
 8006830:	e05b      	b.n	80068ea <USB_EPStartXfer+0x10ea>
 8006832:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006836:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	085b      	lsrs	r3, r3, #1
 8006840:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006844:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006848:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	691b      	ldr	r3, [r3, #16]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b00      	cmp	r3, #0
 8006856:	d004      	beq.n	8006862 <USB_EPStartXfer+0x1062>
 8006858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800685c:	3301      	adds	r3, #1
 800685e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006862:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006866:	881b      	ldrh	r3, [r3, #0]
 8006868:	b29a      	uxth	r2, r3
 800686a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800686e:	b29b      	uxth	r3, r3
 8006870:	029b      	lsls	r3, r3, #10
 8006872:	b29b      	uxth	r3, r3
 8006874:	4313      	orrs	r3, r2
 8006876:	b29a      	uxth	r2, r3
 8006878:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800687c:	801a      	strh	r2, [r3, #0]
 800687e:	e034      	b.n	80068ea <USB_EPStartXfer+0x10ea>
 8006880:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006884:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	785b      	ldrb	r3, [r3, #1]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d12c      	bne.n	80068ea <USB_EPStartXfer+0x10ea>
 8006890:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006894:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800689e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	461a      	mov	r2, r3
 80068b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80068b4:	4413      	add	r3, r2
 80068b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80068ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	011a      	lsls	r2, r3, #4
 80068c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80068cc:	4413      	add	r3, r2
 80068ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80068d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80068d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80068e8:	801a      	strh	r2, [r3, #0]
 80068ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80068f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	785b      	ldrb	r3, [r3, #1]
 8006904:	2b00      	cmp	r3, #0
 8006906:	f040 809d 	bne.w	8006a44 <USB_EPStartXfer+0x1244>
 800690a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800690e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006918:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800691c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006926:	b29b      	uxth	r3, r3
 8006928:	461a      	mov	r2, r3
 800692a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800692e:	4413      	add	r3, r2
 8006930:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006934:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006938:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	011a      	lsls	r2, r3, #4
 8006942:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006946:	4413      	add	r3, r2
 8006948:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800694c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006950:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006954:	881b      	ldrh	r3, [r3, #0]
 8006956:	b29b      	uxth	r3, r3
 8006958:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800695c:	b29a      	uxth	r2, r3
 800695e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006962:	801a      	strh	r2, [r3, #0]
 8006964:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006968:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	2b3e      	cmp	r3, #62	; 0x3e
 8006972:	d92b      	bls.n	80069cc <USB_EPStartXfer+0x11cc>
 8006974:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006978:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	691b      	ldr	r3, [r3, #16]
 8006980:	095b      	lsrs	r3, r3, #5
 8006982:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006986:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800698a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	f003 031f 	and.w	r3, r3, #31
 8006996:	2b00      	cmp	r3, #0
 8006998:	d104      	bne.n	80069a4 <USB_EPStartXfer+0x11a4>
 800699a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800699e:	3b01      	subs	r3, #1
 80069a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80069a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069a8:	881b      	ldrh	r3, [r3, #0]
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	029b      	lsls	r3, r3, #10
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	4313      	orrs	r3, r2
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069c8:	801a      	strh	r2, [r3, #0]
 80069ca:	e069      	b.n	8006aa0 <USB_EPStartXfer+0x12a0>
 80069cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80069d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10c      	bne.n	80069f6 <USB_EPStartXfer+0x11f6>
 80069dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069e0:	881b      	ldrh	r3, [r3, #0]
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069f2:	801a      	strh	r2, [r3, #0]
 80069f4:	e054      	b.n	8006aa0 <USB_EPStartXfer+0x12a0>
 80069f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80069fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	085b      	lsrs	r3, r3, #1
 8006a04:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d004      	beq.n	8006a26 <USB_EPStartXfer+0x1226>
 8006a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a20:	3301      	adds	r3, #1
 8006a22:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a26:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a2a:	881b      	ldrh	r3, [r3, #0]
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	029b      	lsls	r3, r3, #10
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	b29a      	uxth	r2, r3
 8006a3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a40:	801a      	strh	r2, [r3, #0]
 8006a42:	e02d      	b.n	8006aa0 <USB_EPStartXfer+0x12a0>
 8006a44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	785b      	ldrb	r3, [r3, #1]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d125      	bne.n	8006aa0 <USB_EPStartXfer+0x12a0>
 8006a54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a58:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	461a      	mov	r2, r3
 8006a66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006a6a:	4413      	add	r3, r2
 8006a6c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006a70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	011a      	lsls	r2, r3, #4
 8006a7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006a82:	4413      	add	r3, r2
 8006a84:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006a8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a9e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006aa0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006aa4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	69db      	ldr	r3, [r3, #28]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f000 8218 	beq.w	8006ee2 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006ab2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ab6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ac0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	4413      	add	r3, r2
 8006acc:	881b      	ldrh	r3, [r3, #0]
 8006ace:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006ad2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8006ad6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d005      	beq.n	8006aea <USB_EPStartXfer+0x12ea>
 8006ade:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8006ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10d      	bne.n	8006b06 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006aea:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8006aee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f040 81f5 	bne.w	8006ee2 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006af8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8006afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f040 81ee 	bne.w	8006ee2 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006b06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	4413      	add	r3, r2
 8006b20:	881b      	ldrh	r3, [r3, #0]
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b2c:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8006b30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b34:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	441a      	add	r2, r3
 8006b4a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8006b4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b5a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	8013      	strh	r3, [r2, #0]
 8006b62:	e1be      	b.n	8006ee2 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006b64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	78db      	ldrb	r3, [r3, #3]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	f040 81b4 	bne.w	8006ede <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006b76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d917      	bls.n	8006bc2 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8006b92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8006ba2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ba6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	699a      	ldr	r2, [r3, #24]
 8006bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006bb2:	1ad2      	subs	r2, r2, r3
 8006bb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006bb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	619a      	str	r2, [r3, #24]
 8006bc0:	e00e      	b.n	8006be0 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8006bc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006bc6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8006bd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006bd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006be0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006be4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	785b      	ldrb	r3, [r3, #1]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f040 8085 	bne.w	8006cfc <USB_EPStartXfer+0x14fc>
 8006bf2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006bf6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006c00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c04:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	461a      	mov	r2, r3
 8006c12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006c16:	4413      	add	r3, r2
 8006c18:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006c1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	011a      	lsls	r2, r3, #4
 8006c2a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006c2e:	4413      	add	r3, r2
 8006c30:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006c34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c3c:	881b      	ldrh	r3, [r3, #0]
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c44:	b29a      	uxth	r2, r3
 8006c46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c4a:	801a      	strh	r2, [r3, #0]
 8006c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c50:	2b3e      	cmp	r3, #62	; 0x3e
 8006c52:	d923      	bls.n	8006c9c <USB_EPStartXfer+0x149c>
 8006c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c58:	095b      	lsrs	r3, r3, #5
 8006c5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c62:	f003 031f 	and.w	r3, r3, #31
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d104      	bne.n	8006c74 <USB_EPStartXfer+0x1474>
 8006c6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006c74:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	029b      	lsls	r3, r3, #10
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	4313      	orrs	r3, r2
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c92:	b29a      	uxth	r2, r3
 8006c94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c98:	801a      	strh	r2, [r3, #0]
 8006c9a:	e060      	b.n	8006d5e <USB_EPStartXfer+0x155e>
 8006c9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d10c      	bne.n	8006cbe <USB_EPStartXfer+0x14be>
 8006ca4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006ca8:	881b      	ldrh	r3, [r3, #0]
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006cba:	801a      	strh	r2, [r3, #0]
 8006cbc:	e04f      	b.n	8006d5e <USB_EPStartXfer+0x155e>
 8006cbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006cc2:	085b      	lsrs	r3, r3, #1
 8006cc4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006ccc:	f003 0301 	and.w	r3, r3, #1
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d004      	beq.n	8006cde <USB_EPStartXfer+0x14de>
 8006cd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cd8:	3301      	adds	r3, #1
 8006cda:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006cde:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006ce2:	881b      	ldrh	r3, [r3, #0]
 8006ce4:	b29a      	uxth	r2, r3
 8006ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	029b      	lsls	r3, r3, #10
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	b29a      	uxth	r2, r3
 8006cf4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006cf8:	801a      	strh	r2, [r3, #0]
 8006cfa:	e030      	b.n	8006d5e <USB_EPStartXfer+0x155e>
 8006cfc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	785b      	ldrb	r3, [r3, #1]
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d128      	bne.n	8006d5e <USB_EPStartXfer+0x155e>
 8006d0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d10:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006d1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d30:	4413      	add	r3, r2
 8006d32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006d36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	011a      	lsls	r2, r3, #4
 8006d44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d48:	4413      	add	r3, r2
 8006d4a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d4e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d56:	b29a      	uxth	r2, r3
 8006d58:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006d5c:	801a      	strh	r2, [r3, #0]
 8006d5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d62:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006d6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	785b      	ldrb	r3, [r3, #1]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f040 8085 	bne.w	8006e88 <USB_EPStartXfer+0x1688>
 8006d7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006d8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d90:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006da2:	4413      	add	r3, r2
 8006da4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006da8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006dac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	011a      	lsls	r2, r3, #4
 8006db6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006dba:	4413      	add	r3, r2
 8006dbc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006dc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006dc4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006dd6:	801a      	strh	r2, [r3, #0]
 8006dd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006ddc:	2b3e      	cmp	r3, #62	; 0x3e
 8006dde:	d923      	bls.n	8006e28 <USB_EPStartXfer+0x1628>
 8006de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006de4:	095b      	lsrs	r3, r3, #5
 8006de6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006dee:	f003 031f 	and.w	r3, r3, #31
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d104      	bne.n	8006e00 <USB_EPStartXfer+0x1600>
 8006df6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006dfa:	3b01      	subs	r3, #1
 8006dfc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006e00:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e04:	881b      	ldrh	r3, [r3, #0]
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	029b      	lsls	r3, r3, #10
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	4313      	orrs	r3, r2
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e1e:	b29a      	uxth	r2, r3
 8006e20:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e24:	801a      	strh	r2, [r3, #0]
 8006e26:	e05c      	b.n	8006ee2 <USB_EPStartXfer+0x16e2>
 8006e28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d10c      	bne.n	8006e4a <USB_EPStartXfer+0x164a>
 8006e30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e40:	b29a      	uxth	r2, r3
 8006e42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e46:	801a      	strh	r2, [r3, #0]
 8006e48:	e04b      	b.n	8006ee2 <USB_EPStartXfer+0x16e2>
 8006e4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e4e:	085b      	lsrs	r3, r3, #1
 8006e50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e58:	f003 0301 	and.w	r3, r3, #1
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d004      	beq.n	8006e6a <USB_EPStartXfer+0x166a>
 8006e60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e64:	3301      	adds	r3, #1
 8006e66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006e6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e6e:	881b      	ldrh	r3, [r3, #0]
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	029b      	lsls	r3, r3, #10
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e84:	801a      	strh	r2, [r3, #0]
 8006e86:	e02c      	b.n	8006ee2 <USB_EPStartXfer+0x16e2>
 8006e88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	785b      	ldrb	r3, [r3, #1]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d124      	bne.n	8006ee2 <USB_EPStartXfer+0x16e2>
 8006e98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006eae:	4413      	add	r3, r2
 8006eb0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006eb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006eb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	011a      	lsls	r2, r3, #4
 8006ec2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ec6:	4413      	add	r3, r2
 8006ec8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006ecc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006ed4:	b29a      	uxth	r2, r3
 8006ed6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006eda:	801a      	strh	r2, [r3, #0]
 8006edc:	e001      	b.n	8006ee2 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e03a      	b.n	8006f58 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006ee2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ee6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ef0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	4413      	add	r3, r2
 8006efc:	881b      	ldrh	r3, [r3, #0]
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f08:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006f0c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006f10:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006f14:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006f18:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006f1c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006f20:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006f24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	441a      	add	r2, r3
 8006f3e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006f42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b085      	sub	sp, #20
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
 8006f6a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	785b      	ldrb	r3, [r3, #1]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d020      	beq.n	8006fb6 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	881b      	ldrh	r3, [r3, #0]
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f8a:	81bb      	strh	r3, [r7, #12]
 8006f8c:	89bb      	ldrh	r3, [r7, #12]
 8006f8e:	f083 0310 	eor.w	r3, r3, #16
 8006f92:	81bb      	strh	r3, [r7, #12]
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	441a      	add	r2, r3
 8006f9e:	89bb      	ldrh	r3, [r7, #12]
 8006fa0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fa4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	8013      	strh	r3, [r2, #0]
 8006fb4:	e01f      	b.n	8006ff6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4413      	add	r3, r2
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fcc:	81fb      	strh	r3, [r7, #14]
 8006fce:	89fb      	ldrh	r3, [r7, #14]
 8006fd0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006fd4:	81fb      	strh	r3, [r7, #14]
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	781b      	ldrb	r3, [r3, #0]
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	441a      	add	r2, r3
 8006fe0:	89fb      	ldrh	r3, [r7, #14]
 8006fe2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fe6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006ff6:	2300      	movs	r3, #0
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3714      	adds	r7, #20
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bc80      	pop	{r7}
 8007000:	4770      	bx	lr

08007002 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007002:	b480      	push	{r7}
 8007004:	b087      	sub	sp, #28
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
 800700a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	7b1b      	ldrb	r3, [r3, #12]
 8007010:	2b00      	cmp	r3, #0
 8007012:	f040 809d 	bne.w	8007150 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	785b      	ldrb	r3, [r3, #1]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d04c      	beq.n	80070b8 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	4413      	add	r3, r2
 8007028:	881b      	ldrh	r3, [r3, #0]
 800702a:	823b      	strh	r3, [r7, #16]
 800702c:	8a3b      	ldrh	r3, [r7, #16]
 800702e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007032:	2b00      	cmp	r3, #0
 8007034:	d01b      	beq.n	800706e <USB_EPClearStall+0x6c>
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	009b      	lsls	r3, r3, #2
 800703e:	4413      	add	r3, r2
 8007040:	881b      	ldrh	r3, [r3, #0]
 8007042:	b29b      	uxth	r3, r3
 8007044:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704c:	81fb      	strh	r3, [r7, #14]
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	441a      	add	r2, r3
 8007058:	89fb      	ldrh	r3, [r7, #14]
 800705a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800705e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007062:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007066:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800706a:	b29b      	uxth	r3, r3
 800706c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	78db      	ldrb	r3, [r3, #3]
 8007072:	2b01      	cmp	r3, #1
 8007074:	d06c      	beq.n	8007150 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	4413      	add	r3, r2
 8007080:	881b      	ldrh	r3, [r3, #0]
 8007082:	b29b      	uxth	r3, r3
 8007084:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007088:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800708c:	81bb      	strh	r3, [r7, #12]
 800708e:	89bb      	ldrh	r3, [r7, #12]
 8007090:	f083 0320 	eor.w	r3, r3, #32
 8007094:	81bb      	strh	r3, [r7, #12]
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	441a      	add	r2, r3
 80070a0:	89bb      	ldrh	r3, [r7, #12]
 80070a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	8013      	strh	r3, [r2, #0]
 80070b6:	e04b      	b.n	8007150 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	4413      	add	r3, r2
 80070c2:	881b      	ldrh	r3, [r3, #0]
 80070c4:	82fb      	strh	r3, [r7, #22]
 80070c6:	8afb      	ldrh	r3, [r7, #22]
 80070c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d01b      	beq.n	8007108 <USB_EPClearStall+0x106>
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	781b      	ldrb	r3, [r3, #0]
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	4413      	add	r3, r2
 80070da:	881b      	ldrh	r3, [r3, #0]
 80070dc:	b29b      	uxth	r3, r3
 80070de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070e6:	82bb      	strh	r3, [r7, #20]
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	441a      	add	r2, r3
 80070f2:	8abb      	ldrh	r3, [r7, #20]
 80070f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007104:	b29b      	uxth	r3, r3
 8007106:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4413      	add	r3, r2
 8007112:	881b      	ldrh	r3, [r3, #0]
 8007114:	b29b      	uxth	r3, r3
 8007116:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800711a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800711e:	827b      	strh	r3, [r7, #18]
 8007120:	8a7b      	ldrh	r3, [r7, #18]
 8007122:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007126:	827b      	strh	r3, [r7, #18]
 8007128:	8a7b      	ldrh	r3, [r7, #18]
 800712a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800712e:	827b      	strh	r3, [r7, #18]
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	441a      	add	r2, r3
 800713a:	8a7b      	ldrh	r3, [r7, #18]
 800713c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007140:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007144:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800714c:	b29b      	uxth	r3, r3
 800714e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007150:	2300      	movs	r3, #0
}
 8007152:	4618      	mov	r0, r3
 8007154:	371c      	adds	r7, #28
 8007156:	46bd      	mov	sp, r7
 8007158:	bc80      	pop	{r7}
 800715a:	4770      	bx	lr

0800715c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800715c:	b480      	push	{r7}
 800715e:	b083      	sub	sp, #12
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	460b      	mov	r3, r1
 8007166:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007168:	78fb      	ldrb	r3, [r7, #3]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d103      	bne.n	8007176 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2280      	movs	r2, #128	; 0x80
 8007172:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007176:	2300      	movs	r3, #0
}
 8007178:	4618      	mov	r0, r3
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr

08007182 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007182:	b480      	push	{r7}
 8007184:	b083      	sub	sp, #12
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	370c      	adds	r7, #12
 8007190:	46bd      	mov	sp, r7
 8007192:	bc80      	pop	{r7}
 8007194:	4770      	bx	lr

08007196 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007196:	b480      	push	{r7}
 8007198:	b083      	sub	sp, #12
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bc80      	pop	{r7}
 80071a8:	4770      	bx	lr

080071aa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b085      	sub	sp, #20
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80071bc:	68fb      	ldr	r3, [r7, #12]
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3714      	adds	r7, #20
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bc80      	pop	{r7}
 80071c6:	4770      	bx	lr

080071c8 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	bc80      	pop	{r7}
 80071dc:	4770      	bx	lr

080071de <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80071de:	b480      	push	{r7}
 80071e0:	b08b      	sub	sp, #44	; 0x2c
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	60f8      	str	r0, [r7, #12]
 80071e6:	60b9      	str	r1, [r7, #8]
 80071e8:	4611      	mov	r1, r2
 80071ea:	461a      	mov	r2, r3
 80071ec:	460b      	mov	r3, r1
 80071ee:	80fb      	strh	r3, [r7, #6]
 80071f0:	4613      	mov	r3, r2
 80071f2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80071f4:	88bb      	ldrh	r3, [r7, #4]
 80071f6:	3301      	adds	r3, #1
 80071f8:	085b      	lsrs	r3, r3, #1
 80071fa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007204:	88fb      	ldrh	r3, [r7, #6]
 8007206:	005a      	lsls	r2, r3, #1
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	4413      	add	r3, r2
 800720c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007210:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007212:	69bb      	ldr	r3, [r7, #24]
 8007214:	627b      	str	r3, [r7, #36]	; 0x24
 8007216:	e01e      	b.n	8007256 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	3301      	adds	r3, #1
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	021b      	lsls	r3, r3, #8
 8007226:	b21a      	sxth	r2, r3
 8007228:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800722c:	4313      	orrs	r3, r2
 800722e:	b21b      	sxth	r3, r3
 8007230:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007232:	6a3b      	ldr	r3, [r7, #32]
 8007234:	8a7a      	ldrh	r2, [r7, #18]
 8007236:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007238:	6a3b      	ldr	r3, [r7, #32]
 800723a:	3302      	adds	r3, #2
 800723c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	3302      	adds	r3, #2
 8007242:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8007244:	69fb      	ldr	r3, [r7, #28]
 8007246:	3301      	adds	r3, #1
 8007248:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	3301      	adds	r3, #1
 800724e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007252:	3b01      	subs	r3, #1
 8007254:	627b      	str	r3, [r7, #36]	; 0x24
 8007256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1dd      	bne.n	8007218 <USB_WritePMA+0x3a>
  }
}
 800725c:	bf00      	nop
 800725e:	bf00      	nop
 8007260:	372c      	adds	r7, #44	; 0x2c
 8007262:	46bd      	mov	sp, r7
 8007264:	bc80      	pop	{r7}
 8007266:	4770      	bx	lr

08007268 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007268:	b480      	push	{r7}
 800726a:	b08b      	sub	sp, #44	; 0x2c
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	4611      	mov	r1, r2
 8007274:	461a      	mov	r2, r3
 8007276:	460b      	mov	r3, r1
 8007278:	80fb      	strh	r3, [r7, #6]
 800727a:	4613      	mov	r3, r2
 800727c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800727e:	88bb      	ldrh	r3, [r7, #4]
 8007280:	085b      	lsrs	r3, r3, #1
 8007282:	b29b      	uxth	r3, r3
 8007284:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800728e:	88fb      	ldrh	r3, [r7, #6]
 8007290:	005a      	lsls	r2, r3, #1
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	4413      	add	r3, r2
 8007296:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800729a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	627b      	str	r3, [r7, #36]	; 0x24
 80072a0:	e01b      	b.n	80072da <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80072a2:	6a3b      	ldr	r3, [r7, #32]
 80072a4:	881b      	ldrh	r3, [r3, #0]
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80072aa:	6a3b      	ldr	r3, [r7, #32]
 80072ac:	3302      	adds	r3, #2
 80072ae:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	69fb      	ldr	r3, [r7, #28]
 80072b6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	3301      	adds	r3, #1
 80072bc:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	0a1b      	lsrs	r3, r3, #8
 80072c2:	b2da      	uxtb	r2, r3
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	3301      	adds	r3, #1
 80072cc:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80072ce:	6a3b      	ldr	r3, [r7, #32]
 80072d0:	3302      	adds	r3, #2
 80072d2:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	3b01      	subs	r3, #1
 80072d8:	627b      	str	r3, [r7, #36]	; 0x24
 80072da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1e0      	bne.n	80072a2 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80072e0:	88bb      	ldrh	r3, [r7, #4]
 80072e2:	f003 0301 	and.w	r3, r3, #1
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d007      	beq.n	80072fc <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80072ec:	6a3b      	ldr	r3, [r7, #32]
 80072ee:	881b      	ldrh	r3, [r3, #0]
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	b2da      	uxtb	r2, r3
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	701a      	strb	r2, [r3, #0]
  }
}
 80072fc:	bf00      	nop
 80072fe:	372c      	adds	r7, #44	; 0x2c
 8007300:	46bd      	mov	sp, r7
 8007302:	bc80      	pop	{r7}
 8007304:	4770      	bx	lr

08007306 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b084      	sub	sp, #16
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	460b      	mov	r3, r1
 8007310:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	7c1b      	ldrb	r3, [r3, #16]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d115      	bne.n	800734a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800731e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007322:	2202      	movs	r2, #2
 8007324:	2181      	movs	r1, #129	; 0x81
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f001 fe91 	bl	800904e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007332:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007336:	2202      	movs	r2, #2
 8007338:	2101      	movs	r1, #1
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f001 fe87 	bl	800904e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007348:	e012      	b.n	8007370 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800734a:	2340      	movs	r3, #64	; 0x40
 800734c:	2202      	movs	r2, #2
 800734e:	2181      	movs	r1, #129	; 0x81
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f001 fe7c 	bl	800904e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800735c:	2340      	movs	r3, #64	; 0x40
 800735e:	2202      	movs	r2, #2
 8007360:	2101      	movs	r1, #1
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f001 fe73 	bl	800904e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007370:	2308      	movs	r3, #8
 8007372:	2203      	movs	r2, #3
 8007374:	2182      	movs	r1, #130	; 0x82
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f001 fe69 	bl	800904e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007382:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007386:	f001 ff89 	bl	800929c <USBD_static_malloc>
 800738a:	4602      	mov	r2, r0
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007398:	2b00      	cmp	r3, #0
 800739a:	d102      	bne.n	80073a2 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800739c:	2301      	movs	r3, #1
 800739e:	73fb      	strb	r3, [r7, #15]
 80073a0:	e026      	b.n	80073f0 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073a8:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	2200      	movs	r2, #0
 80073c0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	7c1b      	ldrb	r3, [r3, #16]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d109      	bne.n	80073e0 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80073d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073d6:	2101      	movs	r1, #1
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f001 ff29 	bl	8009230 <USBD_LL_PrepareReceive>
 80073de:	e007      	b.n	80073f0 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80073e6:	2340      	movs	r3, #64	; 0x40
 80073e8:	2101      	movs	r1, #1
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f001 ff20 	bl	8009230 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80073f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3710      	adds	r7, #16
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}

080073fa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80073fa:	b580      	push	{r7, lr}
 80073fc:	b084      	sub	sp, #16
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
 8007402:	460b      	mov	r3, r1
 8007404:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007406:	2300      	movs	r3, #0
 8007408:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800740a:	2181      	movs	r1, #129	; 0x81
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f001 fe44 	bl	800909a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007418:	2101      	movs	r1, #1
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f001 fe3d 	bl	800909a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007428:	2182      	movs	r1, #130	; 0x82
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f001 fe35 	bl	800909a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00e      	beq.n	800745e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007450:	4618      	mov	r0, r3
 8007452:	f001 ff2f 	bl	80092b4 <USBD_static_free>
    pdev->pClassData = NULL;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800745e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007460:	4618      	mov	r0, r3
 8007462:	3710      	adds	r7, #16
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b086      	sub	sp, #24
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007478:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800747a:	2300      	movs	r3, #0
 800747c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800747e:	2300      	movs	r3, #0
 8007480:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007482:	2300      	movs	r3, #0
 8007484:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800748e:	2b00      	cmp	r3, #0
 8007490:	d039      	beq.n	8007506 <USBD_CDC_Setup+0x9e>
 8007492:	2b20      	cmp	r3, #32
 8007494:	d17f      	bne.n	8007596 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	88db      	ldrh	r3, [r3, #6]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d029      	beq.n	80074f2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	b25b      	sxtb	r3, r3
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	da11      	bge.n	80074cc <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	683a      	ldr	r2, [r7, #0]
 80074b2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80074b4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074b6:	683a      	ldr	r2, [r7, #0]
 80074b8:	88d2      	ldrh	r2, [r2, #6]
 80074ba:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80074bc:	6939      	ldr	r1, [r7, #16]
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	88db      	ldrh	r3, [r3, #6]
 80074c2:	461a      	mov	r2, r3
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f001 fa0a 	bl	80088de <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80074ca:	e06b      	b.n	80075a4 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	785a      	ldrb	r2, [r3, #1]
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	88db      	ldrh	r3, [r3, #6]
 80074da:	b2da      	uxtb	r2, r3
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80074e2:	6939      	ldr	r1, [r7, #16]
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	88db      	ldrh	r3, [r3, #6]
 80074e8:	461a      	mov	r2, r3
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f001 fa25 	bl	800893a <USBD_CtlPrepareRx>
      break;
 80074f0:	e058      	b.n	80075a4 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	7850      	ldrb	r0, [r2, #1]
 80074fe:	2200      	movs	r2, #0
 8007500:	6839      	ldr	r1, [r7, #0]
 8007502:	4798      	blx	r3
      break;
 8007504:	e04e      	b.n	80075a4 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	785b      	ldrb	r3, [r3, #1]
 800750a:	2b0b      	cmp	r3, #11
 800750c:	d02e      	beq.n	800756c <USBD_CDC_Setup+0x104>
 800750e:	2b0b      	cmp	r3, #11
 8007510:	dc38      	bgt.n	8007584 <USBD_CDC_Setup+0x11c>
 8007512:	2b00      	cmp	r3, #0
 8007514:	d002      	beq.n	800751c <USBD_CDC_Setup+0xb4>
 8007516:	2b0a      	cmp	r3, #10
 8007518:	d014      	beq.n	8007544 <USBD_CDC_Setup+0xdc>
 800751a:	e033      	b.n	8007584 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007522:	2b03      	cmp	r3, #3
 8007524:	d107      	bne.n	8007536 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007526:	f107 030c 	add.w	r3, r7, #12
 800752a:	2202      	movs	r2, #2
 800752c:	4619      	mov	r1, r3
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f001 f9d5 	bl	80088de <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007534:	e02e      	b.n	8007594 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007536:	6839      	ldr	r1, [r7, #0]
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f001 f966 	bl	800880a <USBD_CtlError>
            ret = USBD_FAIL;
 800753e:	2302      	movs	r3, #2
 8007540:	75fb      	strb	r3, [r7, #23]
          break;
 8007542:	e027      	b.n	8007594 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800754a:	2b03      	cmp	r3, #3
 800754c:	d107      	bne.n	800755e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800754e:	f107 030f 	add.w	r3, r7, #15
 8007552:	2201      	movs	r2, #1
 8007554:	4619      	mov	r1, r3
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f001 f9c1 	bl	80088de <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800755c:	e01a      	b.n	8007594 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800755e:	6839      	ldr	r1, [r7, #0]
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f001 f952 	bl	800880a <USBD_CtlError>
            ret = USBD_FAIL;
 8007566:	2302      	movs	r3, #2
 8007568:	75fb      	strb	r3, [r7, #23]
          break;
 800756a:	e013      	b.n	8007594 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007572:	2b03      	cmp	r3, #3
 8007574:	d00d      	beq.n	8007592 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007576:	6839      	ldr	r1, [r7, #0]
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f001 f946 	bl	800880a <USBD_CtlError>
            ret = USBD_FAIL;
 800757e:	2302      	movs	r3, #2
 8007580:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007582:	e006      	b.n	8007592 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007584:	6839      	ldr	r1, [r7, #0]
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f001 f93f 	bl	800880a <USBD_CtlError>
          ret = USBD_FAIL;
 800758c:	2302      	movs	r3, #2
 800758e:	75fb      	strb	r3, [r7, #23]
          break;
 8007590:	e000      	b.n	8007594 <USBD_CDC_Setup+0x12c>
          break;
 8007592:	bf00      	nop
      }
      break;
 8007594:	e006      	b.n	80075a4 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007596:	6839      	ldr	r1, [r7, #0]
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f001 f936 	bl	800880a <USBD_CtlError>
      ret = USBD_FAIL;
 800759e:	2302      	movs	r3, #2
 80075a0:	75fb      	strb	r3, [r7, #23]
      break;
 80075a2:	bf00      	nop
  }

  return ret;
 80075a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3718      	adds	r7, #24
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b084      	sub	sp, #16
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
 80075b6:	460b      	mov	r3, r1
 80075b8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075c0:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80075c8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d03a      	beq.n	800764a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80075d4:	78fa      	ldrb	r2, [r7, #3]
 80075d6:	6879      	ldr	r1, [r7, #4]
 80075d8:	4613      	mov	r3, r2
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	4413      	add	r3, r2
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	440b      	add	r3, r1
 80075e2:	331c      	adds	r3, #28
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d029      	beq.n	800763e <USBD_CDC_DataIn+0x90>
 80075ea:	78fa      	ldrb	r2, [r7, #3]
 80075ec:	6879      	ldr	r1, [r7, #4]
 80075ee:	4613      	mov	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4413      	add	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	440b      	add	r3, r1
 80075f8:	331c      	adds	r3, #28
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	78f9      	ldrb	r1, [r7, #3]
 80075fe:	68b8      	ldr	r0, [r7, #8]
 8007600:	460b      	mov	r3, r1
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	440b      	add	r3, r1
 8007606:	00db      	lsls	r3, r3, #3
 8007608:	4403      	add	r3, r0
 800760a:	3338      	adds	r3, #56	; 0x38
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	fbb2 f1f3 	udiv	r1, r2, r3
 8007612:	fb01 f303 	mul.w	r3, r1, r3
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	2b00      	cmp	r3, #0
 800761a:	d110      	bne.n	800763e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800761c:	78fa      	ldrb	r2, [r7, #3]
 800761e:	6879      	ldr	r1, [r7, #4]
 8007620:	4613      	mov	r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	4413      	add	r3, r2
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	440b      	add	r3, r1
 800762a:	331c      	adds	r3, #28
 800762c:	2200      	movs	r2, #0
 800762e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007630:	78f9      	ldrb	r1, [r7, #3]
 8007632:	2300      	movs	r3, #0
 8007634:	2200      	movs	r2, #0
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f001 fdd7 	bl	80091ea <USBD_LL_Transmit>
 800763c:	e003      	b.n	8007646 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007646:	2300      	movs	r3, #0
 8007648:	e000      	b.n	800764c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800764a:	2302      	movs	r3, #2
  }
}
 800764c:	4618      	mov	r0, r3
 800764e:	3710      	adds	r7, #16
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	460b      	mov	r3, r1
 800765e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007666:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007668:	78fb      	ldrb	r3, [r7, #3]
 800766a:	4619      	mov	r1, r3
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f001 fe02 	bl	8009276 <USBD_LL_GetRxDataSize>
 8007672:	4602      	mov	r2, r0
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00d      	beq.n	80076a0 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	68fa      	ldr	r2, [r7, #12]
 800768e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007692:	68fa      	ldr	r2, [r7, #12]
 8007694:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007698:	4611      	mov	r1, r2
 800769a:	4798      	blx	r3

    return USBD_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	e000      	b.n	80076a2 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80076a0:	2302      	movs	r3, #2
  }
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80076aa:	b580      	push	{r7, lr}
 80076ac:	b084      	sub	sp, #16
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076b8:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d015      	beq.n	80076f0 <USBD_CDC_EP0_RxReady+0x46>
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80076ca:	2bff      	cmp	r3, #255	; 0xff
 80076cc:	d010      	beq.n	80076f0 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	68fa      	ldr	r2, [r7, #12]
 80076d8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80076dc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80076e4:	b292      	uxth	r2, r2
 80076e6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	22ff      	movs	r2, #255	; 0xff
 80076ec:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
	...

080076fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2243      	movs	r2, #67	; 0x43
 8007708:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800770a:	4b03      	ldr	r3, [pc, #12]	; (8007718 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800770c:	4618      	mov	r0, r3
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	bc80      	pop	{r7}
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop
 8007718:	2000009c 	.word	0x2000009c

0800771c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2243      	movs	r2, #67	; 0x43
 8007728:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800772a:	4b03      	ldr	r3, [pc, #12]	; (8007738 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800772c:	4618      	mov	r0, r3
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	bc80      	pop	{r7}
 8007734:	4770      	bx	lr
 8007736:	bf00      	nop
 8007738:	20000058 	.word	0x20000058

0800773c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2243      	movs	r2, #67	; 0x43
 8007748:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800774a:	4b03      	ldr	r3, [pc, #12]	; (8007758 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800774c:	4618      	mov	r0, r3
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	bc80      	pop	{r7}
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	200000e0 	.word	0x200000e0

0800775c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	220a      	movs	r2, #10
 8007768:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800776a:	4b03      	ldr	r3, [pc, #12]	; (8007778 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800776c:	4618      	mov	r0, r3
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	bc80      	pop	{r7}
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	20000014 	.word	0x20000014

0800777c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007786:	2302      	movs	r3, #2
 8007788:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d005      	beq.n	800779c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007798:	2300      	movs	r3, #0
 800779a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800779c:	7bfb      	ldrb	r3, [r7, #15]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bc80      	pop	{r7}
 80077a6:	4770      	bx	lr

080077a8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b087      	sub	sp, #28
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	4613      	mov	r3, r2
 80077b4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077bc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80077c6:	88fa      	ldrh	r2, [r7, #6]
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	371c      	adds	r7, #28
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bc80      	pop	{r7}
 80077d8:	4770      	bx	lr

080077da <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80077da:	b480      	push	{r7}
 80077dc:	b085      	sub	sp, #20
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077ea:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	683a      	ldr	r2, [r7, #0]
 80077f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3714      	adds	r7, #20
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bc80      	pop	{r7}
 80077fe:	4770      	bx	lr

08007800 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800780e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007816:	2b00      	cmp	r3, #0
 8007818:	d01c      	beq.n	8007854 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007820:	2b00      	cmp	r3, #0
 8007822:	d115      	bne.n	8007850 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2201      	movs	r2, #1
 8007828:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007842:	b29b      	uxth	r3, r3
 8007844:	2181      	movs	r1, #129	; 0x81
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f001 fccf 	bl	80091ea <USBD_LL_Transmit>

      return USBD_OK;
 800784c:	2300      	movs	r3, #0
 800784e:	e002      	b.n	8007856 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007850:	2301      	movs	r3, #1
 8007852:	e000      	b.n	8007856 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007854:	2302      	movs	r3, #2
  }
}
 8007856:	4618      	mov	r0, r3
 8007858:	3710      	adds	r7, #16
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b084      	sub	sp, #16
 8007862:	af00      	add	r7, sp, #0
 8007864:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800786c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007874:	2b00      	cmp	r3, #0
 8007876:	d017      	beq.n	80078a8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	7c1b      	ldrb	r3, [r3, #16]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d109      	bne.n	8007894 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007886:	f44f 7300 	mov.w	r3, #512	; 0x200
 800788a:	2101      	movs	r1, #1
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f001 fccf 	bl	8009230 <USBD_LL_PrepareReceive>
 8007892:	e007      	b.n	80078a4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800789a:	2340      	movs	r3, #64	; 0x40
 800789c:	2101      	movs	r1, #1
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f001 fcc6 	bl	8009230 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80078a4:	2300      	movs	r3, #0
 80078a6:	e000      	b.n	80078aa <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80078a8:	2302      	movs	r3, #2
  }
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}

080078b2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80078b2:	b580      	push	{r7, lr}
 80078b4:	b084      	sub	sp, #16
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	60f8      	str	r0, [r7, #12]
 80078ba:	60b9      	str	r1, [r7, #8]
 80078bc:	4613      	mov	r3, r2
 80078be:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d101      	bne.n	80078ca <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80078c6:	2302      	movs	r3, #2
 80078c8:	e01a      	b.n	8007900 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d003      	beq.n	80078dc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d003      	beq.n	80078ea <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	79fa      	ldrb	r2, [r7, #7]
 80078f6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	f001 fb33 	bl	8008f64 <USBD_LL_Init>

  return USBD_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3710      	adds	r7, #16
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007908:	b480      	push	{r7}
 800790a:	b085      	sub	sp, #20
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007912:	2300      	movs	r3, #0
 8007914:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d006      	beq.n	800792a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	683a      	ldr	r2, [r7, #0]
 8007920:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007924:	2300      	movs	r3, #0
 8007926:	73fb      	strb	r3, [r7, #15]
 8007928:	e001      	b.n	800792e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800792a:	2302      	movs	r3, #2
 800792c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800792e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007930:	4618      	mov	r0, r3
 8007932:	3714      	adds	r7, #20
 8007934:	46bd      	mov	sp, r7
 8007936:	bc80      	pop	{r7}
 8007938:	4770      	bx	lr

0800793a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800793a:	b580      	push	{r7, lr}
 800793c:	b082      	sub	sp, #8
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f001 fb68 	bl	8009018 <USBD_LL_Start>

  return USBD_OK;
 8007948:	2300      	movs	r3, #0
}
 800794a:	4618      	mov	r0, r3
 800794c:	3708      	adds	r7, #8
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}

08007952 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007952:	b480      	push	{r7}
 8007954:	b083      	sub	sp, #12
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	bc80      	pop	{r7}
 8007964:	4770      	bx	lr

08007966 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007966:	b580      	push	{r7, lr}
 8007968:	b084      	sub	sp, #16
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
 800796e:	460b      	mov	r3, r1
 8007970:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007972:	2302      	movs	r3, #2
 8007974:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800797c:	2b00      	cmp	r3, #0
 800797e:	d00c      	beq.n	800799a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	78fa      	ldrb	r2, [r7, #3]
 800798a:	4611      	mov	r1, r2
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	4798      	blx	r3
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d101      	bne.n	800799a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007996:	2300      	movs	r3, #0
 8007998:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800799a:	7bfb      	ldrb	r3, [r7, #15]
}
 800799c:	4618      	mov	r0, r3
 800799e:	3710      	adds	r7, #16
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b082      	sub	sp, #8
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	460b      	mov	r3, r1
 80079ae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	78fa      	ldrb	r2, [r7, #3]
 80079ba:	4611      	mov	r1, r2
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	4798      	blx	r3

  return USBD_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3708      	adds	r7, #8
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}

080079ca <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b082      	sub	sp, #8
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
 80079d2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80079da:	6839      	ldr	r1, [r7, #0]
 80079dc:	4618      	mov	r0, r3
 80079de:	f000 fed8 	bl	8008792 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80079f0:	461a      	mov	r2, r3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80079fe:	f003 031f 	and.w	r3, r3, #31
 8007a02:	2b02      	cmp	r3, #2
 8007a04:	d016      	beq.n	8007a34 <USBD_LL_SetupStage+0x6a>
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d81c      	bhi.n	8007a44 <USBD_LL_SetupStage+0x7a>
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d002      	beq.n	8007a14 <USBD_LL_SetupStage+0x4a>
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d008      	beq.n	8007a24 <USBD_LL_SetupStage+0x5a>
 8007a12:	e017      	b.n	8007a44 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f000 f9cb 	bl	8007db8 <USBD_StdDevReq>
      break;
 8007a22:	e01a      	b.n	8007a5a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007a2a:	4619      	mov	r1, r3
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 fa2d 	bl	8007e8c <USBD_StdItfReq>
      break;
 8007a32:	e012      	b.n	8007a5a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f000 fa6d 	bl	8007f1c <USBD_StdEPReq>
      break;
 8007a42:	e00a      	b.n	8007a5a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007a4a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	4619      	mov	r1, r3
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f001 fb40 	bl	80090d8 <USBD_LL_StallEP>
      break;
 8007a58:	bf00      	nop
  }

  return USBD_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3708      	adds	r7, #8
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b086      	sub	sp, #24
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	607a      	str	r2, [r7, #4]
 8007a70:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007a72:	7afb      	ldrb	r3, [r7, #11]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d14b      	bne.n	8007b10 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007a7e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007a86:	2b03      	cmp	r3, #3
 8007a88:	d134      	bne.n	8007af4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	68da      	ldr	r2, [r3, #12]
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d919      	bls.n	8007aca <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	68da      	ldr	r2, [r3, #12]
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	1ad2      	subs	r2, r2, r3
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	68da      	ldr	r2, [r3, #12]
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d203      	bcs.n	8007ab8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	e002      	b.n	8007abe <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	461a      	mov	r2, r3
 8007ac0:	6879      	ldr	r1, [r7, #4]
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f000 ff57 	bl	8008976 <USBD_CtlContinueRx>
 8007ac8:	e038      	b.n	8007b3c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ad0:	691b      	ldr	r3, [r3, #16]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00a      	beq.n	8007aec <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007adc:	2b03      	cmp	r3, #3
 8007ade:	d105      	bne.n	8007aec <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	68f8      	ldr	r0, [r7, #12]
 8007aea:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	f000 ff54 	bl	800899a <USBD_CtlSendStatus>
 8007af2:	e023      	b.n	8007b3c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007afa:	2b05      	cmp	r3, #5
 8007afc:	d11e      	bne.n	8007b3c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007b06:	2100      	movs	r1, #0
 8007b08:	68f8      	ldr	r0, [r7, #12]
 8007b0a:	f001 fae5 	bl	80090d8 <USBD_LL_StallEP>
 8007b0e:	e015      	b.n	8007b3c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d00d      	beq.n	8007b38 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007b22:	2b03      	cmp	r3, #3
 8007b24:	d108      	bne.n	8007b38 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b2c:	699b      	ldr	r3, [r3, #24]
 8007b2e:	7afa      	ldrb	r2, [r7, #11]
 8007b30:	4611      	mov	r1, r2
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	4798      	blx	r3
 8007b36:	e001      	b.n	8007b3c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007b38:	2302      	movs	r3, #2
 8007b3a:	e000      	b.n	8007b3e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3718      	adds	r7, #24
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b086      	sub	sp, #24
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	60f8      	str	r0, [r7, #12]
 8007b4e:	460b      	mov	r3, r1
 8007b50:	607a      	str	r2, [r7, #4]
 8007b52:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007b54:	7afb      	ldrb	r3, [r7, #11]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d17f      	bne.n	8007c5a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	3314      	adds	r3, #20
 8007b5e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	d15c      	bne.n	8007c24 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	68da      	ldr	r2, [r3, #12]
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d915      	bls.n	8007ba2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	68da      	ldr	r2, [r3, #12]
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	691b      	ldr	r3, [r3, #16]
 8007b7e:	1ad2      	subs	r2, r2, r3
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	6879      	ldr	r1, [r7, #4]
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f000 fec1 	bl	8008916 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b94:	2300      	movs	r3, #0
 8007b96:	2200      	movs	r2, #0
 8007b98:	2100      	movs	r1, #0
 8007b9a:	68f8      	ldr	r0, [r7, #12]
 8007b9c:	f001 fb48 	bl	8009230 <USBD_LL_PrepareReceive>
 8007ba0:	e04e      	b.n	8007c40 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	697a      	ldr	r2, [r7, #20]
 8007ba8:	6912      	ldr	r2, [r2, #16]
 8007baa:	fbb3 f1f2 	udiv	r1, r3, r2
 8007bae:	fb01 f202 	mul.w	r2, r1, r2
 8007bb2:	1a9b      	subs	r3, r3, r2
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d11c      	bne.n	8007bf2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	689a      	ldr	r2, [r3, #8]
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007bc0:	429a      	cmp	r2, r3
 8007bc2:	d316      	bcc.n	8007bf2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	689a      	ldr	r2, [r3, #8]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d20f      	bcs.n	8007bf2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	2100      	movs	r1, #0
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f000 fe9d 	bl	8008916 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007be4:	2300      	movs	r3, #0
 8007be6:	2200      	movs	r2, #0
 8007be8:	2100      	movs	r1, #0
 8007bea:	68f8      	ldr	r0, [r7, #12]
 8007bec:	f001 fb20 	bl	8009230 <USBD_LL_PrepareReceive>
 8007bf0:	e026      	b.n	8007c40 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bf8:	68db      	ldr	r3, [r3, #12]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00a      	beq.n	8007c14 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007c04:	2b03      	cmp	r3, #3
 8007c06:	d105      	bne.n	8007c14 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007c14:	2180      	movs	r1, #128	; 0x80
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f001 fa5e 	bl	80090d8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007c1c:	68f8      	ldr	r0, [r7, #12]
 8007c1e:	f000 fecf 	bl	80089c0 <USBD_CtlReceiveStatus>
 8007c22:	e00d      	b.n	8007c40 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007c2a:	2b04      	cmp	r3, #4
 8007c2c:	d004      	beq.n	8007c38 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d103      	bne.n	8007c40 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007c38:	2180      	movs	r1, #128	; 0x80
 8007c3a:	68f8      	ldr	r0, [r7, #12]
 8007c3c:	f001 fa4c 	bl	80090d8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d11d      	bne.n	8007c86 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007c4a:	68f8      	ldr	r0, [r7, #12]
 8007c4c:	f7ff fe81 	bl	8007952 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007c58:	e015      	b.n	8007c86 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c60:	695b      	ldr	r3, [r3, #20]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d00d      	beq.n	8007c82 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007c6c:	2b03      	cmp	r3, #3
 8007c6e:	d108      	bne.n	8007c82 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c76:	695b      	ldr	r3, [r3, #20]
 8007c78:	7afa      	ldrb	r2, [r7, #11]
 8007c7a:	4611      	mov	r1, r2
 8007c7c:	68f8      	ldr	r0, [r7, #12]
 8007c7e:	4798      	blx	r3
 8007c80:	e001      	b.n	8007c86 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007c82:	2302      	movs	r3, #2
 8007c84:	e000      	b.n	8007c88 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3718      	adds	r7, #24
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b082      	sub	sp, #8
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007c98:	2340      	movs	r3, #64	; 0x40
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f001 f9d5 	bl	800904e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2240      	movs	r2, #64	; 0x40
 8007cb0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007cb4:	2340      	movs	r3, #64	; 0x40
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	2180      	movs	r1, #128	; 0x80
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f001 f9c7 	bl	800904e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2240      	movs	r2, #64	; 0x40
 8007cca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d009      	beq.n	8007d08 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	6852      	ldr	r2, [r2, #4]
 8007d00:	b2d2      	uxtb	r2, r2
 8007d02:	4611      	mov	r1, r2
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	4798      	blx	r3
  }

  return USBD_OK;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3708      	adds	r7, #8
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}

08007d12 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007d12:	b480      	push	{r7}
 8007d14:	b083      	sub	sp, #12
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
 8007d1a:	460b      	mov	r3, r1
 8007d1c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	78fa      	ldrb	r2, [r7, #3]
 8007d22:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	370c      	adds	r7, #12
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bc80      	pop	{r7}
 8007d2e:	4770      	bx	lr

08007d30 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2204      	movs	r2, #4
 8007d48:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	370c      	adds	r7, #12
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bc80      	pop	{r7}
 8007d56:	4770      	bx	lr

08007d58 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b083      	sub	sp, #12
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d66:	2b04      	cmp	r3, #4
 8007d68:	d105      	bne.n	8007d76 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bc80      	pop	{r7}
 8007d80:	4770      	bx	lr

08007d82 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b082      	sub	sp, #8
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d90:	2b03      	cmp	r3, #3
 8007d92:	d10b      	bne.n	8007dac <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d9a:	69db      	ldr	r3, [r3, #28]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d005      	beq.n	8007dac <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007da6:	69db      	ldr	r3, [r3, #28]
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3708      	adds	r7, #8
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007dce:	2b40      	cmp	r3, #64	; 0x40
 8007dd0:	d005      	beq.n	8007dde <USBD_StdDevReq+0x26>
 8007dd2:	2b40      	cmp	r3, #64	; 0x40
 8007dd4:	d84f      	bhi.n	8007e76 <USBD_StdDevReq+0xbe>
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d009      	beq.n	8007dee <USBD_StdDevReq+0x36>
 8007dda:	2b20      	cmp	r3, #32
 8007ddc:	d14b      	bne.n	8007e76 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	6839      	ldr	r1, [r7, #0]
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	4798      	blx	r3
      break;
 8007dec:	e048      	b.n	8007e80 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	785b      	ldrb	r3, [r3, #1]
 8007df2:	2b09      	cmp	r3, #9
 8007df4:	d839      	bhi.n	8007e6a <USBD_StdDevReq+0xb2>
 8007df6:	a201      	add	r2, pc, #4	; (adr r2, 8007dfc <USBD_StdDevReq+0x44>)
 8007df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dfc:	08007e4d 	.word	0x08007e4d
 8007e00:	08007e61 	.word	0x08007e61
 8007e04:	08007e6b 	.word	0x08007e6b
 8007e08:	08007e57 	.word	0x08007e57
 8007e0c:	08007e6b 	.word	0x08007e6b
 8007e10:	08007e2f 	.word	0x08007e2f
 8007e14:	08007e25 	.word	0x08007e25
 8007e18:	08007e6b 	.word	0x08007e6b
 8007e1c:	08007e43 	.word	0x08007e43
 8007e20:	08007e39 	.word	0x08007e39
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007e24:	6839      	ldr	r1, [r7, #0]
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f000 f9dc 	bl	80081e4 <USBD_GetDescriptor>
          break;
 8007e2c:	e022      	b.n	8007e74 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007e2e:	6839      	ldr	r1, [r7, #0]
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 fb3f 	bl	80084b4 <USBD_SetAddress>
          break;
 8007e36:	e01d      	b.n	8007e74 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007e38:	6839      	ldr	r1, [r7, #0]
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 fb7e 	bl	800853c <USBD_SetConfig>
          break;
 8007e40:	e018      	b.n	8007e74 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007e42:	6839      	ldr	r1, [r7, #0]
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 fc07 	bl	8008658 <USBD_GetConfig>
          break;
 8007e4a:	e013      	b.n	8007e74 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007e4c:	6839      	ldr	r1, [r7, #0]
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 fc37 	bl	80086c2 <USBD_GetStatus>
          break;
 8007e54:	e00e      	b.n	8007e74 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007e56:	6839      	ldr	r1, [r7, #0]
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f000 fc65 	bl	8008728 <USBD_SetFeature>
          break;
 8007e5e:	e009      	b.n	8007e74 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007e60:	6839      	ldr	r1, [r7, #0]
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 fc74 	bl	8008750 <USBD_ClrFeature>
          break;
 8007e68:	e004      	b.n	8007e74 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007e6a:	6839      	ldr	r1, [r7, #0]
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 fccc 	bl	800880a <USBD_CtlError>
          break;
 8007e72:	bf00      	nop
      }
      break;
 8007e74:	e004      	b.n	8007e80 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007e76:	6839      	ldr	r1, [r7, #0]
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f000 fcc6 	bl	800880a <USBD_CtlError>
      break;
 8007e7e:	bf00      	nop
  }

  return ret;
 8007e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3710      	adds	r7, #16
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop

08007e8c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b084      	sub	sp, #16
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e96:	2300      	movs	r3, #0
 8007e98:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007ea2:	2b40      	cmp	r3, #64	; 0x40
 8007ea4:	d005      	beq.n	8007eb2 <USBD_StdItfReq+0x26>
 8007ea6:	2b40      	cmp	r3, #64	; 0x40
 8007ea8:	d82e      	bhi.n	8007f08 <USBD_StdItfReq+0x7c>
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <USBD_StdItfReq+0x26>
 8007eae:	2b20      	cmp	r3, #32
 8007eb0:	d12a      	bne.n	8007f08 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	d81d      	bhi.n	8007efa <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	889b      	ldrh	r3, [r3, #4]
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d813      	bhi.n	8007ef0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ece:	689b      	ldr	r3, [r3, #8]
 8007ed0:	6839      	ldr	r1, [r7, #0]
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	4798      	blx	r3
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	88db      	ldrh	r3, [r3, #6]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d110      	bne.n	8007f04 <USBD_StdItfReq+0x78>
 8007ee2:	7bfb      	ldrb	r3, [r7, #15]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d10d      	bne.n	8007f04 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 fd56 	bl	800899a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007eee:	e009      	b.n	8007f04 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007ef0:	6839      	ldr	r1, [r7, #0]
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 fc89 	bl	800880a <USBD_CtlError>
          break;
 8007ef8:	e004      	b.n	8007f04 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007efa:	6839      	ldr	r1, [r7, #0]
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 fc84 	bl	800880a <USBD_CtlError>
          break;
 8007f02:	e000      	b.n	8007f06 <USBD_StdItfReq+0x7a>
          break;
 8007f04:	bf00      	nop
      }
      break;
 8007f06:	e004      	b.n	8007f12 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007f08:	6839      	ldr	r1, [r7, #0]
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 fc7d 	bl	800880a <USBD_CtlError>
      break;
 8007f10:	bf00      	nop
  }

  return USBD_OK;
 8007f12:	2300      	movs	r3, #0
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007f26:	2300      	movs	r3, #0
 8007f28:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	889b      	ldrh	r3, [r3, #4]
 8007f2e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007f38:	2b40      	cmp	r3, #64	; 0x40
 8007f3a:	d007      	beq.n	8007f4c <USBD_StdEPReq+0x30>
 8007f3c:	2b40      	cmp	r3, #64	; 0x40
 8007f3e:	f200 8146 	bhi.w	80081ce <USBD_StdEPReq+0x2b2>
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00a      	beq.n	8007f5c <USBD_StdEPReq+0x40>
 8007f46:	2b20      	cmp	r3, #32
 8007f48:	f040 8141 	bne.w	80081ce <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	6839      	ldr	r1, [r7, #0]
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	4798      	blx	r3
      break;
 8007f5a:	e13d      	b.n	80081d8 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007f64:	2b20      	cmp	r3, #32
 8007f66:	d10a      	bne.n	8007f7e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	6839      	ldr	r1, [r7, #0]
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	4798      	blx	r3
 8007f76:	4603      	mov	r3, r0
 8007f78:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007f7a:	7bfb      	ldrb	r3, [r7, #15]
 8007f7c:	e12d      	b.n	80081da <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	785b      	ldrb	r3, [r3, #1]
 8007f82:	2b03      	cmp	r3, #3
 8007f84:	d007      	beq.n	8007f96 <USBD_StdEPReq+0x7a>
 8007f86:	2b03      	cmp	r3, #3
 8007f88:	f300 811b 	bgt.w	80081c2 <USBD_StdEPReq+0x2a6>
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d072      	beq.n	8008076 <USBD_StdEPReq+0x15a>
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d03a      	beq.n	800800a <USBD_StdEPReq+0xee>
 8007f94:	e115      	b.n	80081c2 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f9c:	2b02      	cmp	r3, #2
 8007f9e:	d002      	beq.n	8007fa6 <USBD_StdEPReq+0x8a>
 8007fa0:	2b03      	cmp	r3, #3
 8007fa2:	d015      	beq.n	8007fd0 <USBD_StdEPReq+0xb4>
 8007fa4:	e02b      	b.n	8007ffe <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007fa6:	7bbb      	ldrb	r3, [r7, #14]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00c      	beq.n	8007fc6 <USBD_StdEPReq+0xaa>
 8007fac:	7bbb      	ldrb	r3, [r7, #14]
 8007fae:	2b80      	cmp	r3, #128	; 0x80
 8007fb0:	d009      	beq.n	8007fc6 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007fb2:	7bbb      	ldrb	r3, [r7, #14]
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f001 f88e 	bl	80090d8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007fbc:	2180      	movs	r1, #128	; 0x80
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f001 f88a 	bl	80090d8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007fc4:	e020      	b.n	8008008 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007fc6:	6839      	ldr	r1, [r7, #0]
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 fc1e 	bl	800880a <USBD_CtlError>
              break;
 8007fce:	e01b      	b.n	8008008 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	885b      	ldrh	r3, [r3, #2]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d10e      	bne.n	8007ff6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007fd8:	7bbb      	ldrb	r3, [r7, #14]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d00b      	beq.n	8007ff6 <USBD_StdEPReq+0xda>
 8007fde:	7bbb      	ldrb	r3, [r7, #14]
 8007fe0:	2b80      	cmp	r3, #128	; 0x80
 8007fe2:	d008      	beq.n	8007ff6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	88db      	ldrh	r3, [r3, #6]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d104      	bne.n	8007ff6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007fec:	7bbb      	ldrb	r3, [r7, #14]
 8007fee:	4619      	mov	r1, r3
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f001 f871 	bl	80090d8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 fccf 	bl	800899a <USBD_CtlSendStatus>

              break;
 8007ffc:	e004      	b.n	8008008 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007ffe:	6839      	ldr	r1, [r7, #0]
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f000 fc02 	bl	800880a <USBD_CtlError>
              break;
 8008006:	bf00      	nop
          }
          break;
 8008008:	e0e0      	b.n	80081cc <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008010:	2b02      	cmp	r3, #2
 8008012:	d002      	beq.n	800801a <USBD_StdEPReq+0xfe>
 8008014:	2b03      	cmp	r3, #3
 8008016:	d015      	beq.n	8008044 <USBD_StdEPReq+0x128>
 8008018:	e026      	b.n	8008068 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800801a:	7bbb      	ldrb	r3, [r7, #14]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00c      	beq.n	800803a <USBD_StdEPReq+0x11e>
 8008020:	7bbb      	ldrb	r3, [r7, #14]
 8008022:	2b80      	cmp	r3, #128	; 0x80
 8008024:	d009      	beq.n	800803a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008026:	7bbb      	ldrb	r3, [r7, #14]
 8008028:	4619      	mov	r1, r3
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f001 f854 	bl	80090d8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008030:	2180      	movs	r1, #128	; 0x80
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f001 f850 	bl	80090d8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008038:	e01c      	b.n	8008074 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800803a:	6839      	ldr	r1, [r7, #0]
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 fbe4 	bl	800880a <USBD_CtlError>
              break;
 8008042:	e017      	b.n	8008074 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	885b      	ldrh	r3, [r3, #2]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d112      	bne.n	8008072 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800804c:	7bbb      	ldrb	r3, [r7, #14]
 800804e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008052:	2b00      	cmp	r3, #0
 8008054:	d004      	beq.n	8008060 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008056:	7bbb      	ldrb	r3, [r7, #14]
 8008058:	4619      	mov	r1, r3
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f001 f85b 	bl	8009116 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 fc9a 	bl	800899a <USBD_CtlSendStatus>
              }
              break;
 8008066:	e004      	b.n	8008072 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008068:	6839      	ldr	r1, [r7, #0]
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 fbcd 	bl	800880a <USBD_CtlError>
              break;
 8008070:	e000      	b.n	8008074 <USBD_StdEPReq+0x158>
              break;
 8008072:	bf00      	nop
          }
          break;
 8008074:	e0aa      	b.n	80081cc <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800807c:	2b02      	cmp	r3, #2
 800807e:	d002      	beq.n	8008086 <USBD_StdEPReq+0x16a>
 8008080:	2b03      	cmp	r3, #3
 8008082:	d032      	beq.n	80080ea <USBD_StdEPReq+0x1ce>
 8008084:	e097      	b.n	80081b6 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008086:	7bbb      	ldrb	r3, [r7, #14]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d007      	beq.n	800809c <USBD_StdEPReq+0x180>
 800808c:	7bbb      	ldrb	r3, [r7, #14]
 800808e:	2b80      	cmp	r3, #128	; 0x80
 8008090:	d004      	beq.n	800809c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008092:	6839      	ldr	r1, [r7, #0]
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 fbb8 	bl	800880a <USBD_CtlError>
                break;
 800809a:	e091      	b.n	80081c0 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800809c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	da0b      	bge.n	80080bc <USBD_StdEPReq+0x1a0>
 80080a4:	7bbb      	ldrb	r3, [r7, #14]
 80080a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80080aa:	4613      	mov	r3, r2
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	4413      	add	r3, r2
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	3310      	adds	r3, #16
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	4413      	add	r3, r2
 80080b8:	3304      	adds	r3, #4
 80080ba:	e00b      	b.n	80080d4 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80080bc:	7bbb      	ldrb	r3, [r7, #14]
 80080be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080c2:	4613      	mov	r3, r2
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	4413      	add	r3, r2
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	4413      	add	r3, r2
 80080d2:	3304      	adds	r3, #4
 80080d4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	2200      	movs	r2, #0
 80080da:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	2202      	movs	r2, #2
 80080e0:	4619      	mov	r1, r3
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 fbfb 	bl	80088de <USBD_CtlSendData>
              break;
 80080e8:	e06a      	b.n	80081c0 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80080ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	da11      	bge.n	8008116 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80080f2:	7bbb      	ldrb	r3, [r7, #14]
 80080f4:	f003 020f 	and.w	r2, r3, #15
 80080f8:	6879      	ldr	r1, [r7, #4]
 80080fa:	4613      	mov	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	440b      	add	r3, r1
 8008104:	3318      	adds	r3, #24
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d117      	bne.n	800813c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800810c:	6839      	ldr	r1, [r7, #0]
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 fb7b 	bl	800880a <USBD_CtlError>
                  break;
 8008114:	e054      	b.n	80081c0 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008116:	7bbb      	ldrb	r3, [r7, #14]
 8008118:	f003 020f 	and.w	r2, r3, #15
 800811c:	6879      	ldr	r1, [r7, #4]
 800811e:	4613      	mov	r3, r2
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4413      	add	r3, r2
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	440b      	add	r3, r1
 8008128:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d104      	bne.n	800813c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008132:	6839      	ldr	r1, [r7, #0]
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 fb68 	bl	800880a <USBD_CtlError>
                  break;
 800813a:	e041      	b.n	80081c0 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800813c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008140:	2b00      	cmp	r3, #0
 8008142:	da0b      	bge.n	800815c <USBD_StdEPReq+0x240>
 8008144:	7bbb      	ldrb	r3, [r7, #14]
 8008146:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800814a:	4613      	mov	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	4413      	add	r3, r2
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	3310      	adds	r3, #16
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	4413      	add	r3, r2
 8008158:	3304      	adds	r3, #4
 800815a:	e00b      	b.n	8008174 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800815c:	7bbb      	ldrb	r3, [r7, #14]
 800815e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008162:	4613      	mov	r3, r2
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	4413      	add	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	4413      	add	r3, r2
 8008172:	3304      	adds	r3, #4
 8008174:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008176:	7bbb      	ldrb	r3, [r7, #14]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d002      	beq.n	8008182 <USBD_StdEPReq+0x266>
 800817c:	7bbb      	ldrb	r3, [r7, #14]
 800817e:	2b80      	cmp	r3, #128	; 0x80
 8008180:	d103      	bne.n	800818a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	2200      	movs	r2, #0
 8008186:	601a      	str	r2, [r3, #0]
 8008188:	e00e      	b.n	80081a8 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800818a:	7bbb      	ldrb	r3, [r7, #14]
 800818c:	4619      	mov	r1, r3
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 ffe0 	bl	8009154 <USBD_LL_IsStallEP>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d003      	beq.n	80081a2 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	2201      	movs	r2, #1
 800819e:	601a      	str	r2, [r3, #0]
 80081a0:	e002      	b.n	80081a8 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	2200      	movs	r2, #0
 80081a6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	2202      	movs	r2, #2
 80081ac:	4619      	mov	r1, r3
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 fb95 	bl	80088de <USBD_CtlSendData>
              break;
 80081b4:	e004      	b.n	80081c0 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80081b6:	6839      	ldr	r1, [r7, #0]
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 fb26 	bl	800880a <USBD_CtlError>
              break;
 80081be:	bf00      	nop
          }
          break;
 80081c0:	e004      	b.n	80081cc <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80081c2:	6839      	ldr	r1, [r7, #0]
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 fb20 	bl	800880a <USBD_CtlError>
          break;
 80081ca:	bf00      	nop
      }
      break;
 80081cc:	e004      	b.n	80081d8 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80081ce:	6839      	ldr	r1, [r7, #0]
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 fb1a 	bl	800880a <USBD_CtlError>
      break;
 80081d6:	bf00      	nop
  }

  return ret;
 80081d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
	...

080081e4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081ee:	2300      	movs	r3, #0
 80081f0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80081f2:	2300      	movs	r3, #0
 80081f4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80081f6:	2300      	movs	r3, #0
 80081f8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	885b      	ldrh	r3, [r3, #2]
 80081fe:	0a1b      	lsrs	r3, r3, #8
 8008200:	b29b      	uxth	r3, r3
 8008202:	3b01      	subs	r3, #1
 8008204:	2b06      	cmp	r3, #6
 8008206:	f200 8128 	bhi.w	800845a <USBD_GetDescriptor+0x276>
 800820a:	a201      	add	r2, pc, #4	; (adr r2, 8008210 <USBD_GetDescriptor+0x2c>)
 800820c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008210:	0800822d 	.word	0x0800822d
 8008214:	08008245 	.word	0x08008245
 8008218:	08008285 	.word	0x08008285
 800821c:	0800845b 	.word	0x0800845b
 8008220:	0800845b 	.word	0x0800845b
 8008224:	080083fb 	.word	0x080083fb
 8008228:	08008427 	.word	0x08008427
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	7c12      	ldrb	r2, [r2, #16]
 8008238:	f107 0108 	add.w	r1, r7, #8
 800823c:	4610      	mov	r0, r2
 800823e:	4798      	blx	r3
 8008240:	60f8      	str	r0, [r7, #12]
      break;
 8008242:	e112      	b.n	800846a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	7c1b      	ldrb	r3, [r3, #16]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d10d      	bne.n	8008268 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008254:	f107 0208 	add.w	r2, r7, #8
 8008258:	4610      	mov	r0, r2
 800825a:	4798      	blx	r3
 800825c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	3301      	adds	r3, #1
 8008262:	2202      	movs	r2, #2
 8008264:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008266:	e100      	b.n	800846a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800826e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008270:	f107 0208 	add.w	r2, r7, #8
 8008274:	4610      	mov	r0, r2
 8008276:	4798      	blx	r3
 8008278:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	3301      	adds	r3, #1
 800827e:	2202      	movs	r2, #2
 8008280:	701a      	strb	r2, [r3, #0]
      break;
 8008282:	e0f2      	b.n	800846a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	885b      	ldrh	r3, [r3, #2]
 8008288:	b2db      	uxtb	r3, r3
 800828a:	2b05      	cmp	r3, #5
 800828c:	f200 80ac 	bhi.w	80083e8 <USBD_GetDescriptor+0x204>
 8008290:	a201      	add	r2, pc, #4	; (adr r2, 8008298 <USBD_GetDescriptor+0xb4>)
 8008292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008296:	bf00      	nop
 8008298:	080082b1 	.word	0x080082b1
 800829c:	080082e5 	.word	0x080082e5
 80082a0:	08008319 	.word	0x08008319
 80082a4:	0800834d 	.word	0x0800834d
 80082a8:	08008381 	.word	0x08008381
 80082ac:	080083b5 	.word	0x080083b5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d00b      	beq.n	80082d4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	7c12      	ldrb	r2, [r2, #16]
 80082c8:	f107 0108 	add.w	r1, r7, #8
 80082cc:	4610      	mov	r0, r2
 80082ce:	4798      	blx	r3
 80082d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082d2:	e091      	b.n	80083f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082d4:	6839      	ldr	r1, [r7, #0]
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 fa97 	bl	800880a <USBD_CtlError>
            err++;
 80082dc:	7afb      	ldrb	r3, [r7, #11]
 80082de:	3301      	adds	r3, #1
 80082e0:	72fb      	strb	r3, [r7, #11]
          break;
 80082e2:	e089      	b.n	80083f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d00b      	beq.n	8008308 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	7c12      	ldrb	r2, [r2, #16]
 80082fc:	f107 0108 	add.w	r1, r7, #8
 8008300:	4610      	mov	r0, r2
 8008302:	4798      	blx	r3
 8008304:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008306:	e077      	b.n	80083f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008308:	6839      	ldr	r1, [r7, #0]
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 fa7d 	bl	800880a <USBD_CtlError>
            err++;
 8008310:	7afb      	ldrb	r3, [r7, #11]
 8008312:	3301      	adds	r3, #1
 8008314:	72fb      	strb	r3, [r7, #11]
          break;
 8008316:	e06f      	b.n	80083f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00b      	beq.n	800833c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	687a      	ldr	r2, [r7, #4]
 800832e:	7c12      	ldrb	r2, [r2, #16]
 8008330:	f107 0108 	add.w	r1, r7, #8
 8008334:	4610      	mov	r0, r2
 8008336:	4798      	blx	r3
 8008338:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800833a:	e05d      	b.n	80083f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800833c:	6839      	ldr	r1, [r7, #0]
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 fa63 	bl	800880a <USBD_CtlError>
            err++;
 8008344:	7afb      	ldrb	r3, [r7, #11]
 8008346:	3301      	adds	r3, #1
 8008348:	72fb      	strb	r3, [r7, #11]
          break;
 800834a:	e055      	b.n	80083f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008352:	691b      	ldr	r3, [r3, #16]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d00b      	beq.n	8008370 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800835e:	691b      	ldr	r3, [r3, #16]
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	7c12      	ldrb	r2, [r2, #16]
 8008364:	f107 0108 	add.w	r1, r7, #8
 8008368:	4610      	mov	r0, r2
 800836a:	4798      	blx	r3
 800836c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800836e:	e043      	b.n	80083f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008370:	6839      	ldr	r1, [r7, #0]
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 fa49 	bl	800880a <USBD_CtlError>
            err++;
 8008378:	7afb      	ldrb	r3, [r7, #11]
 800837a:	3301      	adds	r3, #1
 800837c:	72fb      	strb	r3, [r7, #11]
          break;
 800837e:	e03b      	b.n	80083f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008386:	695b      	ldr	r3, [r3, #20]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d00b      	beq.n	80083a4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008392:	695b      	ldr	r3, [r3, #20]
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	7c12      	ldrb	r2, [r2, #16]
 8008398:	f107 0108 	add.w	r1, r7, #8
 800839c:	4610      	mov	r0, r2
 800839e:	4798      	blx	r3
 80083a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083a2:	e029      	b.n	80083f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083a4:	6839      	ldr	r1, [r7, #0]
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 fa2f 	bl	800880a <USBD_CtlError>
            err++;
 80083ac:	7afb      	ldrb	r3, [r7, #11]
 80083ae:	3301      	adds	r3, #1
 80083b0:	72fb      	strb	r3, [r7, #11]
          break;
 80083b2:	e021      	b.n	80083f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80083ba:	699b      	ldr	r3, [r3, #24]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00b      	beq.n	80083d8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80083c6:	699b      	ldr	r3, [r3, #24]
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	7c12      	ldrb	r2, [r2, #16]
 80083cc:	f107 0108 	add.w	r1, r7, #8
 80083d0:	4610      	mov	r0, r2
 80083d2:	4798      	blx	r3
 80083d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083d6:	e00f      	b.n	80083f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083d8:	6839      	ldr	r1, [r7, #0]
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 fa15 	bl	800880a <USBD_CtlError>
            err++;
 80083e0:	7afb      	ldrb	r3, [r7, #11]
 80083e2:	3301      	adds	r3, #1
 80083e4:	72fb      	strb	r3, [r7, #11]
          break;
 80083e6:	e007      	b.n	80083f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80083e8:	6839      	ldr	r1, [r7, #0]
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 fa0d 	bl	800880a <USBD_CtlError>
          err++;
 80083f0:	7afb      	ldrb	r3, [r7, #11]
 80083f2:	3301      	adds	r3, #1
 80083f4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80083f6:	e038      	b.n	800846a <USBD_GetDescriptor+0x286>
 80083f8:	e037      	b.n	800846a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	7c1b      	ldrb	r3, [r3, #16]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d109      	bne.n	8008416 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800840a:	f107 0208 	add.w	r2, r7, #8
 800840e:	4610      	mov	r0, r2
 8008410:	4798      	blx	r3
 8008412:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008414:	e029      	b.n	800846a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008416:	6839      	ldr	r1, [r7, #0]
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 f9f6 	bl	800880a <USBD_CtlError>
        err++;
 800841e:	7afb      	ldrb	r3, [r7, #11]
 8008420:	3301      	adds	r3, #1
 8008422:	72fb      	strb	r3, [r7, #11]
      break;
 8008424:	e021      	b.n	800846a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	7c1b      	ldrb	r3, [r3, #16]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d10d      	bne.n	800844a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008436:	f107 0208 	add.w	r2, r7, #8
 800843a:	4610      	mov	r0, r2
 800843c:	4798      	blx	r3
 800843e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	3301      	adds	r3, #1
 8008444:	2207      	movs	r2, #7
 8008446:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008448:	e00f      	b.n	800846a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800844a:	6839      	ldr	r1, [r7, #0]
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 f9dc 	bl	800880a <USBD_CtlError>
        err++;
 8008452:	7afb      	ldrb	r3, [r7, #11]
 8008454:	3301      	adds	r3, #1
 8008456:	72fb      	strb	r3, [r7, #11]
      break;
 8008458:	e007      	b.n	800846a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800845a:	6839      	ldr	r1, [r7, #0]
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 f9d4 	bl	800880a <USBD_CtlError>
      err++;
 8008462:	7afb      	ldrb	r3, [r7, #11]
 8008464:	3301      	adds	r3, #1
 8008466:	72fb      	strb	r3, [r7, #11]
      break;
 8008468:	bf00      	nop
  }

  if (err != 0U)
 800846a:	7afb      	ldrb	r3, [r7, #11]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d11c      	bne.n	80084aa <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008470:	893b      	ldrh	r3, [r7, #8]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d011      	beq.n	800849a <USBD_GetDescriptor+0x2b6>
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	88db      	ldrh	r3, [r3, #6]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00d      	beq.n	800849a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	88da      	ldrh	r2, [r3, #6]
 8008482:	893b      	ldrh	r3, [r7, #8]
 8008484:	4293      	cmp	r3, r2
 8008486:	bf28      	it	cs
 8008488:	4613      	movcs	r3, r2
 800848a:	b29b      	uxth	r3, r3
 800848c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800848e:	893b      	ldrh	r3, [r7, #8]
 8008490:	461a      	mov	r2, r3
 8008492:	68f9      	ldr	r1, [r7, #12]
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f000 fa22 	bl	80088de <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	88db      	ldrh	r3, [r3, #6]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d104      	bne.n	80084ac <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 fa79 	bl	800899a <USBD_CtlSendStatus>
 80084a8:	e000      	b.n	80084ac <USBD_GetDescriptor+0x2c8>
    return;
 80084aa:	bf00      	nop
    }
  }
}
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop

080084b4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	889b      	ldrh	r3, [r3, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d130      	bne.n	8008528 <USBD_SetAddress+0x74>
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	88db      	ldrh	r3, [r3, #6]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d12c      	bne.n	8008528 <USBD_SetAddress+0x74>
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	885b      	ldrh	r3, [r3, #2]
 80084d2:	2b7f      	cmp	r3, #127	; 0x7f
 80084d4:	d828      	bhi.n	8008528 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	885b      	ldrh	r3, [r3, #2]
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084e0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084e8:	2b03      	cmp	r3, #3
 80084ea:	d104      	bne.n	80084f6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f98b 	bl	800880a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084f4:	e01d      	b.n	8008532 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	7bfa      	ldrb	r2, [r7, #15]
 80084fa:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80084fe:	7bfb      	ldrb	r3, [r7, #15]
 8008500:	4619      	mov	r1, r3
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f000 fe52 	bl	80091ac <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 fa46 	bl	800899a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800850e:	7bfb      	ldrb	r3, [r7, #15]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d004      	beq.n	800851e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2202      	movs	r2, #2
 8008518:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800851c:	e009      	b.n	8008532 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2201      	movs	r2, #1
 8008522:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008526:	e004      	b.n	8008532 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008528:	6839      	ldr	r1, [r7, #0]
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 f96d 	bl	800880a <USBD_CtlError>
  }
}
 8008530:	bf00      	nop
 8008532:	bf00      	nop
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
	...

0800853c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	885b      	ldrh	r3, [r3, #2]
 800854a:	b2da      	uxtb	r2, r3
 800854c:	4b41      	ldr	r3, [pc, #260]	; (8008654 <USBD_SetConfig+0x118>)
 800854e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008550:	4b40      	ldr	r3, [pc, #256]	; (8008654 <USBD_SetConfig+0x118>)
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d904      	bls.n	8008562 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008558:	6839      	ldr	r1, [r7, #0]
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 f955 	bl	800880a <USBD_CtlError>
 8008560:	e075      	b.n	800864e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008568:	2b02      	cmp	r3, #2
 800856a:	d002      	beq.n	8008572 <USBD_SetConfig+0x36>
 800856c:	2b03      	cmp	r3, #3
 800856e:	d023      	beq.n	80085b8 <USBD_SetConfig+0x7c>
 8008570:	e062      	b.n	8008638 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008572:	4b38      	ldr	r3, [pc, #224]	; (8008654 <USBD_SetConfig+0x118>)
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d01a      	beq.n	80085b0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800857a:	4b36      	ldr	r3, [pc, #216]	; (8008654 <USBD_SetConfig+0x118>)
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	461a      	mov	r2, r3
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2203      	movs	r2, #3
 8008588:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800858c:	4b31      	ldr	r3, [pc, #196]	; (8008654 <USBD_SetConfig+0x118>)
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	4619      	mov	r1, r3
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f7ff f9e7 	bl	8007966 <USBD_SetClassConfig>
 8008598:	4603      	mov	r3, r0
 800859a:	2b02      	cmp	r3, #2
 800859c:	d104      	bne.n	80085a8 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800859e:	6839      	ldr	r1, [r7, #0]
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f000 f932 	bl	800880a <USBD_CtlError>
            return;
 80085a6:	e052      	b.n	800864e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 f9f6 	bl	800899a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80085ae:	e04e      	b.n	800864e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 f9f2 	bl	800899a <USBD_CtlSendStatus>
        break;
 80085b6:	e04a      	b.n	800864e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80085b8:	4b26      	ldr	r3, [pc, #152]	; (8008654 <USBD_SetConfig+0x118>)
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d112      	bne.n	80085e6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2202      	movs	r2, #2
 80085c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80085c8:	4b22      	ldr	r3, [pc, #136]	; (8008654 <USBD_SetConfig+0x118>)
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	461a      	mov	r2, r3
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80085d2:	4b20      	ldr	r3, [pc, #128]	; (8008654 <USBD_SetConfig+0x118>)
 80085d4:	781b      	ldrb	r3, [r3, #0]
 80085d6:	4619      	mov	r1, r3
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f7ff f9e3 	bl	80079a4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 f9db 	bl	800899a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80085e4:	e033      	b.n	800864e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80085e6:	4b1b      	ldr	r3, [pc, #108]	; (8008654 <USBD_SetConfig+0x118>)
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	461a      	mov	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d01d      	beq.n	8008630 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	b2db      	uxtb	r3, r3
 80085fa:	4619      	mov	r1, r3
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f7ff f9d1 	bl	80079a4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008602:	4b14      	ldr	r3, [pc, #80]	; (8008654 <USBD_SetConfig+0x118>)
 8008604:	781b      	ldrb	r3, [r3, #0]
 8008606:	461a      	mov	r2, r3
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800860c:	4b11      	ldr	r3, [pc, #68]	; (8008654 <USBD_SetConfig+0x118>)
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	4619      	mov	r1, r3
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7ff f9a7 	bl	8007966 <USBD_SetClassConfig>
 8008618:	4603      	mov	r3, r0
 800861a:	2b02      	cmp	r3, #2
 800861c:	d104      	bne.n	8008628 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800861e:	6839      	ldr	r1, [r7, #0]
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 f8f2 	bl	800880a <USBD_CtlError>
            return;
 8008626:	e012      	b.n	800864e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 f9b6 	bl	800899a <USBD_CtlSendStatus>
        break;
 800862e:	e00e      	b.n	800864e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f000 f9b2 	bl	800899a <USBD_CtlSendStatus>
        break;
 8008636:	e00a      	b.n	800864e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008638:	6839      	ldr	r1, [r7, #0]
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 f8e5 	bl	800880a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008640:	4b04      	ldr	r3, [pc, #16]	; (8008654 <USBD_SetConfig+0x118>)
 8008642:	781b      	ldrb	r3, [r3, #0]
 8008644:	4619      	mov	r1, r3
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f7ff f9ac 	bl	80079a4 <USBD_ClrClassConfig>
        break;
 800864c:	bf00      	nop
    }
  }
}
 800864e:	3708      	adds	r7, #8
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	200003b4 	.word	0x200003b4

08008658 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b082      	sub	sp, #8
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	88db      	ldrh	r3, [r3, #6]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d004      	beq.n	8008674 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800866a:	6839      	ldr	r1, [r7, #0]
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 f8cc 	bl	800880a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008672:	e022      	b.n	80086ba <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800867a:	2b02      	cmp	r3, #2
 800867c:	dc02      	bgt.n	8008684 <USBD_GetConfig+0x2c>
 800867e:	2b00      	cmp	r3, #0
 8008680:	dc03      	bgt.n	800868a <USBD_GetConfig+0x32>
 8008682:	e015      	b.n	80086b0 <USBD_GetConfig+0x58>
 8008684:	2b03      	cmp	r3, #3
 8008686:	d00b      	beq.n	80086a0 <USBD_GetConfig+0x48>
 8008688:	e012      	b.n	80086b0 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	3308      	adds	r3, #8
 8008694:	2201      	movs	r2, #1
 8008696:	4619      	mov	r1, r3
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f000 f920 	bl	80088de <USBD_CtlSendData>
        break;
 800869e:	e00c      	b.n	80086ba <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	3304      	adds	r3, #4
 80086a4:	2201      	movs	r2, #1
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 f918 	bl	80088de <USBD_CtlSendData>
        break;
 80086ae:	e004      	b.n	80086ba <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80086b0:	6839      	ldr	r1, [r7, #0]
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f8a9 	bl	800880a <USBD_CtlError>
        break;
 80086b8:	bf00      	nop
}
 80086ba:	bf00      	nop
 80086bc:	3708      	adds	r7, #8
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}

080086c2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086c2:	b580      	push	{r7, lr}
 80086c4:	b082      	sub	sp, #8
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
 80086ca:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086d2:	3b01      	subs	r3, #1
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d81e      	bhi.n	8008716 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	88db      	ldrh	r3, [r3, #6]
 80086dc:	2b02      	cmp	r3, #2
 80086de:	d004      	beq.n	80086ea <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80086e0:	6839      	ldr	r1, [r7, #0]
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 f891 	bl	800880a <USBD_CtlError>
        break;
 80086e8:	e01a      	b.n	8008720 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d005      	beq.n	8008706 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	f043 0202 	orr.w	r2, r3, #2
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	330c      	adds	r3, #12
 800870a:	2202      	movs	r2, #2
 800870c:	4619      	mov	r1, r3
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 f8e5 	bl	80088de <USBD_CtlSendData>
      break;
 8008714:	e004      	b.n	8008720 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008716:	6839      	ldr	r1, [r7, #0]
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 f876 	bl	800880a <USBD_CtlError>
      break;
 800871e:	bf00      	nop
  }
}
 8008720:	bf00      	nop
 8008722:	3708      	adds	r7, #8
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}

08008728 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	885b      	ldrh	r3, [r3, #2]
 8008736:	2b01      	cmp	r3, #1
 8008738:	d106      	bne.n	8008748 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2201      	movs	r2, #1
 800873e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 f929 	bl	800899a <USBD_CtlSendStatus>
  }
}
 8008748:	bf00      	nop
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008760:	3b01      	subs	r3, #1
 8008762:	2b02      	cmp	r3, #2
 8008764:	d80b      	bhi.n	800877e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	885b      	ldrh	r3, [r3, #2]
 800876a:	2b01      	cmp	r3, #1
 800876c:	d10c      	bne.n	8008788 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 f90f 	bl	800899a <USBD_CtlSendStatus>
      }
      break;
 800877c:	e004      	b.n	8008788 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800877e:	6839      	ldr	r1, [r7, #0]
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 f842 	bl	800880a <USBD_CtlError>
      break;
 8008786:	e000      	b.n	800878a <USBD_ClrFeature+0x3a>
      break;
 8008788:	bf00      	nop
  }
}
 800878a:	bf00      	nop
 800878c:	3708      	adds	r7, #8
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008792:	b480      	push	{r7}
 8008794:	b083      	sub	sp, #12
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
 800879a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	781a      	ldrb	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	785a      	ldrb	r2, [r3, #1]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	3302      	adds	r3, #2
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	b29a      	uxth	r2, r3
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	3303      	adds	r3, #3
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	021b      	lsls	r3, r3, #8
 80087be:	b29b      	uxth	r3, r3
 80087c0:	4413      	add	r3, r2
 80087c2:	b29a      	uxth	r2, r3
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	3304      	adds	r3, #4
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	3305      	adds	r3, #5
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	021b      	lsls	r3, r3, #8
 80087da:	b29b      	uxth	r3, r3
 80087dc:	4413      	add	r3, r2
 80087de:	b29a      	uxth	r2, r3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	3306      	adds	r3, #6
 80087e8:	781b      	ldrb	r3, [r3, #0]
 80087ea:	b29a      	uxth	r2, r3
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	3307      	adds	r3, #7
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	021b      	lsls	r3, r3, #8
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	4413      	add	r3, r2
 80087fa:	b29a      	uxth	r2, r3
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	80da      	strh	r2, [r3, #6]

}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	bc80      	pop	{r7}
 8008808:	4770      	bx	lr

0800880a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b082      	sub	sp, #8
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
 8008812:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008814:	2180      	movs	r1, #128	; 0x80
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 fc5e 	bl	80090d8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800881c:	2100      	movs	r1, #0
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 fc5a 	bl	80090d8 <USBD_LL_StallEP>
}
 8008824:	bf00      	nop
 8008826:	3708      	adds	r7, #8
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}

0800882c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b086      	sub	sp, #24
 8008830:	af00      	add	r7, sp, #0
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	60b9      	str	r1, [r7, #8]
 8008836:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008838:	2300      	movs	r3, #0
 800883a:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d032      	beq.n	80088a8 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008842:	68f8      	ldr	r0, [r7, #12]
 8008844:	f000 f834 	bl	80088b0 <USBD_GetLen>
 8008848:	4603      	mov	r3, r0
 800884a:	3301      	adds	r3, #1
 800884c:	b29b      	uxth	r3, r3
 800884e:	005b      	lsls	r3, r3, #1
 8008850:	b29a      	uxth	r2, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008856:	7dfb      	ldrb	r3, [r7, #23]
 8008858:	1c5a      	adds	r2, r3, #1
 800885a:	75fa      	strb	r2, [r7, #23]
 800885c:	461a      	mov	r2, r3
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	4413      	add	r3, r2
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	7812      	ldrb	r2, [r2, #0]
 8008866:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008868:	7dfb      	ldrb	r3, [r7, #23]
 800886a:	1c5a      	adds	r2, r3, #1
 800886c:	75fa      	strb	r2, [r7, #23]
 800886e:	461a      	mov	r2, r3
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	4413      	add	r3, r2
 8008874:	2203      	movs	r2, #3
 8008876:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008878:	e012      	b.n	80088a0 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	1c5a      	adds	r2, r3, #1
 800887e:	60fa      	str	r2, [r7, #12]
 8008880:	7dfa      	ldrb	r2, [r7, #23]
 8008882:	1c51      	adds	r1, r2, #1
 8008884:	75f9      	strb	r1, [r7, #23]
 8008886:	4611      	mov	r1, r2
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	440a      	add	r2, r1
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008890:	7dfb      	ldrb	r3, [r7, #23]
 8008892:	1c5a      	adds	r2, r3, #1
 8008894:	75fa      	strb	r2, [r7, #23]
 8008896:	461a      	mov	r2, r3
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	4413      	add	r3, r2
 800889c:	2200      	movs	r2, #0
 800889e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d1e8      	bne.n	800887a <USBD_GetString+0x4e>
    }
  }
}
 80088a8:	bf00      	nop
 80088aa:	3718      	adds	r7, #24
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b085      	sub	sp, #20
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80088b8:	2300      	movs	r3, #0
 80088ba:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80088bc:	e005      	b.n	80088ca <USBD_GetLen+0x1a>
  {
    len++;
 80088be:	7bfb      	ldrb	r3, [r7, #15]
 80088c0:	3301      	adds	r3, #1
 80088c2:	73fb      	strb	r3, [r7, #15]
    buf++;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	3301      	adds	r3, #1
 80088c8:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1f5      	bne.n	80088be <USBD_GetLen+0xe>
  }

  return len;
 80088d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3714      	adds	r7, #20
 80088d8:	46bd      	mov	sp, r7
 80088da:	bc80      	pop	{r7}
 80088dc:	4770      	bx	lr

080088de <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b084      	sub	sp, #16
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	60f8      	str	r0, [r7, #12]
 80088e6:	60b9      	str	r1, [r7, #8]
 80088e8:	4613      	mov	r3, r2
 80088ea:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2202      	movs	r2, #2
 80088f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80088f4:	88fa      	ldrh	r2, [r7, #6]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80088fa:	88fa      	ldrh	r2, [r7, #6]
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008900:	88fb      	ldrh	r3, [r7, #6]
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	2100      	movs	r1, #0
 8008906:	68f8      	ldr	r0, [r7, #12]
 8008908:	f000 fc6f 	bl	80091ea <USBD_LL_Transmit>

  return USBD_OK;
 800890c:	2300      	movs	r3, #0
}
 800890e:	4618      	mov	r0, r3
 8008910:	3710      	adds	r7, #16
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}

08008916 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008916:	b580      	push	{r7, lr}
 8008918:	b084      	sub	sp, #16
 800891a:	af00      	add	r7, sp, #0
 800891c:	60f8      	str	r0, [r7, #12]
 800891e:	60b9      	str	r1, [r7, #8]
 8008920:	4613      	mov	r3, r2
 8008922:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008924:	88fb      	ldrh	r3, [r7, #6]
 8008926:	68ba      	ldr	r2, [r7, #8]
 8008928:	2100      	movs	r1, #0
 800892a:	68f8      	ldr	r0, [r7, #12]
 800892c:	f000 fc5d 	bl	80091ea <USBD_LL_Transmit>

  return USBD_OK;
 8008930:	2300      	movs	r3, #0
}
 8008932:	4618      	mov	r0, r3
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800893a:	b580      	push	{r7, lr}
 800893c:	b084      	sub	sp, #16
 800893e:	af00      	add	r7, sp, #0
 8008940:	60f8      	str	r0, [r7, #12]
 8008942:	60b9      	str	r1, [r7, #8]
 8008944:	4613      	mov	r3, r2
 8008946:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2203      	movs	r2, #3
 800894c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008950:	88fa      	ldrh	r2, [r7, #6]
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008958:	88fa      	ldrh	r2, [r7, #6]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008960:	88fb      	ldrh	r3, [r7, #6]
 8008962:	68ba      	ldr	r2, [r7, #8]
 8008964:	2100      	movs	r1, #0
 8008966:	68f8      	ldr	r0, [r7, #12]
 8008968:	f000 fc62 	bl	8009230 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}

08008976 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008976:	b580      	push	{r7, lr}
 8008978:	b084      	sub	sp, #16
 800897a:	af00      	add	r7, sp, #0
 800897c:	60f8      	str	r0, [r7, #12]
 800897e:	60b9      	str	r1, [r7, #8]
 8008980:	4613      	mov	r3, r2
 8008982:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008984:	88fb      	ldrh	r3, [r7, #6]
 8008986:	68ba      	ldr	r2, [r7, #8]
 8008988:	2100      	movs	r1, #0
 800898a:	68f8      	ldr	r0, [r7, #12]
 800898c:	f000 fc50 	bl	8009230 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008990:	2300      	movs	r3, #0
}
 8008992:	4618      	mov	r0, r3
 8008994:	3710      	adds	r7, #16
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}

0800899a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800899a:	b580      	push	{r7, lr}
 800899c:	b082      	sub	sp, #8
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2204      	movs	r2, #4
 80089a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80089aa:	2300      	movs	r3, #0
 80089ac:	2200      	movs	r2, #0
 80089ae:	2100      	movs	r1, #0
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f000 fc1a 	bl	80091ea <USBD_LL_Transmit>

  return USBD_OK;
 80089b6:	2300      	movs	r3, #0
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3708      	adds	r7, #8
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2205      	movs	r2, #5
 80089cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089d0:	2300      	movs	r3, #0
 80089d2:	2200      	movs	r2, #0
 80089d4:	2100      	movs	r1, #0
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fc2a 	bl	8009230 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3708      	adds	r7, #8
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
	...

080089e8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80089ec:	2200      	movs	r2, #0
 80089ee:	4912      	ldr	r1, [pc, #72]	; (8008a38 <MX_USB_DEVICE_Init+0x50>)
 80089f0:	4812      	ldr	r0, [pc, #72]	; (8008a3c <MX_USB_DEVICE_Init+0x54>)
 80089f2:	f7fe ff5e 	bl	80078b2 <USBD_Init>
 80089f6:	4603      	mov	r3, r0
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d001      	beq.n	8008a00 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80089fc:	f7f8 fa1e 	bl	8000e3c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008a00:	490f      	ldr	r1, [pc, #60]	; (8008a40 <MX_USB_DEVICE_Init+0x58>)
 8008a02:	480e      	ldr	r0, [pc, #56]	; (8008a3c <MX_USB_DEVICE_Init+0x54>)
 8008a04:	f7fe ff80 	bl	8007908 <USBD_RegisterClass>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d001      	beq.n	8008a12 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008a0e:	f7f8 fa15 	bl	8000e3c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008a12:	490c      	ldr	r1, [pc, #48]	; (8008a44 <MX_USB_DEVICE_Init+0x5c>)
 8008a14:	4809      	ldr	r0, [pc, #36]	; (8008a3c <MX_USB_DEVICE_Init+0x54>)
 8008a16:	f7fe feb1 	bl	800777c <USBD_CDC_RegisterInterface>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d001      	beq.n	8008a24 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008a20:	f7f8 fa0c 	bl	8000e3c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008a24:	4805      	ldr	r0, [pc, #20]	; (8008a3c <MX_USB_DEVICE_Init+0x54>)
 8008a26:	f7fe ff88 	bl	800793a <USBD_Start>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d001      	beq.n	8008a34 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008a30:	f7f8 fa04 	bl	8000e3c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008a34:	bf00      	nop
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	20000134 	.word	0x20000134
 8008a3c:	200003b8 	.word	0x200003b8
 8008a40:	20000020 	.word	0x20000020
 8008a44:	20000124 	.word	0x20000124

08008a48 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	4905      	ldr	r1, [pc, #20]	; (8008a64 <CDC_Init_FS+0x1c>)
 8008a50:	4805      	ldr	r0, [pc, #20]	; (8008a68 <CDC_Init_FS+0x20>)
 8008a52:	f7fe fea9 	bl	80077a8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008a56:	4905      	ldr	r1, [pc, #20]	; (8008a6c <CDC_Init_FS+0x24>)
 8008a58:	4803      	ldr	r0, [pc, #12]	; (8008a68 <CDC_Init_FS+0x20>)
 8008a5a:	f7fe febe 	bl	80077da <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008a5e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	bd80      	pop	{r7, pc}
 8008a64:	20000a7c 	.word	0x20000a7c
 8008a68:	200003b8 	.word	0x200003b8
 8008a6c:	2000067c 	.word	0x2000067c

08008a70 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008a70:	b480      	push	{r7}
 8008a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008a74:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bc80      	pop	{r7}
 8008a7c:	4770      	bx	lr
	...

08008a80 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	4603      	mov	r3, r0
 8008a88:	6039      	str	r1, [r7, #0]
 8008a8a:	71fb      	strb	r3, [r7, #7]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008a90:	79fb      	ldrb	r3, [r7, #7]
 8008a92:	2b23      	cmp	r3, #35	; 0x23
 8008a94:	d84a      	bhi.n	8008b2c <CDC_Control_FS+0xac>
 8008a96:	a201      	add	r2, pc, #4	; (adr r2, 8008a9c <CDC_Control_FS+0x1c>)
 8008a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a9c:	08008b2d 	.word	0x08008b2d
 8008aa0:	08008b2d 	.word	0x08008b2d
 8008aa4:	08008b2d 	.word	0x08008b2d
 8008aa8:	08008b2d 	.word	0x08008b2d
 8008aac:	08008b2d 	.word	0x08008b2d
 8008ab0:	08008b2d 	.word	0x08008b2d
 8008ab4:	08008b2d 	.word	0x08008b2d
 8008ab8:	08008b2d 	.word	0x08008b2d
 8008abc:	08008b2d 	.word	0x08008b2d
 8008ac0:	08008b2d 	.word	0x08008b2d
 8008ac4:	08008b2d 	.word	0x08008b2d
 8008ac8:	08008b2d 	.word	0x08008b2d
 8008acc:	08008b2d 	.word	0x08008b2d
 8008ad0:	08008b2d 	.word	0x08008b2d
 8008ad4:	08008b2d 	.word	0x08008b2d
 8008ad8:	08008b2d 	.word	0x08008b2d
 8008adc:	08008b2d 	.word	0x08008b2d
 8008ae0:	08008b2d 	.word	0x08008b2d
 8008ae4:	08008b2d 	.word	0x08008b2d
 8008ae8:	08008b2d 	.word	0x08008b2d
 8008aec:	08008b2d 	.word	0x08008b2d
 8008af0:	08008b2d 	.word	0x08008b2d
 8008af4:	08008b2d 	.word	0x08008b2d
 8008af8:	08008b2d 	.word	0x08008b2d
 8008afc:	08008b2d 	.word	0x08008b2d
 8008b00:	08008b2d 	.word	0x08008b2d
 8008b04:	08008b2d 	.word	0x08008b2d
 8008b08:	08008b2d 	.word	0x08008b2d
 8008b0c:	08008b2d 	.word	0x08008b2d
 8008b10:	08008b2d 	.word	0x08008b2d
 8008b14:	08008b2d 	.word	0x08008b2d
 8008b18:	08008b2d 	.word	0x08008b2d
 8008b1c:	08008b2d 	.word	0x08008b2d
 8008b20:	08008b2d 	.word	0x08008b2d
 8008b24:	08008b2d 	.word	0x08008b2d
 8008b28:	08008b2d 	.word	0x08008b2d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008b2c:	bf00      	nop
  }

  return (USBD_OK);
 8008b2e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bc80      	pop	{r7}
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop

08008b3c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b084      	sub	sp, #16
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008b46:	6879      	ldr	r1, [r7, #4]
 8008b48:	4809      	ldr	r0, [pc, #36]	; (8008b70 <CDC_Receive_FS+0x34>)
 8008b4a:	f7fe fe46 	bl	80077da <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008b4e:	4808      	ldr	r0, [pc, #32]	; (8008b70 <CDC_Receive_FS+0x34>)
 8008b50:	f7fe fe85 	bl	800785e <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	73fb      	strb	r3, [r7, #15]
  memcpy(buffer, Buf, len);
 8008b5a:	7bfb      	ldrb	r3, [r7, #15]
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	6879      	ldr	r1, [r7, #4]
 8008b60:	4804      	ldr	r0, [pc, #16]	; (8008b74 <CDC_Receive_FS+0x38>)
 8008b62:	f000 fc0b 	bl	800937c <memcpy>
  return (USBD_OK);
 8008b66:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3710      	adds	r7, #16
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	200003b8 	.word	0x200003b8
 8008b74:	20000388 	.word	0x20000388

08008b78 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	460b      	mov	r3, r1
 8008b82:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008b84:	2300      	movs	r3, #0
 8008b86:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008b88:	4b0d      	ldr	r3, [pc, #52]	; (8008bc0 <CDC_Transmit_FS+0x48>)
 8008b8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b8e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d001      	beq.n	8008b9e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	e00b      	b.n	8008bb6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008b9e:	887b      	ldrh	r3, [r7, #2]
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	6879      	ldr	r1, [r7, #4]
 8008ba4:	4806      	ldr	r0, [pc, #24]	; (8008bc0 <CDC_Transmit_FS+0x48>)
 8008ba6:	f7fe fdff 	bl	80077a8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008baa:	4805      	ldr	r0, [pc, #20]	; (8008bc0 <CDC_Transmit_FS+0x48>)
 8008bac:	f7fe fe28 	bl	8007800 <USBD_CDC_TransmitPacket>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	200003b8 	.word	0x200003b8

08008bc4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	4603      	mov	r3, r0
 8008bcc:	6039      	str	r1, [r7, #0]
 8008bce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	2212      	movs	r2, #18
 8008bd4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008bd6:	4b03      	ldr	r3, [pc, #12]	; (8008be4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bc80      	pop	{r7}
 8008be0:	4770      	bx	lr
 8008be2:	bf00      	nop
 8008be4:	20000150 	.word	0x20000150

08008be8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	4603      	mov	r3, r0
 8008bf0:	6039      	str	r1, [r7, #0]
 8008bf2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	2204      	movs	r2, #4
 8008bf8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008bfa:	4b03      	ldr	r3, [pc, #12]	; (8008c08 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	370c      	adds	r7, #12
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bc80      	pop	{r7}
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop
 8008c08:	20000164 	.word	0x20000164

08008c0c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	4603      	mov	r3, r0
 8008c14:	6039      	str	r1, [r7, #0]
 8008c16:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008c18:	79fb      	ldrb	r3, [r7, #7]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d105      	bne.n	8008c2a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008c1e:	683a      	ldr	r2, [r7, #0]
 8008c20:	4907      	ldr	r1, [pc, #28]	; (8008c40 <USBD_FS_ProductStrDescriptor+0x34>)
 8008c22:	4808      	ldr	r0, [pc, #32]	; (8008c44 <USBD_FS_ProductStrDescriptor+0x38>)
 8008c24:	f7ff fe02 	bl	800882c <USBD_GetString>
 8008c28:	e004      	b.n	8008c34 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008c2a:	683a      	ldr	r2, [r7, #0]
 8008c2c:	4904      	ldr	r1, [pc, #16]	; (8008c40 <USBD_FS_ProductStrDescriptor+0x34>)
 8008c2e:	4805      	ldr	r0, [pc, #20]	; (8008c44 <USBD_FS_ProductStrDescriptor+0x38>)
 8008c30:	f7ff fdfc 	bl	800882c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008c34:	4b02      	ldr	r3, [pc, #8]	; (8008c40 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3708      	adds	r7, #8
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	bf00      	nop
 8008c40:	20000e7c 	.word	0x20000e7c
 8008c44:	080093cc 	.word	0x080093cc

08008c48 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b082      	sub	sp, #8
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	4603      	mov	r3, r0
 8008c50:	6039      	str	r1, [r7, #0]
 8008c52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008c54:	683a      	ldr	r2, [r7, #0]
 8008c56:	4904      	ldr	r1, [pc, #16]	; (8008c68 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008c58:	4804      	ldr	r0, [pc, #16]	; (8008c6c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008c5a:	f7ff fde7 	bl	800882c <USBD_GetString>
  return USBD_StrDesc;
 8008c5e:	4b02      	ldr	r3, [pc, #8]	; (8008c68 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3708      	adds	r7, #8
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}
 8008c68:	20000e7c 	.word	0x20000e7c
 8008c6c:	080093e0 	.word	0x080093e0

08008c70 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	4603      	mov	r3, r0
 8008c78:	6039      	str	r1, [r7, #0]
 8008c7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	221a      	movs	r2, #26
 8008c80:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008c82:	f000 f843 	bl	8008d0c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008c86:	4b02      	ldr	r3, [pc, #8]	; (8008c90 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3708      	adds	r7, #8
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	20000168 	.word	0x20000168

08008c94 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	6039      	str	r1, [r7, #0]
 8008c9e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008ca0:	79fb      	ldrb	r3, [r7, #7]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d105      	bne.n	8008cb2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008ca6:	683a      	ldr	r2, [r7, #0]
 8008ca8:	4907      	ldr	r1, [pc, #28]	; (8008cc8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008caa:	4808      	ldr	r0, [pc, #32]	; (8008ccc <USBD_FS_ConfigStrDescriptor+0x38>)
 8008cac:	f7ff fdbe 	bl	800882c <USBD_GetString>
 8008cb0:	e004      	b.n	8008cbc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	4904      	ldr	r1, [pc, #16]	; (8008cc8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008cb6:	4805      	ldr	r0, [pc, #20]	; (8008ccc <USBD_FS_ConfigStrDescriptor+0x38>)
 8008cb8:	f7ff fdb8 	bl	800882c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008cbc:	4b02      	ldr	r3, [pc, #8]	; (8008cc8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3708      	adds	r7, #8
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	20000e7c 	.word	0x20000e7c
 8008ccc:	080093f4 	.word	0x080093f4

08008cd0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b082      	sub	sp, #8
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	6039      	str	r1, [r7, #0]
 8008cda:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008cdc:	79fb      	ldrb	r3, [r7, #7]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d105      	bne.n	8008cee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008ce2:	683a      	ldr	r2, [r7, #0]
 8008ce4:	4907      	ldr	r1, [pc, #28]	; (8008d04 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008ce6:	4808      	ldr	r0, [pc, #32]	; (8008d08 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008ce8:	f7ff fda0 	bl	800882c <USBD_GetString>
 8008cec:	e004      	b.n	8008cf8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008cee:	683a      	ldr	r2, [r7, #0]
 8008cf0:	4904      	ldr	r1, [pc, #16]	; (8008d04 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008cf2:	4805      	ldr	r0, [pc, #20]	; (8008d08 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008cf4:	f7ff fd9a 	bl	800882c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008cf8:	4b02      	ldr	r3, [pc, #8]	; (8008d04 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3708      	adds	r7, #8
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	20000e7c 	.word	0x20000e7c
 8008d08:	08009400 	.word	0x08009400

08008d0c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008d12:	4b0f      	ldr	r3, [pc, #60]	; (8008d50 <Get_SerialNum+0x44>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008d18:	4b0e      	ldr	r3, [pc, #56]	; (8008d54 <Get_SerialNum+0x48>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008d1e:	4b0e      	ldr	r3, [pc, #56]	; (8008d58 <Get_SerialNum+0x4c>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4413      	add	r3, r2
 8008d2a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d009      	beq.n	8008d46 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008d32:	2208      	movs	r2, #8
 8008d34:	4909      	ldr	r1, [pc, #36]	; (8008d5c <Get_SerialNum+0x50>)
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f000 f814 	bl	8008d64 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008d3c:	2204      	movs	r2, #4
 8008d3e:	4908      	ldr	r1, [pc, #32]	; (8008d60 <Get_SerialNum+0x54>)
 8008d40:	68b8      	ldr	r0, [r7, #8]
 8008d42:	f000 f80f 	bl	8008d64 <IntToUnicode>
  }
}
 8008d46:	bf00      	nop
 8008d48:	3710      	adds	r7, #16
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}
 8008d4e:	bf00      	nop
 8008d50:	1ffff7e8 	.word	0x1ffff7e8
 8008d54:	1ffff7ec 	.word	0x1ffff7ec
 8008d58:	1ffff7f0 	.word	0x1ffff7f0
 8008d5c:	2000016a 	.word	0x2000016a
 8008d60:	2000017a 	.word	0x2000017a

08008d64 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b087      	sub	sp, #28
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	60f8      	str	r0, [r7, #12]
 8008d6c:	60b9      	str	r1, [r7, #8]
 8008d6e:	4613      	mov	r3, r2
 8008d70:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008d72:	2300      	movs	r3, #0
 8008d74:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008d76:	2300      	movs	r3, #0
 8008d78:	75fb      	strb	r3, [r7, #23]
 8008d7a:	e027      	b.n	8008dcc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	0f1b      	lsrs	r3, r3, #28
 8008d80:	2b09      	cmp	r3, #9
 8008d82:	d80b      	bhi.n	8008d9c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	0f1b      	lsrs	r3, r3, #28
 8008d88:	b2da      	uxtb	r2, r3
 8008d8a:	7dfb      	ldrb	r3, [r7, #23]
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	4619      	mov	r1, r3
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	440b      	add	r3, r1
 8008d94:	3230      	adds	r2, #48	; 0x30
 8008d96:	b2d2      	uxtb	r2, r2
 8008d98:	701a      	strb	r2, [r3, #0]
 8008d9a:	e00a      	b.n	8008db2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	0f1b      	lsrs	r3, r3, #28
 8008da0:	b2da      	uxtb	r2, r3
 8008da2:	7dfb      	ldrb	r3, [r7, #23]
 8008da4:	005b      	lsls	r3, r3, #1
 8008da6:	4619      	mov	r1, r3
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	440b      	add	r3, r1
 8008dac:	3237      	adds	r2, #55	; 0x37
 8008dae:	b2d2      	uxtb	r2, r2
 8008db0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	011b      	lsls	r3, r3, #4
 8008db6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008db8:	7dfb      	ldrb	r3, [r7, #23]
 8008dba:	005b      	lsls	r3, r3, #1
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	68ba      	ldr	r2, [r7, #8]
 8008dc0:	4413      	add	r3, r2
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008dc6:	7dfb      	ldrb	r3, [r7, #23]
 8008dc8:	3301      	adds	r3, #1
 8008dca:	75fb      	strb	r3, [r7, #23]
 8008dcc:	7dfa      	ldrb	r2, [r7, #23]
 8008dce:	79fb      	ldrb	r3, [r7, #7]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d3d3      	bcc.n	8008d7c <IntToUnicode+0x18>
  }
}
 8008dd4:	bf00      	nop
 8008dd6:	bf00      	nop
 8008dd8:	371c      	adds	r7, #28
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bc80      	pop	{r7}
 8008dde:	4770      	bx	lr

08008de0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a0d      	ldr	r2, [pc, #52]	; (8008e24 <HAL_PCD_MspInit+0x44>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d113      	bne.n	8008e1a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008df2:	4b0d      	ldr	r3, [pc, #52]	; (8008e28 <HAL_PCD_MspInit+0x48>)
 8008df4:	69db      	ldr	r3, [r3, #28]
 8008df6:	4a0c      	ldr	r2, [pc, #48]	; (8008e28 <HAL_PCD_MspInit+0x48>)
 8008df8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008dfc:	61d3      	str	r3, [r2, #28]
 8008dfe:	4b0a      	ldr	r3, [pc, #40]	; (8008e28 <HAL_PCD_MspInit+0x48>)
 8008e00:	69db      	ldr	r3, [r3, #28]
 8008e02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008e06:	60fb      	str	r3, [r7, #12]
 8008e08:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	2100      	movs	r1, #0
 8008e0e:	2014      	movs	r0, #20
 8008e10:	f7f8 fa91 	bl	8001336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008e14:	2014      	movs	r0, #20
 8008e16:	f7f8 faaa 	bl	800136e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008e1a:	bf00      	nop
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	bf00      	nop
 8008e24:	40005c00 	.word	0x40005c00
 8008e28:	40021000 	.word	0x40021000

08008e2c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8008e40:	4619      	mov	r1, r3
 8008e42:	4610      	mov	r0, r2
 8008e44:	f7fe fdc1 	bl	80079ca <USBD_LL_SetupStage>
}
 8008e48:	bf00      	nop
 8008e4a:	3708      	adds	r7, #8
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b082      	sub	sp, #8
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	460b      	mov	r3, r1
 8008e5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8008e62:	78fa      	ldrb	r2, [r7, #3]
 8008e64:	6879      	ldr	r1, [r7, #4]
 8008e66:	4613      	mov	r3, r2
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	4413      	add	r3, r2
 8008e6c:	00db      	lsls	r3, r3, #3
 8008e6e:	440b      	add	r3, r1
 8008e70:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	78fb      	ldrb	r3, [r7, #3]
 8008e78:	4619      	mov	r1, r3
 8008e7a:	f7fe fdf3 	bl	8007a64 <USBD_LL_DataOutStage>
}
 8008e7e:	bf00      	nop
 8008e80:	3708      	adds	r7, #8
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b082      	sub	sp, #8
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	460b      	mov	r3, r1
 8008e90:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8008e98:	78fa      	ldrb	r2, [r7, #3]
 8008e9a:	6879      	ldr	r1, [r7, #4]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	4413      	add	r3, r2
 8008ea2:	00db      	lsls	r3, r3, #3
 8008ea4:	440b      	add	r3, r1
 8008ea6:	333c      	adds	r3, #60	; 0x3c
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	78fb      	ldrb	r3, [r7, #3]
 8008eac:	4619      	mov	r1, r3
 8008eae:	f7fe fe4a 	bl	8007b46 <USBD_LL_DataInStage>
}
 8008eb2:	bf00      	nop
 8008eb4:	3708      	adds	r7, #8
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}

08008eba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b082      	sub	sp, #8
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7fe ff5a 	bl	8007d82 <USBD_LL_SOF>
}
 8008ece:	bf00      	nop
 8008ed0:	3708      	adds	r7, #8
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}

08008ed6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	b084      	sub	sp, #16
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	2b02      	cmp	r3, #2
 8008ee8:	d001      	beq.n	8008eee <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008eea:	f7f7 ffa7 	bl	8000e3c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008ef4:	7bfa      	ldrb	r2, [r7, #15]
 8008ef6:	4611      	mov	r1, r2
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f7fe ff0a 	bl	8007d12 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008f04:	4618      	mov	r0, r3
 8008f06:	f7fe fec3 	bl	8007c90 <USBD_LL_Reset>
}
 8008f0a:	bf00      	nop
 8008f0c:	3710      	adds	r7, #16
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
	...

08008f14 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b082      	sub	sp, #8
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008f22:	4618      	mov	r0, r3
 8008f24:	f7fe ff04 	bl	8007d30 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	699b      	ldr	r3, [r3, #24]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d005      	beq.n	8008f3c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008f30:	4b04      	ldr	r3, [pc, #16]	; (8008f44 <HAL_PCD_SuspendCallback+0x30>)
 8008f32:	691b      	ldr	r3, [r3, #16]
 8008f34:	4a03      	ldr	r2, [pc, #12]	; (8008f44 <HAL_PCD_SuspendCallback+0x30>)
 8008f36:	f043 0306 	orr.w	r3, r3, #6
 8008f3a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008f3c:	bf00      	nop
 8008f3e:	3708      	adds	r7, #8
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}
 8008f44:	e000ed00 	.word	0xe000ed00

08008f48 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8008f56:	4618      	mov	r0, r3
 8008f58:	f7fe fefe 	bl	8007d58 <USBD_LL_Resume>
}
 8008f5c:	bf00      	nop
 8008f5e:	3708      	adds	r7, #8
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008f6c:	4a28      	ldr	r2, [pc, #160]	; (8009010 <USBD_LL_Init+0xac>)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a26      	ldr	r2, [pc, #152]	; (8009010 <USBD_LL_Init+0xac>)
 8008f78:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008f7c:	4b24      	ldr	r3, [pc, #144]	; (8009010 <USBD_LL_Init+0xac>)
 8008f7e:	4a25      	ldr	r2, [pc, #148]	; (8009014 <USBD_LL_Init+0xb0>)
 8008f80:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008f82:	4b23      	ldr	r3, [pc, #140]	; (8009010 <USBD_LL_Init+0xac>)
 8008f84:	2208      	movs	r2, #8
 8008f86:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008f88:	4b21      	ldr	r3, [pc, #132]	; (8009010 <USBD_LL_Init+0xac>)
 8008f8a:	2202      	movs	r2, #2
 8008f8c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008f8e:	4b20      	ldr	r3, [pc, #128]	; (8009010 <USBD_LL_Init+0xac>)
 8008f90:	2200      	movs	r2, #0
 8008f92:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008f94:	4b1e      	ldr	r3, [pc, #120]	; (8009010 <USBD_LL_Init+0xac>)
 8008f96:	2200      	movs	r2, #0
 8008f98:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008f9a:	4b1d      	ldr	r3, [pc, #116]	; (8009010 <USBD_LL_Init+0xac>)
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008fa0:	481b      	ldr	r0, [pc, #108]	; (8009010 <USBD_LL_Init+0xac>)
 8008fa2:	f7f8 fbb4 	bl	800170e <HAL_PCD_Init>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d001      	beq.n	8008fb0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008fac:	f7f7 ff46 	bl	8000e3c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008fb6:	2318      	movs	r3, #24
 8008fb8:	2200      	movs	r2, #0
 8008fba:	2100      	movs	r1, #0
 8008fbc:	f7fa f8d3 	bl	8003166 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008fc6:	2358      	movs	r3, #88	; 0x58
 8008fc8:	2200      	movs	r2, #0
 8008fca:	2180      	movs	r1, #128	; 0x80
 8008fcc:	f7fa f8cb 	bl	8003166 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008fd6:	23c0      	movs	r3, #192	; 0xc0
 8008fd8:	2200      	movs	r2, #0
 8008fda:	2181      	movs	r1, #129	; 0x81
 8008fdc:	f7fa f8c3 	bl	8003166 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008fe6:	f44f 7388 	mov.w	r3, #272	; 0x110
 8008fea:	2200      	movs	r2, #0
 8008fec:	2101      	movs	r1, #1
 8008fee:	f7fa f8ba 	bl	8003166 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008ff8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	2182      	movs	r1, #130	; 0x82
 8009000:	f7fa f8b1 	bl	8003166 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009004:	2300      	movs	r3, #0
}
 8009006:	4618      	mov	r0, r3
 8009008:	3708      	adds	r7, #8
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	2000107c 	.word	0x2000107c
 8009014:	40005c00 	.word	0x40005c00

08009018 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009020:	2300      	movs	r3, #0
 8009022:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009024:	2300      	movs	r3, #0
 8009026:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800902e:	4618      	mov	r0, r3
 8009030:	f7f8 fc6c 	bl	800190c <HAL_PCD_Start>
 8009034:	4603      	mov	r3, r0
 8009036:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009038:	7bfb      	ldrb	r3, [r7, #15]
 800903a:	4618      	mov	r0, r3
 800903c:	f000 f94e 	bl	80092dc <USBD_Get_USB_Status>
 8009040:	4603      	mov	r3, r0
 8009042:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009044:	7bbb      	ldrb	r3, [r7, #14]
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}

0800904e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800904e:	b580      	push	{r7, lr}
 8009050:	b084      	sub	sp, #16
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
 8009056:	4608      	mov	r0, r1
 8009058:	4611      	mov	r1, r2
 800905a:	461a      	mov	r2, r3
 800905c:	4603      	mov	r3, r0
 800905e:	70fb      	strb	r3, [r7, #3]
 8009060:	460b      	mov	r3, r1
 8009062:	70bb      	strb	r3, [r7, #2]
 8009064:	4613      	mov	r3, r2
 8009066:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009068:	2300      	movs	r3, #0
 800906a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800906c:	2300      	movs	r3, #0
 800906e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009076:	78bb      	ldrb	r3, [r7, #2]
 8009078:	883a      	ldrh	r2, [r7, #0]
 800907a:	78f9      	ldrb	r1, [r7, #3]
 800907c:	f7f8 fdc1 	bl	8001c02 <HAL_PCD_EP_Open>
 8009080:	4603      	mov	r3, r0
 8009082:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009084:	7bfb      	ldrb	r3, [r7, #15]
 8009086:	4618      	mov	r0, r3
 8009088:	f000 f928 	bl	80092dc <USBD_Get_USB_Status>
 800908c:	4603      	mov	r3, r0
 800908e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009090:	7bbb      	ldrb	r3, [r7, #14]
}
 8009092:	4618      	mov	r0, r3
 8009094:	3710      	adds	r7, #16
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}

0800909a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800909a:	b580      	push	{r7, lr}
 800909c:	b084      	sub	sp, #16
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
 80090a2:	460b      	mov	r3, r1
 80090a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090a6:	2300      	movs	r3, #0
 80090a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090aa:	2300      	movs	r3, #0
 80090ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80090b4:	78fa      	ldrb	r2, [r7, #3]
 80090b6:	4611      	mov	r1, r2
 80090b8:	4618      	mov	r0, r3
 80090ba:	f7f8 fdff 	bl	8001cbc <HAL_PCD_EP_Close>
 80090be:	4603      	mov	r3, r0
 80090c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090c2:	7bfb      	ldrb	r3, [r7, #15]
 80090c4:	4618      	mov	r0, r3
 80090c6:	f000 f909 	bl	80092dc <USBD_Get_USB_Status>
 80090ca:	4603      	mov	r3, r0
 80090cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3710      	adds	r7, #16
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b084      	sub	sp, #16
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
 80090e0:	460b      	mov	r3, r1
 80090e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090e4:	2300      	movs	r3, #0
 80090e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090e8:	2300      	movs	r3, #0
 80090ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80090f2:	78fa      	ldrb	r2, [r7, #3]
 80090f4:	4611      	mov	r1, r2
 80090f6:	4618      	mov	r0, r3
 80090f8:	f7f8 fea7 	bl	8001e4a <HAL_PCD_EP_SetStall>
 80090fc:	4603      	mov	r3, r0
 80090fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009100:	7bfb      	ldrb	r3, [r7, #15]
 8009102:	4618      	mov	r0, r3
 8009104:	f000 f8ea 	bl	80092dc <USBD_Get_USB_Status>
 8009108:	4603      	mov	r3, r0
 800910a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800910c:	7bbb      	ldrb	r3, [r7, #14]
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}

08009116 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009116:	b580      	push	{r7, lr}
 8009118:	b084      	sub	sp, #16
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
 800911e:	460b      	mov	r3, r1
 8009120:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009122:	2300      	movs	r3, #0
 8009124:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009126:	2300      	movs	r3, #0
 8009128:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009130:	78fa      	ldrb	r2, [r7, #3]
 8009132:	4611      	mov	r1, r2
 8009134:	4618      	mov	r0, r3
 8009136:	f7f8 fee8 	bl	8001f0a <HAL_PCD_EP_ClrStall>
 800913a:	4603      	mov	r3, r0
 800913c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800913e:	7bfb      	ldrb	r3, [r7, #15]
 8009140:	4618      	mov	r0, r3
 8009142:	f000 f8cb 	bl	80092dc <USBD_Get_USB_Status>
 8009146:	4603      	mov	r3, r0
 8009148:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800914a:	7bbb      	ldrb	r3, [r7, #14]
}
 800914c:	4618      	mov	r0, r3
 800914e:	3710      	adds	r7, #16
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	460b      	mov	r3, r1
 800915e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009166:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009168:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800916c:	2b00      	cmp	r3, #0
 800916e:	da0c      	bge.n	800918a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009170:	78fb      	ldrb	r3, [r7, #3]
 8009172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009176:	68f9      	ldr	r1, [r7, #12]
 8009178:	1c5a      	adds	r2, r3, #1
 800917a:	4613      	mov	r3, r2
 800917c:	009b      	lsls	r3, r3, #2
 800917e:	4413      	add	r3, r2
 8009180:	00db      	lsls	r3, r3, #3
 8009182:	440b      	add	r3, r1
 8009184:	3302      	adds	r3, #2
 8009186:	781b      	ldrb	r3, [r3, #0]
 8009188:	e00b      	b.n	80091a2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800918a:	78fb      	ldrb	r3, [r7, #3]
 800918c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009190:	68f9      	ldr	r1, [r7, #12]
 8009192:	4613      	mov	r3, r2
 8009194:	009b      	lsls	r3, r3, #2
 8009196:	4413      	add	r3, r2
 8009198:	00db      	lsls	r3, r3, #3
 800919a:	440b      	add	r3, r1
 800919c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80091a0:	781b      	ldrb	r3, [r3, #0]
  }
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3714      	adds	r7, #20
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bc80      	pop	{r7}
 80091aa:	4770      	bx	lr

080091ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	460b      	mov	r3, r1
 80091b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091b8:	2300      	movs	r3, #0
 80091ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091bc:	2300      	movs	r3, #0
 80091be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80091c6:	78fa      	ldrb	r2, [r7, #3]
 80091c8:	4611      	mov	r1, r2
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7f8 fcf4 	bl	8001bb8 <HAL_PCD_SetAddress>
 80091d0:	4603      	mov	r3, r0
 80091d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
 80091d6:	4618      	mov	r0, r3
 80091d8:	f000 f880 	bl	80092dc <USBD_Get_USB_Status>
 80091dc:	4603      	mov	r3, r0
 80091de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b086      	sub	sp, #24
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	60f8      	str	r0, [r7, #12]
 80091f2:	607a      	str	r2, [r7, #4]
 80091f4:	461a      	mov	r2, r3
 80091f6:	460b      	mov	r3, r1
 80091f8:	72fb      	strb	r3, [r7, #11]
 80091fa:	4613      	mov	r3, r2
 80091fc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091fe:	2300      	movs	r3, #0
 8009200:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009202:	2300      	movs	r3, #0
 8009204:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800920c:	893b      	ldrh	r3, [r7, #8]
 800920e:	7af9      	ldrb	r1, [r7, #11]
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	f7f8 fde3 	bl	8001ddc <HAL_PCD_EP_Transmit>
 8009216:	4603      	mov	r3, r0
 8009218:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800921a:	7dfb      	ldrb	r3, [r7, #23]
 800921c:	4618      	mov	r0, r3
 800921e:	f000 f85d 	bl	80092dc <USBD_Get_USB_Status>
 8009222:	4603      	mov	r3, r0
 8009224:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009226:	7dbb      	ldrb	r3, [r7, #22]
}
 8009228:	4618      	mov	r0, r3
 800922a:	3718      	adds	r7, #24
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}

08009230 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b086      	sub	sp, #24
 8009234:	af00      	add	r7, sp, #0
 8009236:	60f8      	str	r0, [r7, #12]
 8009238:	607a      	str	r2, [r7, #4]
 800923a:	461a      	mov	r2, r3
 800923c:	460b      	mov	r3, r1
 800923e:	72fb      	strb	r3, [r7, #11]
 8009240:	4613      	mov	r3, r2
 8009242:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009244:	2300      	movs	r3, #0
 8009246:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009248:	2300      	movs	r3, #0
 800924a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009252:	893b      	ldrh	r3, [r7, #8]
 8009254:	7af9      	ldrb	r1, [r7, #11]
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	f7f8 fd78 	bl	8001d4c <HAL_PCD_EP_Receive>
 800925c:	4603      	mov	r3, r0
 800925e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009260:	7dfb      	ldrb	r3, [r7, #23]
 8009262:	4618      	mov	r0, r3
 8009264:	f000 f83a 	bl	80092dc <USBD_Get_USB_Status>
 8009268:	4603      	mov	r3, r0
 800926a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800926c:	7dbb      	ldrb	r3, [r7, #22]
}
 800926e:	4618      	mov	r0, r3
 8009270:	3718      	adds	r7, #24
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}

08009276 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009276:	b580      	push	{r7, lr}
 8009278:	b082      	sub	sp, #8
 800927a:	af00      	add	r7, sp, #0
 800927c:	6078      	str	r0, [r7, #4]
 800927e:	460b      	mov	r3, r1
 8009280:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009288:	78fa      	ldrb	r2, [r7, #3]
 800928a:	4611      	mov	r1, r2
 800928c:	4618      	mov	r0, r3
 800928e:	f7f8 fd8e 	bl	8001dae <HAL_PCD_EP_GetRxCount>
 8009292:	4603      	mov	r3, r0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3708      	adds	r7, #8
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80092a4:	4b02      	ldr	r3, [pc, #8]	; (80092b0 <USBD_static_malloc+0x14>)
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	370c      	adds	r7, #12
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bc80      	pop	{r7}
 80092ae:	4770      	bx	lr
 80092b0:	2000136c 	.word	0x2000136c

080092b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]

}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bc80      	pop	{r7}
 80092c4:	4770      	bx	lr

080092c6 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092c6:	b480      	push	{r7}
 80092c8:	b083      	sub	sp, #12
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	6078      	str	r0, [r7, #4]
 80092ce:	460b      	mov	r3, r1
 80092d0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80092d2:	bf00      	nop
 80092d4:	370c      	adds	r7, #12
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bc80      	pop	{r7}
 80092da:	4770      	bx	lr

080092dc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80092dc:	b480      	push	{r7}
 80092de:	b085      	sub	sp, #20
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	4603      	mov	r3, r0
 80092e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092e6:	2300      	movs	r3, #0
 80092e8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80092ea:	79fb      	ldrb	r3, [r7, #7]
 80092ec:	2b03      	cmp	r3, #3
 80092ee:	d817      	bhi.n	8009320 <USBD_Get_USB_Status+0x44>
 80092f0:	a201      	add	r2, pc, #4	; (adr r2, 80092f8 <USBD_Get_USB_Status+0x1c>)
 80092f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092f6:	bf00      	nop
 80092f8:	08009309 	.word	0x08009309
 80092fc:	0800930f 	.word	0x0800930f
 8009300:	08009315 	.word	0x08009315
 8009304:	0800931b 	.word	0x0800931b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009308:	2300      	movs	r3, #0
 800930a:	73fb      	strb	r3, [r7, #15]
    break;
 800930c:	e00b      	b.n	8009326 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800930e:	2302      	movs	r3, #2
 8009310:	73fb      	strb	r3, [r7, #15]
    break;
 8009312:	e008      	b.n	8009326 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009314:	2301      	movs	r3, #1
 8009316:	73fb      	strb	r3, [r7, #15]
    break;
 8009318:	e005      	b.n	8009326 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800931a:	2302      	movs	r3, #2
 800931c:	73fb      	strb	r3, [r7, #15]
    break;
 800931e:	e002      	b.n	8009326 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009320:	2302      	movs	r3, #2
 8009322:	73fb      	strb	r3, [r7, #15]
    break;
 8009324:	bf00      	nop
  }
  return usb_status;
 8009326:	7bfb      	ldrb	r3, [r7, #15]
}
 8009328:	4618      	mov	r0, r3
 800932a:	3714      	adds	r7, #20
 800932c:	46bd      	mov	sp, r7
 800932e:	bc80      	pop	{r7}
 8009330:	4770      	bx	lr
 8009332:	bf00      	nop

08009334 <__libc_init_array>:
 8009334:	b570      	push	{r4, r5, r6, lr}
 8009336:	2600      	movs	r6, #0
 8009338:	4d0c      	ldr	r5, [pc, #48]	; (800936c <__libc_init_array+0x38>)
 800933a:	4c0d      	ldr	r4, [pc, #52]	; (8009370 <__libc_init_array+0x3c>)
 800933c:	1b64      	subs	r4, r4, r5
 800933e:	10a4      	asrs	r4, r4, #2
 8009340:	42a6      	cmp	r6, r4
 8009342:	d109      	bne.n	8009358 <__libc_init_array+0x24>
 8009344:	f000 f830 	bl	80093a8 <_init>
 8009348:	2600      	movs	r6, #0
 800934a:	4d0a      	ldr	r5, [pc, #40]	; (8009374 <__libc_init_array+0x40>)
 800934c:	4c0a      	ldr	r4, [pc, #40]	; (8009378 <__libc_init_array+0x44>)
 800934e:	1b64      	subs	r4, r4, r5
 8009350:	10a4      	asrs	r4, r4, #2
 8009352:	42a6      	cmp	r6, r4
 8009354:	d105      	bne.n	8009362 <__libc_init_array+0x2e>
 8009356:	bd70      	pop	{r4, r5, r6, pc}
 8009358:	f855 3b04 	ldr.w	r3, [r5], #4
 800935c:	4798      	blx	r3
 800935e:	3601      	adds	r6, #1
 8009360:	e7ee      	b.n	8009340 <__libc_init_array+0xc>
 8009362:	f855 3b04 	ldr.w	r3, [r5], #4
 8009366:	4798      	blx	r3
 8009368:	3601      	adds	r6, #1
 800936a:	e7f2      	b.n	8009352 <__libc_init_array+0x1e>
 800936c:	08009434 	.word	0x08009434
 8009370:	08009434 	.word	0x08009434
 8009374:	08009434 	.word	0x08009434
 8009378:	08009438 	.word	0x08009438

0800937c <memcpy>:
 800937c:	440a      	add	r2, r1
 800937e:	4291      	cmp	r1, r2
 8009380:	f100 33ff 	add.w	r3, r0, #4294967295
 8009384:	d100      	bne.n	8009388 <memcpy+0xc>
 8009386:	4770      	bx	lr
 8009388:	b510      	push	{r4, lr}
 800938a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800938e:	4291      	cmp	r1, r2
 8009390:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009394:	d1f9      	bne.n	800938a <memcpy+0xe>
 8009396:	bd10      	pop	{r4, pc}

08009398 <memset>:
 8009398:	4603      	mov	r3, r0
 800939a:	4402      	add	r2, r0
 800939c:	4293      	cmp	r3, r2
 800939e:	d100      	bne.n	80093a2 <memset+0xa>
 80093a0:	4770      	bx	lr
 80093a2:	f803 1b01 	strb.w	r1, [r3], #1
 80093a6:	e7f9      	b.n	800939c <memset+0x4>

080093a8 <_init>:
 80093a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093aa:	bf00      	nop
 80093ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ae:	bc08      	pop	{r3}
 80093b0:	469e      	mov	lr, r3
 80093b2:	4770      	bx	lr

080093b4 <_fini>:
 80093b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b6:	bf00      	nop
 80093b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ba:	bc08      	pop	{r3}
 80093bc:	469e      	mov	lr, r3
 80093be:	4770      	bx	lr
