Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun  3 18:01:48 2025
| Host         : DESKTOP-0TSH46O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Cyber_control_sets_placed.rpt
| Design       : Cyber
| Device       : xc7z010i
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   167 |
| Unused register locations in slices containing registers |   158 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      4 |            1 |
|      5 |           13 |
|      6 |            4 |
|      7 |            3 |
|      8 |            4 |
|     12 |            3 |
|     14 |            3 |
|     15 |            2 |
|    16+ |          130 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             354 |          144 |
| No           | No                    | Yes                    |             178 |           84 |
| No           | Yes                   | No                     |             305 |          125 |
| Yes          | No                    | No                     |             977 |          338 |
| Yes          | No                    | Yes                    |            1652 |          565 |
| Yes          | Yes                   | No                     |             104 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                          Enable Signal                                                          |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                                   | JtagBridge/FlowCCUnsafeByToggle/outputArea_flow_m2sPipe_valid_reg_0                                                             | toplevel_system_cpu_debug_bus_cmd_fire_regNext                |                1 |              1 |
|  io_jtag_tck_IBUF_BUFG                                           | JtagBridge/jtag_tap_instructionShift                                                                                            | JtagBridge/jtag_tap_instructionShift0                         |                1 |              1 |
| ~io_jtag_tck_IBUF_BUFG                                           |                                                                                                                                 |                                                               |                1 |              1 |
|  clk_IBUF_BUFG                                                   | JtagBridge/FlowCCUnsafeByToggle/outputArea_flow_valid                                                                           |                                                               |                1 |              2 |
|  io_jtag_tck_IBUF_BUFG                                           | JtagBridge/jtag_tap_instruction                                                                                                 | JtagBridge/when_JtagTap_l121                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/logic_pop_addressGen_rValid_reg[0]                                                                                   | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/CR1_reg[13]            |                1 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/logic_pop_addressGen_fire_0                                                                                          | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/CR1_reg[13]            |                2 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART1/StreamFifo_UART_TX/io_push_fire                                                                      | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/CR1_reg[13]            |                2 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART1/UartCtrl/tx/logic_pop_addressGen_rValid_reg[0]                                                       | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/CR1_reg[13]            |                1 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART1/UartCtrl/tx/E[0]                                                                                     | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/CR1_reg[13]            |                1 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART2/StreamFifo_UART_RX/io_push_fire__2                                                                   | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/CR1_reg[13]            |                2 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART2/StreamFifo_UART_TX/io_push_fire                                                                      | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/CR1_reg[13]            |                2 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART2/UartCtrl/tx/logic_pop_addressGen_rValid_reg[0]                                                       | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/CR1_reg[13]            |                1 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART2/UartCtrl/tx/E[0]                                                                                     | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/CR1_reg[13]            |                2 |              5 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/memory_arbitration_isValid_reg                                 | VexRiscv/execute_CsrPlugin_csr_768_i_1_n_1                    |                3 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/logic_pop_addressGen_fire                                                                                            | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/CR1_reg[13]            |                2 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/logic_pop_addressGen_rValid_reg_0[0]                                                                                 | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/CR1_reg[13]            |                1 |              5 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART1/StreamFifo_UART_RX/io_push_fire__1                                                                   | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/CR1_reg[13]            |                2 |              5 |
|  clk_IBUF_BUFG                                                   |                                                                                                                                 | Apb3USARTRouter/Apb3USART1/UartCtrl/tx/resetCtrl_systemReset0 |                3 |              6 |
|  clk_IBUF_BUFG                                                   |                                                                                                                                 | Apb3USARTRouter/Apb3USART2/UartCtrl/tx/resetCtrl_systemReset0 |                2 |              6 |
|  clk_IBUF_BUFG                                                   | sel                                                                                                                             | BufferCC_RST/buffers_1                                        |                2 |              6 |
|  io_jtag_tck_IBUF_BUFG                                           |                                                                                                                                 | JtagBridge/FSM_onehot_jtag_tap_fsm_state[13]_i_1_n_1          |                3 |              6 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/break_counter[6]_i_1__0_n_1                                                              | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/CR1_reg[13]            |                3 |              7 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/memory_arbitration_isValid_reg                                 | VexRiscv/decode_to_execute_SRC1[11]_i_1_n_1                   |                2 |              7 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/break_counter[6]_i_1_n_1                                                                 | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/CR1_reg[13]            |                2 |              7 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/logic_pop_addressGen_fire                                                                                            |                                                               |                2 |              8 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/logic_pop_addressGen_fire_0                                                                                          |                                                               |                2 |              8 |
|  clk_IBUF_BUFG                                                   | JtagBridge/FlowCCUnsafeByToggle/E[0]                                                                                            |                                                               |                2 |              8 |
|  clk_IBUF_BUFG                                                   | Apb3WDGRouter/WWDG/CR[7]_i_1_n_1                                                                                                | resetCtrl_systemReset                                         |                5 |              8 |
|  clk_IBUF_BUFG                                                   |                                                                                                                                 | Apb3USARTRouter/Apb3USART1/UartCtrl/rx/CR1_reg[13]            |                6 |             12 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__0_1[0]                                                           | resetCtrl_systemReset                                         |                4 |             12 |
|  clk_IBUF_BUFG                                                   |                                                                                                                                 | Apb3USARTRouter/Apb3USART2/UartCtrl/rx/CR1_reg[13]            |                6 |             12 |
|  clk_IBUF_BUFG                                                   |                                                                                                                                 | resetCtrl_mainClkReset                                        |                7 |             14 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep__1_1[0]                                                           | resetCtrl_systemReset                                         |                4 |             14 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep__1_2[0]                                                           | resetCtrl_systemReset                                         |                5 |             14 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__4_5[0]                                                           | resetCtrl_systemReset                                         |                9 |             15 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__4_0[0]                                                           | resetCtrl_systemReset                                         |                7 |             15 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[6]_0[0]                                                                  | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep__2_4[0]                                                           | resetCtrl_systemReset                                         |                8 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[6]_1[0]                                                                  | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[12]_1[0]                                                                 | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep_2[0]                                                              | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep_3[0]                                                              | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep_4[0]                                                              | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep_1[0]                                                              | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__1_2[0]                                                           | resetCtrl_systemReset                                         |                9 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__1_4[0]                                                           | resetCtrl_systemReset                                         |                2 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__1_1[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__1_4[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__0_4[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__0_2[0]                                                           | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__2_1[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__2_2[0]                                                           | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__0_7[0]                                                           | resetCtrl_systemReset                                         |                8 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__3_1[0]                                                           | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__3_2[0]                                                           | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__3_3[0]                                                           | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__3_4[0]                                                           | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep_4[0]                                                              | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__3_5[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__0_8[0]                                                           | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__1_2[0]                                                           | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__1_3[0]                                                           | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__1_1[0]                                                           | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__0_5[0]                                                           | resetCtrl_systemReset                                         |                9 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__0_10[0]                                                          | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__1_3[0]                                                           | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep_0[0]                                                              | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep_3[0]                                                              | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__0_3[0]                                                           | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep_2[0]                                                              | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__4_4[0]                                                           | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__4_6[0]                                                           | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__4_7[0]                                                           | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep__2_2[0]                                                           | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__3_6[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__3_7[0]                                                           | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__3_8[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__4_2[0]                                                           | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__4_3[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_13[0]                                                             | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_4[0]                                                              | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_6[0]                                                              | resetCtrl_systemReset                                         |                8 |             16 |
|  Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[12]_0[0] |                                                                                                                                 | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_1[0]                                                              | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_11[0]                                                             | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_12[0]                                                             | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_14[0]                                                             | resetCtrl_systemReset                                         |                8 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[3]_rep__4_8[0]                                                           | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_3[0]                                                              | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_9[0]                                                              | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep__1_0[0]                                                           | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep__1_3[0]                                                           | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_10[0]                                                             | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_2[0]                                                              | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_5[0]                                                              | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_7[0]                                                              | resetCtrl_systemReset                                         |                8 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep_8[0]                                                              | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep__2_1[0]                                                           | resetCtrl_systemReset                                         |                8 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[6]_3[0]                                                                  | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_8[0]                                                                       | resetCtrl_systemReset                                         |               10 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_5[0]                                                                       | resetCtrl_systemReset                                         |                7 |             16 |
|  Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_2          |                                                                                                                                 | resetCtrl_systemReset                                         |               12 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3TIMRouter/Apb3TIM1/CNT[15]_i_1__0_n_1                                                                                       | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3TIMRouter/Apb3TIM1/sel                                                                                                      | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3TIMRouter/Apb3TIM2/CNT[15]_i_1_n_1                                                                                          | resetCtrl_systemReset                                         |                6 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3TIMRouter/Apb3TIM2/prescaler_counter[0]_i_1__0_n_1                                                                          | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART1/StreamFifo_UART_RX/io_push_fire__1                                                                   |                                                               |                2 |             16 |
|  Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_1          |                                                                                                                                 | resetCtrl_systemReset                                         |               10 |             16 |
|  Apb3SPIRouter/_zz_io_apb_PRDATA_reg[15]_i_2__2_n_1              |                                                                                                                                 | resetCtrl_systemReset                                         |                5 |             16 |
|  Apb3Bridge/resetCtrl_systemReset_reg_2[0]                       |                                                                                                                                 |                                                               |                6 |             16 |
|  Apb3Bridge/resetCtrl_systemReset_reg[0]                         |                                                                                                                                 |                                                               |                4 |             16 |
|  Apb3Bridge/resetCtrl_systemReset_reg_0[0]                       |                                                                                                                                 |                                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3USARTRouter/Apb3USART2/StreamFifo_UART_RX/io_push_fire__2                                                                   |                                                               |                2 |             16 |
|  Apb3Bridge/resetCtrl_systemReset_reg_1[0]                       |                                                                                                                                 |                                                               |                6 |             16 |
|  Apb3Bridge/state_reg_0[0]                                       |                                                                                                                                 | resetCtrl_systemReset                                         |                4 |             16 |
|  Apb3Bridge/state_reg_1[0]                                       |                                                                                                                                 | resetCtrl_systemReset                                         |                4 |             16 |
|  Apb3I2CRouter/_zz_io_apb_PRDATA                                 |                                                                                                                                 | resetCtrl_systemReset                                         |                6 |             16 |
|  Apb3TIMRouter/_zz_io_apb_PRDATA_reg[15]_i_2__3_n_1              |                                                                                                                                 | resetCtrl_systemReset                                         |                6 |             16 |
|  Apb3USARTRouter/_zz_io_apb_PRDATA                               |                                                                                                                                 | resetCtrl_systemReset                                         |                4 |             16 |
|  Apb3WDGRouter/_zz_io_apb_PRDATA                                 |                                                                                                                                 | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[4]_rep__2_5[0]                                                           | resetCtrl_systemReset                                         |                5 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[5]_0[0]                                                                  | resetCtrl_systemReset                                         |                9 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3WDGRouter/WWDG/WWDG_en                                                                                                      | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[5]_1[0]                                                                  | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[5]_3[0]                                                                  | resetCtrl_systemReset                                         |               11 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[2]_rep__0_9[0]                                                           | resetCtrl_systemReset                                         |                7 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[5]_4[0]                                                                  | resetCtrl_systemReset                                         |                3 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[5]_rep__0_0[0]                                                           | resetCtrl_systemReset                                         |                2 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[5]_rep__0_1[0]                                                           | resetCtrl_systemReset                                         |                4 |             16 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_address_reg[6]_2[0]                                                                  | resetCtrl_systemReset                                         |                2 |             16 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/memory_arbitration_isValid_reg                                 | VexRiscv/decode_to_execute_SRC1[31]_i_1_n_1                   |                7 |             16 |
|  io_jtag_tck_IBUF_BUFG                                           |                                                                                                                                 |                                                               |                7 |             18 |
|  clk_IBUF_BUFG                                                   | VexRiscv/when_Pipeline_l124_2                                                                                                   |                                                               |                6 |             30 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/_zz_IBusSimplePlugin_injector_decodeInput_valid_reg_0          |                                                               |                5 |             30 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/_zz_IBusSimplePlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg |                                                               |                8 |             30 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/E[0]                                                           | resetCtrl_systemReset                                         |                9 |             30 |
|  clk_IBUF_BUFG                                                   | VexRiscv/CsrPlugin_mtvec_base                                                                                                   | resetCtrl_systemReset                                         |               16 |             30 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/memory_DivPlugin_rs1[0]                                        | VexRiscv/memory_DivPlugin_div_counter_willClear               |                6 |             32 |
|  clk_IBUF_BUFG                                                   | Apb3WDGRouter/IWDG/IWDG_en_reg_n_1                                                                                              | resetCtrl_systemReset                                         |                8 |             32 |
|  clk_IBUF_BUFG                                                   | Apb3WDGRouter/IWDG/counter[31]_i_1_n_1                                                                                          | resetCtrl_systemReset                                         |                7 |             32 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_7[0]                                                                       | resetCtrl_systemReset                                         |               10 |             32 |
|  io_jtag_tck_IBUF_BUFG                                           | JtagBridge/jtag_idcodeArea_shifter                                                                                              | JtagBridge/jtag_idcodeArea_ctrl_capture                       |                6 |             32 |
|  Apb3GPIORouter/_zz_io_apb_PRDATA                                |                                                                                                                                 | resetCtrl_systemReset                                         |               13 |             32 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_4[0]                                                                       | resetCtrl_systemReset                                         |               15 |             32 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/when_CsrPlugin_l1555                                           |                                                               |                7 |             32 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_6[0]                                                                       | resetCtrl_systemReset                                         |                8 |             32 |
|  Apb3Bridge/E_BUFG[0]                                            |                                                                                                                                 | resetCtrl_systemReset                                         |               14 |             32 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/io_push_rData_inst[31]_i_1_n_1                                 |                                                               |                8 |             32 |
|  Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_0_BUFG[0]  |                                                                                                                                 | resetCtrl_systemReset                                         |               14 |             32 |
|  clk_IBUF_BUFG                                                   | VexRiscv/CsrPlugin_hadException                                                                                                 |                                                               |               10 |             32 |
|  clk_IBUF_BUFG                                                   | VexRiscv/CsrPlugin_mepc[31]_i_1_n_1                                                                                             |                                                               |               14 |             32 |
|  clk_IBUF_BUFG                                                   | VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_1                                                                                 |                                                               |               14 |             32 |
|  clk_IBUF_BUFG                                                   | VexRiscv/_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31]_i_1_n_1                                                 |                                                               |               13 |             32 |
|  clk_IBUF_BUFG                                                   | VexRiscv/memory_DivPlugin_div_result                                                                                            |                                                               |                8 |             32 |
|  clk_IBUF_BUFG                                                   | VexRiscv/memory_DivPlugin_rs1[31]_i_1_n_1                                                                                       |                                                               |                8 |             32 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/io_pipelinedMemoryBus_cmd_rData_write_reg_3[0]                                                                       | resetCtrl_systemReset                                         |               10 |             32 |
|  clk_IBUF_BUFG                                                   | toplevel_system_cpu_debug_bus_cmd_fire_regNext                                                                                  |                                                               |               13 |             33 |
|  n_0_3163_BUFG                                                   |                                                                                                                                 | resetCtrl_systemReset                                         |               15 |             33 |
|  io_jtag_tck_IBUF_BUFG                                           | JtagBridge/jtag_readArea_full_shifter                                                                                           |                                                               |               14 |             34 |
|  clk_IBUF_BUFG                                                   | JtagBridge/FlowCCUnsafeByToggle/outputArea_flow_m2sPipe_valid_reg_2                                                             |                                                               |               13 |             41 |
|  clk_IBUF_BUFG                                                   | Apb3Bridge/system_apbBridge_io_pipelinedMemoryBus_cmd_ready                                                                     |                                                               |               25 |             63 |
|  clk_IBUF_BUFG                                                   | system_cpu_dBus_cmd_ready                                                                                                       |                                                               |               33 |             67 |
|  clk_IBUF_BUFG                                                   |                                                                                                                                 | resetCtrl_systemReset                                         |               66 |            138 |
|  clk_IBUF_BUFG                                                   | VexRiscv/memory_DivPlugin_div_counter_willClear                                                                                 |                                                               |               64 |            179 |
|  clk_IBUF_BUFG                                                   | VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/StreamFifo_VexRisv/memory_arbitration_isValid_reg                                 |                                                               |               68 |            190 |
|  clk_IBUF_BUFG                                                   |                                                                                                                                 |                                                               |              116 |            271 |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


