<stg><name>constraint_layer_top</name>


<trans_list>

<trans id="179" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %encoded_input_0_read = read i16 @_ssdm_op_Read.ap_hs.i16P0A, i16 %encoded_input_0

]]></Node>
<StgValue><ssdm name="encoded_input_0_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="26" op_0_bw="16">
<![CDATA[
entry:11 %sext_ln13 = sext i16 %encoded_input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %encoded_input_1_read = read i16 @_ssdm_op_Read.ap_hs.i16P0A, i16 %encoded_input_1

]]></Node>
<StgValue><ssdm name="encoded_input_1_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:14 %mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="26" op_0_bw="16">
<![CDATA[
entry:13 %sext_ln13_1 = sext i16 %encoded_input_1_read

]]></Node>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:14 %mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:15 %mul_ln13_1 = mul i26 %sext_ln13_1, i26 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:14 %mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:16 %add_ln13 = add i26 %mul_ln13_1, i26 %mul_ln13

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:16 %add_ln13 = add i26 %mul_ln13_1, i26 %mul_ln13

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i26.i32.i32, i26 %add_ln13, i32 18, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="8">
<![CDATA[
entry:18 %zext_ln91 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:19 %add_ln91 = add i9 %zext_ln91, i9 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:20 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln91, i32 8

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:21 %xor_ln91 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln91"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln91, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="7" op_3_bw="2">
<![CDATA[
entry:23 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 %xor_ln91, i7 %tmp_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:24 %s = add i10 %shl_ln, i10 384

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:25 %q = select i1 %bit_sel, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:26 %q_star = select i1 %bit_sel, i2 2, i2 0

]]></Node>
<StgValue><ssdm name="q_star"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:27 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s, i32 9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:28 %shl_ln95 = shl i10 %s, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln95"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
entry:29 %and_ln91_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln91, i9 0

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:30 %add_ln91_2 = add i10 %and_ln91_1, i10 832

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:31 %s_1 = sub i10 %shl_ln95, i10 %add_ln91_2

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:32 %add_ln95 = add i10 %shl_ln95, i10 704

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:33 %s_2 = add i10 %add_ln95, i10 %and_ln91_1

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:34 %q_1_2_in_in_i = select i1 %tmp_1, i2 %q_star, i2 %q

]]></Node>
<StgValue><ssdm name="q_1_2_in_in_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:35 %s_3 = select i1 %tmp_1, i10 %s_2, i10 %s_1

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:36 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:37 %shl_ln95_1 = shl i10 %s_3, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln95_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
entry:38 %or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %q_1_2_in_in_i, i8 160

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:39 %s_4 = sub i10 %shl_ln95_1, i10 %or_ln

]]></Node>
<StgValue><ssdm name="s_4"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:40 %q_star_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %q_1_2_in_in_i, i2 2

]]></Node>
<StgValue><ssdm name="q_star_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
entry:41 %or_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %q_1_2_in_in_i, i8 96

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:42 %s_5 = add i10 %or_ln1, i10 %shl_ln95_1

]]></Node>
<StgValue><ssdm name="s_5"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:43 %q_star_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %q_1_2_in_in_i, i2 0

]]></Node>
<StgValue><ssdm name="q_star_2"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:44 %q_star_3 = select i1 %tmp_3, i4 %q_star_2, i4 %q_star_1

]]></Node>
<StgValue><ssdm name="q_star_3"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:45 %s_6 = select i1 %tmp_3, i10 %s_5, i10 %s_4

]]></Node>
<StgValue><ssdm name="s_6"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %q_star_3, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry:47 %q_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:48 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_6, i32 9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:49 %shl_ln95_2 = shl i10 %s_6, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln95_2"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
entry:50 %or_ln91_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_5, i7 80

]]></Node>
<StgValue><ssdm name="or_ln91_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:51 %s_7 = sub i10 %shl_ln95_2, i10 %or_ln91_1

]]></Node>
<StgValue><ssdm name="s_7"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
entry:52 %or_ln96_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_star_3, i6 48

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:53 %s_8 = add i10 %or_ln96_1, i10 %shl_ln95_2

]]></Node>
<StgValue><ssdm name="s_8"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:54 %q_1_4_in_in_i = select i1 %tmp_4, i4 %q_star_3, i4 %q_1

]]></Node>
<StgValue><ssdm name="q_1_4_in_in_i"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:55 %s_9 = select i1 %tmp_4, i10 %s_8, i10 %s_7

]]></Node>
<StgValue><ssdm name="s_9"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:56 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_9, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:57 %shl_ln95_3 = shl i10 %s_9, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln95_3"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
entry:58 %or_ln91_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_1_4_in_in_i, i6 40

]]></Node>
<StgValue><ssdm name="or_ln91_2"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:59 %s_10 = sub i10 %shl_ln95_3, i10 %or_ln91_2

]]></Node>
<StgValue><ssdm name="s_10"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
entry:60 %q_star_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %q_1_4_in_in_i, i2 2

]]></Node>
<StgValue><ssdm name="q_star_4"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
entry:61 %or_ln96_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_1_4_in_in_i, i6 24

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:62 %s_11 = add i10 %or_ln96_2, i10 %shl_ln95_3

]]></Node>
<StgValue><ssdm name="s_11"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
entry:63 %q_star_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %q_1_4_in_in_i, i2 0

]]></Node>
<StgValue><ssdm name="q_star_5"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:64 %q_star_6 = select i1 %tmp_6, i6 %q_star_5, i6 %q_star_4

]]></Node>
<StgValue><ssdm name="q_star_6"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:65 %s_12 = select i1 %tmp_6, i10 %s_11, i10 %s_10

]]></Node>
<StgValue><ssdm name="s_12"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %q_star_6, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:67 %q_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="q_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:68 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_12, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:69 %shl_ln95_4 = shl i10 %s_12, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln95_4"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:70 %or_ln91_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_8, i5 20

]]></Node>
<StgValue><ssdm name="or_ln91_3"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:71 %s_13 = sub i10 %shl_ln95_4, i10 %or_ln91_3

]]></Node>
<StgValue><ssdm name="s_13"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:72 %or_ln96_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_star_6, i4 12

]]></Node>
<StgValue><ssdm name="or_ln96_3"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:73 %s_14 = add i10 %or_ln96_3, i10 %shl_ln95_4

]]></Node>
<StgValue><ssdm name="s_14"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:74 %q_1_6_in_in_i = select i1 %tmp_7, i6 %q_star_6, i6 %q_2

]]></Node>
<StgValue><ssdm name="q_1_6_in_in_i"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:75 %s_15 = select i1 %tmp_7, i10 %s_14, i10 %s_13

]]></Node>
<StgValue><ssdm name="s_15"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:76 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_15, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:77 %shl_ln95_5 = shl i10 %s_15, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln95_5"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:78 %or_ln91_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_1_6_in_in_i, i4 10

]]></Node>
<StgValue><ssdm name="or_ln91_4"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:79 %s_16 = sub i10 %shl_ln95_5, i10 %or_ln91_4

]]></Node>
<StgValue><ssdm name="s_16"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:80 %q_star_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %q_1_6_in_in_i, i2 2

]]></Node>
<StgValue><ssdm name="q_star_7"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:81 %or_ln96_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_1_6_in_in_i, i4 6

]]></Node>
<StgValue><ssdm name="or_ln96_4"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:82 %s_17 = add i10 %or_ln96_4, i10 %shl_ln95_5

]]></Node>
<StgValue><ssdm name="s_17"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:83 %q_star_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %q_1_6_in_in_i, i2 0

]]></Node>
<StgValue><ssdm name="q_star_8"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:84 %q_star_9 = select i1 %tmp_9, i8 %q_star_8, i8 %q_star_7

]]></Node>
<StgValue><ssdm name="q_star_9"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:85 %s_18 = select i1 %tmp_9, i10 %s_17, i10 %s_16

]]></Node>
<StgValue><ssdm name="s_18"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:86 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %q_star_9, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:87 %tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %q_star_9, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:88 %or_ln80_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="or_ln80_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:89 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_18, i32 9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:90 %shl_ln91 = shl i10 %s_18, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln91"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:91 %or_ln91_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 5

]]></Node>
<StgValue><ssdm name="or_ln91_5"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:92 %s_19 = sub i10 %shl_ln91, i10 %or_ln91_5

]]></Node>
<StgValue><ssdm name="s_19"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:93 %or_ln96_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %q_star_9, i2 3

]]></Node>
<StgValue><ssdm name="or_ln96_5"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:94 %s_20 = add i10 %or_ln96_5, i10 %shl_ln91

]]></Node>
<StgValue><ssdm name="s_20"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="8">
<![CDATA[
entry:96 %trunc_ln97 = trunc i8 %q_star_9

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:97 %empty = select i1 %tmp_11, i7 %trunc_ln97, i7 %or_ln80_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="114" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:95 %s_21 = select i1 %tmp_11, i10 %s_20, i10 %s_19

]]></Node>
<StgValue><ssdm name="s_21"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:98 %q_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %empty, i1 1

]]></Node>
<StgValue><ssdm name="q_3"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:99 %icmp_ln102 = icmp_sgt  i10 %s_21, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:100 %add_ln103 = add i8 %q_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:101 %tmp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln103, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:102 %select_ln102 = select i1 %icmp_ln102, i7 %tmp_12, i7 %empty

]]></Node>
<StgValue><ssdm name="select_ln102"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="7">
<![CDATA[
entry:103 %zext_ln15 = zext i7 %select_ln102

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="125" st_id="13" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="127" st_id="15" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="128" st_id="16" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="129" st_id="17" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="130" st_id="18" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="131" st_id="19" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="132" st_id="20" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="133" st_id="21" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %udiv_ln15 = udiv i9 352, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="udiv_ln15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="134" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
entry:105 %trunc_ln17 = trunc i8 %udiv_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
entry:106 %shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln17, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="14">
<![CDATA[
entry:107 %zext_ln17 = zext i14 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:108 %mul_ln17 = mul i26 %zext_ln17, i26 %sext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:109 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln17, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:110 %mul_ln19 = mul i26 %zext_ln17, i26 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:111 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln19, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:112 %write_ln17 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_0, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:113 %write_ln19 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_1, i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_input_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_input_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_output_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_output_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:112 %write_ln17 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_0, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:113 %write_ln19 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_1, i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
entry:114 %ret_ln20 = ret

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
