<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="DE4_DDR2">
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_7ja1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_dka1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[3].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[1].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[2].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" CBX_FILE_NAME="dpram_r7s1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_ukm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_gev1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_0cr1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[5].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[3].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[4].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_dma:dma|DE4_QSYS_dma_fifo_module:the_DE4_QSYS_dma_fifo_module|DE4_QSYS_dma_fifo_module_fifo_ram_module:DE4_QSYS_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block" CBX_FILE_NAME="altsyncram_pc42.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad" CBX_FILE_NAME="ddio_out_mdf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_ukm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_hor1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[7].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[5].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[6].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_dma:dma|DE4_QSYS_dma_fifo_module:the_DE4_QSYS_dma_fifo_module|DE4_QSYS_dma_fifo_module_fifo_ram_module:DE4_QSYS_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram" CBX_FILE_NAME="dpram_g4k1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_cdp1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_0qq1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_63r1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r|scfifo:rfifo" CBX_FILE_NAME="scfifo_e691.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad" CBX_FILE_NAME="ddio_out_vef.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[0].read_subgroup[0].uread_fifo_neg|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[7].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[0].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_0ev1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[1].umem_ck_pad" CBX_FILE_NAME="ddio_out_9ve.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[2].read_subgroup[0].uread_fifo_neg|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[1].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_piv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad" CBX_FILE_NAME="ddio_out_mdf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[3].read_subgroup[0].uread_fifo_neg|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[2].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_fl32.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_k0r1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_j3n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_piv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[4].read_subgroup[0].uread_fifo_neg|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[3].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_piv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[5].read_subgroup[0].uread_fifo_neg|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[4].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem|DE4_QSYS_nios2_qsys_ociram_sp_ram_module:DE4_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_rai1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_tlv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_piv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_jka1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad" CBX_FILE_NAME="ddio_out_ddf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[6].read_subgroup[0].uread_fifo_neg|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[5].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_asq1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_tlv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[0].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[7].read_subgroup[0].uread_fifo_neg|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[6].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_es12.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_nth2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" CBX_FILE_NAME="mult_hm01.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9sv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_tlv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[1].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_tlv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[2].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[1].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy" CBX_FILE_NAME="altpll_rsc3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_k232.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_4jn1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_kka1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_onchip_memory:onchip_memory|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_41n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[4].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[2].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[3].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_4sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad" CBX_FILE_NAME="ddio_out_bdf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad" CBX_FILE_NAME="ddio_out_mdf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[6].read_subgroup[0].uread_fifo|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[4].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[5].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add" CBX_FILE_NAME="altera_mult_add_nth2.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_6sm1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad" CBX_FILE_NAME="ddio_out_mdf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk|altshift_taps:reset_reg_rtl_0" CBX_FILE_NAME="shift_taps_8hv.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_0ro1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_jtag_uart:jtag_uart|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" CBX_FILE_NAME="scfifo_e691.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[6].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering[7].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_r9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" CBX_FILE_NAME="ddio_out_9ve.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad" CBX_FILE_NAME="ddio_out_bdf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering[1].read_subgroup[0].uread_fifo_neg|lpm_mux:uread_mux" CBX_FILE_NAME="mux_tpc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_1qq1.tdf"/>
	</PROJECT>
</LOG_ROOT>
