
---------- Begin Simulation Statistics ----------
final_tick                                35623458000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179517                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481940                       # Number of bytes of host memory used
host_op_rate                                   362889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    88.45                       # Real time elapsed on the host
host_tick_rate                              402762771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15877848                       # Number of instructions simulated
sim_ops                                      32096677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035623                       # Number of seconds simulated
sim_ticks                                 35623458000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               36                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               77                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     77                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5877848                       # Number of instructions committed
system.cpu0.committedOps                     11119135                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.121258                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2059433                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1487120                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        20370                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1084597                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          777                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       52000171                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.082500                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1954068                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          249                       # TLB misses on write requests
system.cpu0.numCycles                        71246912                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              23850      0.21%      0.21% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8707795     78.31%     78.53% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 21969      0.20%     78.73% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.74% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                14885      0.13%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.87% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 16888      0.15%     79.04% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                67694      0.61%     79.65% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.65% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.65% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1215516     10.93%     90.59% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               983878      8.85%     99.44% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            39412      0.35%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           23292      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                11119135                       # Class of committed instruction
system.cpu0.tickCycles                       19246741                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   36                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.124692                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5690360                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2459044                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35073                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493525                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          536                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       30722190                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.140357                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5353550                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          612                       # TLB misses on write requests
system.cpu1.numCycles                        71246916                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40524726                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       375758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        752540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2865241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10060                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5730548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10060                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             325113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        69118                       # Transaction distribution
system.membus.trans_dist::CleanEvict           306640                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51669                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        325113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1129322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1129322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1129322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28537600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28537600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28537600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            376782                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  376782    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              376782                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1105627000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2011243000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       997330                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          997330                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       997330                       # number of overall hits
system.cpu0.icache.overall_hits::total         997330                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       956685                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        956685                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       956685                       # number of overall misses
system.cpu0.icache.overall_misses::total       956685                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  27348312000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  27348312000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  27348312000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  27348312000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1954015                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1954015                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1954015                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1954015                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.489600                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.489600                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.489600                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.489600                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28586.537889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28586.537889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28586.537889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28586.537889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       956668                       # number of writebacks
system.cpu0.icache.writebacks::total           956668                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       956685                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       956685                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       956685                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       956685                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  26391628000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  26391628000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  26391628000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  26391628000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.489600                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.489600                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.489600                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.489600                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27586.538934                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27586.538934                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27586.538934                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27586.538934                       # average overall mshr miss latency
system.cpu0.icache.replacements                956668                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       997330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         997330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       956685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       956685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  27348312000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  27348312000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1954015                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1954015                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.489600                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.489600                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28586.537889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28586.537889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       956685                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       956685                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  26391628000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  26391628000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.489600                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.489600                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27586.538934                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27586.538934                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999616                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1954014                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           956684                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.042486                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999616                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16588804                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16588804                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2014780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2014780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2014780                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2014780                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       435565                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        435565                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       435565                       # number of overall misses
system.cpu0.dcache.overall_misses::total       435565                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  12114592000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12114592000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  12114592000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12114592000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2450345                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2450345                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2450345                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2450345                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177757                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177757                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177757                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177757                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27813.511187                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27813.511187                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27813.511187                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27813.511187                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       230711                       # number of writebacks
system.cpu0.dcache.writebacks::total           230711                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        53298                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        53298                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        53298                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        53298                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       382267                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       382267                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       382267                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       382267                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   9890387000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9890387000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   9890387000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9890387000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156005                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25872.981450                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25872.981450                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25872.981450                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25872.981450                       # average overall mshr miss latency
system.cpu0.dcache.replacements                382251                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1163898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1163898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       279642                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       279642                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7080094500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7080094500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1443540                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1443540                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25318.423198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25318.423198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        10860                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10860                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268782                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268782                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6576724500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6576724500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24468.619550                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24468.619550                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       850882                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        850882                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       155923                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       155923                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   5034497500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5034497500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1006805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1006805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.154869                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.154869                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32288.357074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32288.357074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        42438                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        42438                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       113485                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       113485                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3313662500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3313662500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112718                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112718                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29199.123232                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29199.123232                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999641                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2397047                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           382267                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.270609                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999641                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19985027                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19985027                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4213842                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4213842                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4213842                       # number of overall hits
system.cpu1.icache.overall_hits::total        4213842                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1139549                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1139549                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1139549                       # number of overall misses
system.cpu1.icache.overall_misses::total      1139549                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  17813475000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  17813475000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  17813475000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  17813475000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5353391                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5353391                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5353391                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5353391                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.212865                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.212865                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.212865                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.212865                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15632.039517                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15632.039517                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15632.039517                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15632.039517                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1139532                       # number of writebacks
system.cpu1.icache.writebacks::total          1139532                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1139549                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1139549                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1139549                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1139549                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  16673927000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  16673927000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  16673927000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  16673927000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.212865                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.212865                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.212865                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.212865                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14632.040395                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14632.040395                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14632.040395                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14632.040395                       # average overall mshr miss latency
system.cpu1.icache.replacements               1139532                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4213842                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4213842                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1139549                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1139549                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  17813475000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  17813475000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5353391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5353391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.212865                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.212865                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15632.039517                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15632.039517                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1139549                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1139549                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  16673927000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  16673927000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.212865                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.212865                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14632.040395                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14632.040395                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5353390                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1139548                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.697819                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999600                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43966676                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43966676                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3326335                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3326335                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3327267                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3327267                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462312                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462312                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463434                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463434                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  10287625499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10287625499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  10287625499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10287625499                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3788647                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3788647                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3790701                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3790701                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122026                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122026                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122255                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122255                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 22252.559957                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22252.559957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 22198.685248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22198.685248                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       194487                       # number of writebacks
system.cpu1.dcache.writebacks::total           194487                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76544                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76544                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76544                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76544                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386806                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386806                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7783898000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7783898000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7825221000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7825221000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101822                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101822                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102041                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102041                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 20177.666369                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20177.666369                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20230.350615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20230.350615                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386790                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2073912                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2073912                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297634                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297634                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5808154000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5808154000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2371546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2371546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 19514.417036                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19514.417036                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12954                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12954                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5243419500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5243419500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 18418.643740                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18418.643740                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4479471499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4479471499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116208                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116208                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27201.396052                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27201.396052                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63590                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63590                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101088                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101088                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2540478500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2540478500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25131.355848                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25131.355848                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          932                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          932                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1122                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1122                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.546251                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.546251                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     41323000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     41323000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 39810.211946                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 39810.211946                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999625                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3714073                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386806                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.601901                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999625                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30712414                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30712414                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              738413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              301267                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1103862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              344983                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2488525                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             738413                       # number of overall hits
system.l2.overall_hits::.cpu0.data             301267                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1103862                       # number of overall hits
system.l2.overall_hits::.cpu1.data             344983                       # number of overall hits
system.l2.overall_hits::total                 2488525                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            218272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             81000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             35687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41823                       # number of demand (read+write) misses
system.l2.demand_misses::total                 376782                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           218272                       # number of overall misses
system.l2.overall_misses::.cpu0.data            81000                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            35687                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41823                       # number of overall misses
system.l2.overall_misses::total                376782                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  17094256500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   5969983500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3074962500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3542160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29681363000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  17094256500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   5969983500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3074962500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3542160500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29681363000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          956685                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          382267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1139549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386806                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2865307                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         956685                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         382267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1139549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386806                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2865307                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.228155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.211894                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.031317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.108124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.131498                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.228155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.211894                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.031317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.108124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.131498                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78316.304886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 73703.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86164.779892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84694.079813                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78775.957981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78316.304886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 73703.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86164.779892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84694.079813                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78775.957981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               69118                       # number of writebacks
system.l2.writebacks::total                     69118                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       218272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        81000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        35687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            376782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       218272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        81000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        35687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           376782                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14911536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   5159983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2718092500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3123930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25913543000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14911536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   5159983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2718092500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3123930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25913543000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.228155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.211894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.031317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.108124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.131498                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.228155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.211894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.031317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.108124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131498                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68316.304886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 63703.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76164.779892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74694.079813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68775.957981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68316.304886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 63703.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76164.779892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74694.079813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68775.957981                       # average overall mshr miss latency
system.l2.replacements                         377961                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       425198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           425198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       425198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       425198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2096200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2096200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2096200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2096200                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7857                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7857                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            80908                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                162935                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19092                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51669                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2283063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1495297000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3778360500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       113485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            214604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.287060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.188807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.240764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 70082.067103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78320.605489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73126.255588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        32577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1957293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1304377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3261670500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.287060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.188807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.240764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 60082.067103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 68320.605489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63126.255588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        738413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1103862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1842275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       218272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        35687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           253959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  17094256500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3074962500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  20169219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       956685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1139549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2096234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.228155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.031317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.121150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78316.304886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86164.779892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79419.193649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       218272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        35687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       253959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14911536500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2718092500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  17629629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.228155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.031317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.121150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68316.304886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76164.779892                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69419.193649                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       220359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       262956                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            483315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        48423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        22731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           71154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3686920000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2046863500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5733783500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        554469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.180157                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.079566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.128328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76139.850897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90047.226255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80582.729010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        48423                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        22731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        71154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   3202690000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1819553500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5022243500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.180157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.079566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.128328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66139.850897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80047.226255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70582.729010                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.104430                       # Cycle average of tags in use
system.l2.tags.total_refs                     5722691                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    378985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.100046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.012527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      112.834747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      141.909616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      309.411406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      419.936135                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.038098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.110190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.138584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.302160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.410094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999125                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46223369                       # Number of tag accesses
system.l2.tags.data_accesses                 46223369                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      13969408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5184000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2283968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2676672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24114048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13969408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2283968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16253376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4423552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4423552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         218272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          81000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          35687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              376782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        69118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              69118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        392140707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145522088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         64114158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         75137905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             676914858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    392140707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     64114158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        456254864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124175256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124175256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124175256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       392140707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145522088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        64114158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        75137905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            801090113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    218272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     59769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     35687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     38832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000533835750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3064                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3064                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              775945                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47378                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      376782                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69118                       # Number of write requests accepted
system.mem_ctrls.readBursts                    376782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18707                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             68210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2695                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4069302250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1762800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10679802250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11542.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30292.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38976                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                376782                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69118                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  298038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.404993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.831955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.652794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        49969     40.77%     40.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41337     33.73%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13879     11.32%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3288      2.68%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3079      2.51%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2942      2.40%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3725      3.04%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2744      2.24%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1602      1.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122565                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.059726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.256180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.966295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            685     22.36%     22.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           193      6.30%     28.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           214      6.98%     35.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          464     15.14%     50.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          601     19.61%     70.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          626     20.43%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          193      6.30%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           55      1.80%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           22      0.72%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.20%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3064                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.446802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.425748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2377     77.58%     77.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      1.86%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              580     18.93%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      1.57%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3064                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22563840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1550208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3225152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24114048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4423552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       633.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    676.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35623250000                       # Total gap between requests
system.mem_ctrls.avgGap                      79890.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13969408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3825216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2283968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2485248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3225152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 392140706.834243893623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107379132.031483307481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 64114157.586835063994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69764367.063972294331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90534501.170548915863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       218272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        81000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        35687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69118                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5960845750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2040512750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1249834500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1428609250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 879623322500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27309.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25191.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35022.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34158.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12726400.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            529802280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            281589000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1557919440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          142291980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2811978000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15938852430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        257216640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21519649770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.086492                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    533158500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1189500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33900799500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            345340380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            183545175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           959358960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          120759480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2811978000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15390237120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        719208480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20530427595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.317650                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1728992250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32704965750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2650701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       494316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2096200                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          652686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           214604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          214604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2096234                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       554469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2870037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1146785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3418629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8595853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    122454528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     39230592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    145861120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37202752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              344748992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          377961                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4423552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3243268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3233208     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10060      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3243268                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5386672000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580682548                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1709883874                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         574431427                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1437645250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  35623458000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
