// Seed: 3163483230
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    output logic id_5
);
  wire id_7;
  module_0 modCall_1 ();
  always @(id_4) begin : LABEL_0
    id_5 <= -1;
  end
  initial assume (1);
  logic id_8 = -1;
  always @(posedge id_7) begin : LABEL_1
    $signed(63);
    ;
  end
endmodule
module module_2 #(
    parameter id_6 = 32'd37,
    parameter id_7 = 32'd26,
    parameter id_9 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  output wire _id_7;
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_12[id_7 : id_9  ==?  id_6];
endmodule
