<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="labtest0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD16bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD16bit_drc.vhf"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="labtest0.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="labtest0.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="labtest0.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="labtest0.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="labtest0.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="labtest0.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="labtest0.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="labtest0.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="labtest0.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="labtest0.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="labtest0.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="labtest0.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="labtest0.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="labtest0.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="labtest0.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="labtest0.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="labtest0.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="labtest0.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="labtest0.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="labtest0.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="labtest0.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="labtest0.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="labtest0.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="labtest0.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="labtest0.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="labtest0_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="labtest0_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="labtest0_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="labtest0_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="labtest0_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="labtest0_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="labtest0_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="labtest0_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="labtest0_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="labtest0_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="labtest0_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="labtest0_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="labtest0_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="labtest0_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="labtest0_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543472146" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1543472146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543473318" xil_pn:in_ck="8059362849760140582" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6512419235808434237" xil_pn:start_ts="1543473316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="labtest0.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1543472148" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1716218187401796762" xil_pn:start_ts="1543472148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543472148" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1543472148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543472148" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3400876720938655099" xil_pn:start_ts="1543472148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543472148" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1543472148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543472148" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8577920155724594012" xil_pn:start_ts="1543472148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543473325" xil_pn:in_ck="5611826591504227185" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3927255608105385804" xil_pn:start_ts="1543473318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="labtest0.jhd"/>
      <outfile xil_pn:name="labtest0.lso"/>
      <outfile xil_pn:name="labtest0.ngc"/>
      <outfile xil_pn:name="labtest0.ngr"/>
      <outfile xil_pn:name="labtest0.prj"/>
      <outfile xil_pn:name="labtest0.stx"/>
      <outfile xil_pn:name="labtest0.syr"/>
      <outfile xil_pn:name="labtest0.xst"/>
      <outfile xil_pn:name="labtest0_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1543472826" xil_pn:in_ck="5611826591504225931" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893872811126849" xil_pn:start_ts="1543472826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543473331" xil_pn:in_ck="-5563394732876259504" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3650791637667284549" xil_pn:start_ts="1543473326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="labtest0.bld"/>
      <outfile xil_pn:name="labtest0.ngd"/>
      <outfile xil_pn:name="labtest0_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1543473337" xil_pn:in_ck="-3895505217923274543" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1543473331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="labtest0.pcf"/>
      <outfile xil_pn:name="labtest0_map.map"/>
      <outfile xil_pn:name="labtest0_map.mrp"/>
      <outfile xil_pn:name="labtest0_map.ncd"/>
      <outfile xil_pn:name="labtest0_map.ngm"/>
      <outfile xil_pn:name="labtest0_map.xrpt"/>
      <outfile xil_pn:name="labtest0_summary.xml"/>
      <outfile xil_pn:name="labtest0_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1543473347" xil_pn:in_ck="7298169075100567530" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1543473337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="labtest0.ncd"/>
      <outfile xil_pn:name="labtest0.pad"/>
      <outfile xil_pn:name="labtest0.par"/>
      <outfile xil_pn:name="labtest0.ptwx"/>
      <outfile xil_pn:name="labtest0.unroutes"/>
      <outfile xil_pn:name="labtest0.xpi"/>
      <outfile xil_pn:name="labtest0_pad.csv"/>
      <outfile xil_pn:name="labtest0_pad.txt"/>
      <outfile xil_pn:name="labtest0_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1543473357" xil_pn:in_ck="5611826591504218306" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1543473350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="labtest0.bgn"/>
      <outfile xil_pn:name="labtest0.bit"/>
      <outfile xil_pn:name="labtest0.drc"/>
      <outfile xil_pn:name="labtest0.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1543473541" xil_pn:in_ck="5611826591504205452" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-5324886243551662533" xil_pn:start_ts="1543473540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1543473347" xil_pn:in_ck="-2695992307202670003" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1543473343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="labtest0.twr"/>
      <outfile xil_pn:name="labtest0.twx"/>
    </transform>
  </transforms>

</generated_project>
