# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2023, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-12 00:21+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:3
msgid "QSysify"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:5
msgid "QSysify is a tool which is able to generate a QSys IP (tcl script) from a SpinalHDL component by analysing its IO definition. It currently implement the following interfaces features :"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:7
msgid "Master/Slave AvalonMM"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:8
msgid "Master/Slave APB3"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:9
msgid "Clock domain input"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:10
#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:67
msgid "Reset output"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:11
#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:60
msgid "Interrupt input"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:12
msgid "Conduit (Used in last resort)"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:15
msgid "Example"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:17
msgid "In the case of a UART controller :"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:30
msgid "The following  ``main`` will generate the Verilog and the QSys TCL script with io.bus as an AvalonMM and io.uart as a conduit :"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:48
msgid "tags"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:50
msgid "Because QSys require some information that are not specified in the SpinalHDL hardware specification, some tags should be added to interface:"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:53
msgid "AvalonMM / APB3"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:74
msgid "Adding new interface support"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:76
msgid "Basically, the QSysify tool can be setup with a list of interface ``emitter`` `(as you can see here) <https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala#L12>`_"
msgstr ""

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:78
msgid "You can create your own emitter by creating a new class extending `QSysifyInterfaceEmiter <https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala#L24>`_"
msgstr ""
