# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../cpre482x-lab3/hw/Mac/hdl/staged_mac_template.vhd" \

# Do not sort compile order
nosort
