// Seed: 1610686318
module module_0;
  wire id_2;
  always @(posedge 1'b0) assign id_1 = 1;
  assign module_1.type_28 = 0;
  wire  id_3;
  wire  id_4;
  uwire id_5 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0
    , id_24,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    output wor id_7,
    input wire id_8,
    input tri0 id_9
    , id_25,
    output tri id_10,
    output supply1 id_11,
    input uwire id_12,
    input wand id_13,
    input supply0 id_14,
    input wand id_15,
    input wire id_16,
    input wand id_17,
    input tri0 id_18,
    input supply0 id_19,
    output wand id_20,
    output uwire id_21,
    output tri0 id_22
);
  generate
    wire id_26;
  endgenerate
  module_0 modCall_1 ();
  wire id_27;
endmodule
