INFO-FLOW: Workspace /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution opened at Mon Jul 25 21:56:36 HKT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data:/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.77 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu250:-figd2104:-2L-e 
Execute         import_lib /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.11 sec.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.9 sec.
Execute     create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     set_clock_uncertainty 27.000000% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 0.9 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
Execute     config_rtl -enable_maxiConservative=1 
INFO: [HLS 200-1510] Running: config_rtl -enable_maxiConservative=1 
WARNING: [HLS 200-483] The 'config_rtl -enable_maxiConservative' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_sdx -target xocc 
WARNING: [HLS 200-483] The 'config_sdx -target' command is deprecated and will be removed in a future release. Use 'config_flow -target' as its replacement.
WARNING: [HLS 200-484] The 'config_sdx -target' command is deprecated and will be removed in a future release.
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target xocc' config_flow -target=vitis 
INFO: [HLS 200-435] Setting 'config_sdx -target xocc' configuration: config_flow -target=vitis
Execute       config_flow -target=vitis 
Execute         get_config_interface -m_axi_latency 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_latency=64
Execute         config_interface -m_axi_latency=64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute         config_interface -m_axi_alignment_byte_size=64 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute         config_interface -m_axi_max_widen_bitwidth=512 
Execute         get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd config_flow -target vitis configuration: config_interface -default_interface=kernel
Execute         config_interface -default_interface=kernel 
Execute         get_config_interface -m_axi_offset 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_offset=slave
Execute         config_interface -m_axi_offset=slave 
Execute         get_config_rtl -register_reset_num 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_rtl -register_reset_num=3
Execute         config_rtl -register_reset_num=3 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 190.166 MB.
INFO: [HLS 200-10] Analyzing design file './dut.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./dut.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ./dut.cpp -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.dut.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.dut.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.dut.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/.systemc_flag -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.04 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/all.directive.json -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.22 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.15 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.err.log 
Command           ap_eval done; 2.42 sec.
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.44 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.err.log 
Command         ap_eval done; 2 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.dut.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.dut.pp.0.cpp.err.log 
Command         ap_eval done; 2.32 sec.
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:17:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:18:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:61:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:62:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17614:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17617:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17620:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17623:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17626:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17629:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17632:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17635:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17638:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17641:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17644:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17647:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17650:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17653:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17656:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17659:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17662:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17665:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17668:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17671:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17674:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17677:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17680:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17683:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17686:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17689:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17692:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17695:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17698:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17701:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17704:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17707:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17710:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17713:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17716:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17719:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17722:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17725:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17728:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17731:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17734:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17737:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17740:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17743:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17746:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17749:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17752:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17755:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17758:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17761:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17764:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17767:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17770:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17773:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17776:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17779:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17782:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17785:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17788:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17791:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17794:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17797:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17800:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17803:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17806:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17809:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17812:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17815:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17818:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17821:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17824:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17827:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17830:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17833:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17836:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17839:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17842:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17845:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17848:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17851:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17854:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17857:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17860:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17863:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17866:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17869:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17872:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17875:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17878:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17881:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17884:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17887:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17890:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17893:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17896:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17899:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17902:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17905:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17908:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17911:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17914:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17917:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17920:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17923:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17926:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17929:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17932:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17935:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17938:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17941:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17944:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17947:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17950:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17953:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17956:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17959:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17962:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17965:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17968:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17971:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17974:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17977:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17980:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17983:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17986:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17989:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17992:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17995:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17998:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18001:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18004:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18007:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18010:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18013:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18016:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18019:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18022:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18025:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18028:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18031:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18034:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18037:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18040:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18043:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18046:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18049:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18052:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18055:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18058:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18061:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18064:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18067:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18070:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18073:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18076:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18079:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18082:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18085:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18088:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18091:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18094:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18097:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18100:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18103:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18106:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18109:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18112:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18115:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18124:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18127:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18130:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18133:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18136:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18139:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18142:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18145:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18148:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18163:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18166:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18169:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18172:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18175:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18178:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18181:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18184:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18187:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18190:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18193:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18196:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18199:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18202:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18205:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18208:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18214:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18217:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18220:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18223:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18226:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18229:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18232:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18235:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18238:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18247:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18250:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18253:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18256:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18259:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18262:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18265:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18268:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18271:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18274:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18277:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18283:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18286:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18289:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18292:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18295:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18298:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18301:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18304:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18307:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18310:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18313:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18316:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18319:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18322:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18325:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18328:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18331:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18334:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18337:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18340:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18343:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18346:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18349:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18352:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18355:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18358:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18361:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18364:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18367:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18370:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18373:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18376:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18379:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18382:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18385:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18388:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18391:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18394:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18397:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18400:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18403:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18406:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18409:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18412:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18415:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18418:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18421:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18424:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18427:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18430:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18433:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18436:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18439:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18442:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18445:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18448:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18451:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18454:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18457:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18460:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18463:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18466:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18469:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18472:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18475:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18478:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18481:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18484:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18487:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18490:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18493:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18496:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18499:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18502:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18505:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18508:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18511:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18514:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18517:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18520:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18523:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18526:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18529:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18532:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.59 seconds. CPU system time: 0.53 seconds. Elapsed time: 13.63 seconds; current allocated memory: 196.272 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.g.bc"  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/dut.g.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.0.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.26 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.26 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.28 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.28 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 1.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.59 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.74 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.74 sec.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.29 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.29 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.29 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.29 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.lto.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 155.33 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:141:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read(ap_uint<512>&)' into 'hls::stream<ap_uint<512>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:124:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:122:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:291:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:275:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:251:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:236:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:234:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:223:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:208:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:193:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:191:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:180:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:446:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:430:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:406:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:391:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:389:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:378:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:363:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:348:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:346:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:335:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:601:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:585:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:561:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:546:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:544:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:533:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:518:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:503:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:501:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:490:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:756:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:740:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:716:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:701:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:699:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:688:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:673:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:658:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:656:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:645:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:911:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:895:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:871:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:856:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:854:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:843:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:828:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:813:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:811:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:800:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1066:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1050:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1026:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1011:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1009:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:998:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:983:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:968:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:966:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:955:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1221:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1205:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1181:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1166:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1164:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1153:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1138:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1123:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1121:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1110:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1352:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1336:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1312:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1296:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1281:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1265:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1400:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1383:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1381:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1550:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1534:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1510:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1495:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1493:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1482:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1467:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1452:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1450:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1439:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1705:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1689:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1665:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1650:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1648:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1637:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1622:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1607:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1605:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1594:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1860:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1844:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1820:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1805:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1803:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1792:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1777:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1762:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1760:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1749:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2015:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1999:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1975:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1960:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1958:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1947:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1932:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1917:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1915:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1904:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2170:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2154:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2130:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2115:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2113:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2102:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2087:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2072:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2070:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2059:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2325:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2309:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2285:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2270:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2268:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2257:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2242:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2227:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2225:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2214:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2480:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2464:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2440:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2425:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2423:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2412:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2397:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2382:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2380:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2369:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2611:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2595:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2571:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2555:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2540:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2524:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12238:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12262:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12286:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12310:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_4_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12334:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_5_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12358:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_6_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12382:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_7_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12406:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12430:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12454:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12478:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12502:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_4_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12526:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_5_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12550:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_6_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12574:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_7_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12598:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16746:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16717:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12669:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12667:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12658:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12629:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12742:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12740:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12731:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12702:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12815:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12813:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12804:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12775:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12888:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12886:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12877:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12848:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12961:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12950:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12921:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13034:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13032:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13023:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12994:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13107:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13105:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13096:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13067:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16807:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16778:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13180:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13178:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13169:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13140:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13253:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13251:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13242:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13213:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13326:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13324:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13315:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13286:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13399:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13397:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13388:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13359:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13472:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13470:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13461:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13432:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13545:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13543:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13534:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13505:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13618:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13616:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13607:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13578:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16868:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16839:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13691:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13689:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13680:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13651:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13764:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13762:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13753:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13724:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13837:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13835:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13826:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13797:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13910:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13908:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13899:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13870:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13983:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13981:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13972:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13943:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14056:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14054:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14045:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14016:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14129:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14127:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14118:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14089:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16929:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16900:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14202:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14200:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14191:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14162:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14275:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14273:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14264:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14235:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14348:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14337:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14308:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14421:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14419:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14410:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14381:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14494:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14492:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14483:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14454:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14567:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14565:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14556:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14527:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14640:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14638:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14629:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14600:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16990:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16961:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14713:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14711:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14702:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14673:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14786:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14784:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14775:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14746:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14859:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14857:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14848:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14819:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14932:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14930:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14921:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14892:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15005:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15003:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14994:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14965:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15078:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15076:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15067:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15038:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15151:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15149:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15140:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15111:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17051:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17022:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15224:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15222:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15213:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15184:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15297:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15295:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15286:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15257:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15370:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15368:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15359:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15330:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15443:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15441:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15432:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15403:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15516:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15514:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15505:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15476:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15589:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15587:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15578:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15549:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15662:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15660:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15651:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15622:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17112:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17083:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15735:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15733:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15724:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15695:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15808:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15806:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15797:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15768:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15881:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15879:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15870:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15841:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15954:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15952:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15943:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15914:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16027:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16025:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16016:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15987:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16100:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16098:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16089:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16060:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16173:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16171:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16162:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16133:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17173:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17144:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16246:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16244:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16235:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16206:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16319:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16317:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16308:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16279:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16392:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16390:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16381:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16352:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16465:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16463:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16454:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16425:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16538:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16536:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16527:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16498:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16611:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16600:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16571:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16684:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16682:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16673:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16644:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17541:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17539:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17507:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17505:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17493:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17491:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17459:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17457:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17445:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17443:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17411:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17409:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17397:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17395:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17363:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17361:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17349:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17347:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17315:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17313:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17301:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17299:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17267:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17265:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17253:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17251:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17219:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17217:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17205:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17203:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17572:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17570:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17592:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17606:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17608:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17610:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17612:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17615:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17618:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17621:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17624:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17627:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17630:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17633:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17636:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17639:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17642:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17645:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17648:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17651:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17654:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17657:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17660:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17663:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17666:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17669:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17672:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17675:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17678:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17681:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17684:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17687:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17690:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17693:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17696:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17699:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17702:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17705:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17708:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17711:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17714:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17717:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17720:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17723:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17726:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17729:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17732:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17735:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17738:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17741:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17744:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17747:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17750:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17753:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17756:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17759:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17762:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17765:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17768:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17771:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17774:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17777:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17780:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17783:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17786:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17789:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17792:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17795:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17798:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17801:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17804:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17807:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17810:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17813:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17816:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17819:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17822:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17825:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17828:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17831:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17834:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17837:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17840:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17843:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17846:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17849:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17852:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17855:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17858:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17861:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17864:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17867:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17870:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17873:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17876:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17879:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17882:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17885:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17888:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17891:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17894:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17897:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17900:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17903:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17906:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17909:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17912:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17915:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17918:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17921:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17924:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17927:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17930:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17933:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17936:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17939:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17942:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17945:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17948:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17951:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17954:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17957:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17960:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17963:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17966:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17969:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17972:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17975:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17978:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17981:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17984:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17987:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17990:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17993:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17996:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17999:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18002:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18005:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18008:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18011:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18014:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18017:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18020:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18023:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18026:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18029:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18032:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18035:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18038:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18041:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18044:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18047:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18050:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18053:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18056:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18059:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18062:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18065:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18068:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18071:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18074:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18077:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18080:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18083:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18086:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18089:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18092:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18095:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18098:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18101:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18104:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18107:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18110:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18113:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18116:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18119:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18122:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18125:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18530:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18527:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18524:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18521:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18518:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18515:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18512:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18509:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18506:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18503:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18500:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18497:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18494:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18491:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18488:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18485:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18482:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18479:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18476:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18473:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18470:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18467:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18464:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18461:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18458:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18455:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18452:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18449:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18443:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18437:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18431:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18425:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18422:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18419:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18416:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18413:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18410:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18407:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18404:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18401:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18398:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18395:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18392:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18389:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18386:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18383:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18380:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18377:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18374:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18371:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18368:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18365:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18362:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18359:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18356:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18353:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18350:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18347:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18344:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18341:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18338:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18335:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18332:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18329:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18326:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18323:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18320:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18317:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18314:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18311:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18308:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18305:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18302:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18299:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18296:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18287:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18284:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18281:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18278:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18275:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18272:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18269:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18266:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18263:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18260:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18257:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18254:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18251:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18248:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18245:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18242:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18239:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18236:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18233:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18230:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18227:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18224:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18221:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18218:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18215:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18212:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18209:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18206:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18203:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18200:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18197:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18194:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18191:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18188:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18185:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18182:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18179:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18176:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18173:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18170:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18167:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18164:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18161:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18158:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18155:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18152:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18149:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18146:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18143:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18140:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18137:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18134:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18131:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18128:30)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'nondf_kernel_cov_x0_loop_1'(./dut.cpp:24:29) has been inferred on port 'gmem_A' (./dut.cpp:24:29)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'nondf_kernel_cov_x1_loop_1'(./dut.cpp:68:29) has been inferred on port 'gmem_B' (./dut.cpp:68:29)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 512 in loop 'C_drain_IO_L3_out_serialize_x0_loop_1'(./dut.cpp:17587:40) has been inferred on port 'gmem_C' (./dut.cpp:17587:40)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'C_drain_IO_L3_out_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&) (.1)' (./dut.cpp:17596:14)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml -> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 209.46 seconds. CPU system time: 1.26 seconds. Elapsed time: 210.76 seconds; current allocated memory: 352.041 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 352.043 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.0.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 75.91 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 75.67 seconds. CPU system time: 0.29 seconds. Elapsed time: 75.97 seconds; current allocated memory: 945.705 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 295.73 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.2.prechk.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 3.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 298.56 seconds. CPU system time: 0.4 seconds. Elapsed time: 298.95 seconds; current allocated memory: 1.933 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.g.1.bc to /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.o.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L2_out_6_x0_loop_3' in function 'C_drain_IO_L2_out_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L2_out_5_x0_loop_3' in function 'C_drain_IO_L2_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L2_out_5_x0_loop_3' in function 'C_drain_IO_L2_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L2_out_4_x0_loop_3' in function 'C_drain_IO_L2_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L2_out_4_x0_loop_3' in function 'C_drain_IO_L2_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L2_out_3_x0_loop_3' in function 'C_drain_IO_L2_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L2_out_3_x0_loop_3' in function 'C_drain_IO_L2_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L2_out_2_x0_loop_3' in function 'C_drain_IO_L2_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L2_out_2_x0_loop_3' in function 'C_drain_IO_L2_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L2_out_1_x0_loop_3' in function 'C_drain_IO_L2_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L2_out_1_x0_loop_3' in function 'C_drain_IO_L2_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L2_out_0_x0_loop_3' in function 'C_drain_IO_L2_out_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_7_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_7_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_7_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_7_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_7_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_7_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_7_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_7_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_7_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_7_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_7_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_7_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_6_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_6_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_6_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_6_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_6_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_6_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_6_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_6_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_6_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_6_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_6_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_6_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_5_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_5_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_5_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_5_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_5_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_5_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_5_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_5_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_5_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_5_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_5_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_5_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_4_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_4_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_4_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_4_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_4_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_4_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_4_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_4_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_4_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_4_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_4_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_4_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_3_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_3_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_3_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_3_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_3_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_3_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_3_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_3_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_3_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_3_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_3_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_3_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_2_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_2_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_2_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_2_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_2_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_2_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_2_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_2_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_2_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_2_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_2_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_2_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_1_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_1_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_1_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_1_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_1_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_1_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_1_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_1_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_1_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_1_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_1_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_1_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_0_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_0_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_0_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_0_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_0_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_0_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_0_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_0_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_0_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_0_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_0_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_0_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'B_IO_L2_in_6_x0_loop_4' in function 'B_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'B_IO_L2_in_6_x0_loop_9' in function 'B_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'B_IO_L2_in_5_x0_loop_4' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'B_IO_L2_in_5_x0_loop_4' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'B_IO_L2_in_5_x0_loop_9' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'B_IO_L2_in_5_x0_loop_9' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'B_IO_L2_in_4_x0_loop_4' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'B_IO_L2_in_4_x0_loop_4' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'B_IO_L2_in_4_x0_loop_9' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'B_IO_L2_in_4_x0_loop_9' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'B_IO_L2_in_3_x0_loop_4' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'B_IO_L2_in_3_x0_loop_4' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'B_IO_L2_in_3_x0_loop_9' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'B_IO_L2_in_3_x0_loop_9' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'B_IO_L2_in_2_x0_loop_4' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'B_IO_L2_in_2_x0_loop_4' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'B_IO_L2_in_2_x0_loop_9' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'B_IO_L2_in_2_x0_loop_9' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'B_IO_L2_in_1_x0_loop_4' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'B_IO_L2_in_1_x0_loop_4' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'B_IO_L2_in_1_x0_loop_9' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'B_IO_L2_in_1_x0_loop_9' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'B_IO_L2_in_0_x0_loop_4' in function 'B_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'B_IO_L2_in_0_x0_loop_9' in function 'B_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'A_IO_L2_in_6_x0_loop_4' in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'A_IO_L2_in_6_x0_loop_9' in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'A_IO_L2_in_5_x0_loop_4' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_5_x0_loop_4' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'A_IO_L2_in_5_x0_loop_9' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_5_x0_loop_9' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'A_IO_L2_in_4_x0_loop_4' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_4_x0_loop_4' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'A_IO_L2_in_4_x0_loop_9' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_4_x0_loop_9' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'A_IO_L2_in_3_x0_loop_4' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_3_x0_loop_4' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'A_IO_L2_in_3_x0_loop_9' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_3_x0_loop_9' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'A_IO_L2_in_2_x0_loop_9' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_2_x0_loop_9' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'A_IO_L2_in_1_x0_loop_9' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_1_x0_loop_9' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_0_x0_loop_4' in function 'A_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_0_x0_loop_9' in function 'A_IO_L2_in_0_x0'.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:151) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:153) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:306) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:308) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:461) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:463) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:616) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:618) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:771) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:773) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:926) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:928) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:1081) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:1083) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:1236) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:1238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1410) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1412) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1565) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1567) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1720) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1722) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1875) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1877) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2030) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2032) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2340) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2342) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2495) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2497) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:12076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:12078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16698) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12610) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12683) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12756) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12829) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12902) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12975) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13048) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16759) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13267) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13340) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13413) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13486) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13559) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16820) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13632) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13705) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13778) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13851) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13924) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13997) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14070) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16881) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14143) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14216) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14289) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14362) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14435) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14508) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14581) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16942) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14654) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14727) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14800) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14873) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14946) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15019) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15092) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17003) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15165) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15311) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15384) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15457) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15530) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15603) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17064) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15676) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15749) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15822) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15895) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15968) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16041) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16114) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17125) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16260) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16406) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16479) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16552) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16625) in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0_x0' (./dut.cpp:17601:9), detected/extracted 175 process function(s): 
	 'kernel0_x0.entry12'
	 'A_IO_L3_in_serialize_x0'
	 'A_IO_L3_in_x0'
	 'A_IO_L2_in_0_x0'
	 'A_IO_L2_in_1_x0'
	 'A_IO_L2_in_2_x0'
	 'A_IO_L2_in_3_x0'
	 'A_IO_L2_in_4_x0'
	 'A_IO_L2_in_5_x0'
	 'A_IO_L2_in_6_x0'
	 'A_IO_L2_in_boundary_x0'
	 'B_IO_L3_in_serialize_x0'
	 'B_IO_L3_in_x0'
	 'B_IO_L2_in_0_x0'
	 'B_IO_L2_in_1_x0'
	 'B_IO_L2_in_2_x0'
	 'B_IO_L2_in_3_x0'
	 'B_IO_L2_in_4_x0'
	 'B_IO_L2_in_5_x0'
	 'B_IO_L2_in_6_x0'
	 'B_IO_L2_in_boundary_x0'
	 'PE_wrapper_0_0_x0'
	 'PE_wrapper_0_1_x0'
	 'PE_wrapper_0_2_x0'
	 'PE_wrapper_0_3_x0'
	 'PE_wrapper_0_4_x0'
	 'PE_wrapper_0_5_x0'
	 'PE_wrapper_0_6_x0'
	 'PE_wrapper_0_7_x0'
	 'PE_wrapper_1_0_x0'
	 'PE_wrapper_1_1_x0'
	 'PE_wrapper_1_2_x0'
	 'PE_wrapper_1_3_x0'
	 'PE_wrapper_1_4_x0'
	 'PE_wrapper_1_5_x0'
	 'PE_wrapper_1_6_x0'
	 'PE_wrapper_1_7_x0'
	 'PE_wrapper_2_0_x0'
	 'PE_wrapper_2_1_x0'
	 'PE_wrapper_2_2_x0'
	 'PE_wrapper_2_3_x0'
	 'PE_wrapper_2_4_x0'
	 'PE_wrapper_2_5_x0'
	 'PE_wrapper_2_6_x0'
	 'PE_wrapper_2_7_x0'
	 'PE_wrapper_3_0_x0'
	 'PE_wrapper_3_1_x0'
	 'PE_wrapper_3_2_x0'
	 'PE_wrapper_3_3_x0'
	 'PE_wrapper_3_4_x0'
	 'PE_wrapper_3_5_x0'
	 'PE_wrapper_3_6_x0'
	 'PE_wrapper_3_7_x0'
	 'PE_wrapper_4_0_x0'
	 'PE_wrapper_4_1_x0'
	 'PE_wrapper_4_2_x0'
	 'PE_wrapper_4_3_x0'
	 'PE_wrapper_4_4_x0'
	 'PE_wrapper_4_5_x0'
	 'PE_wrapper_4_6_x0'
	 'PE_wrapper_4_7_x0'
	 'PE_wrapper_5_0_x0'
	 'PE_wrapper_5_1_x0'
	 'PE_wrapper_5_2_x0'
	 'PE_wrapper_5_3_x0'
	 'PE_wrapper_5_4_x0'
	 'PE_wrapper_5_5_x0'
	 'PE_wrapper_5_6_x0'
	 'PE_wrapper_5_7_x0'
	 'PE_wrapper_6_0_x0'
	 'PE_wrapper_6_1_x0'
	 'PE_wrapper_6_2_x0'
	 'PE_wrapper_6_3_x0'
	 'PE_wrapper_6_4_x0'
	 'PE_wrapper_6_5_x0'
	 'PE_wrapper_6_6_x0'
	 'PE_wrapper_6_7_x0'
	 'PE_wrapper_7_0_x0'
	 'PE_wrapper_7_1_x0'
	 'PE_wrapper_7_2_x0'
	 'PE_wrapper_7_3_x0'
	 'PE_wrapper_7_4_x0'
	 'PE_wrapper_7_5_x0'
	 'PE_wrapper_7_6_x0'
	 'PE_wrapper_7_7_x0'
	 'A_PE_dummy_in_0_x0'
	 'A_PE_dummy_in_1_x0'
	 'A_PE_dummy_in_2_x0'
	 'A_PE_dummy_in_3_x0'
	 'A_PE_dummy_in_4_x0'
	 'A_PE_dummy_in_5_x0'
	 'A_PE_dummy_in_6_x0'
	 'A_PE_dummy_in_7_x0'
	 'B_PE_dummy_in_0_x0'
	 'B_PE_dummy_in_1_x0'
	 'B_PE_dummy_in_2_x0'
	 'B_PE_dummy_in_3_x0'
	 'B_PE_dummy_in_4_x0'
	 'B_PE_dummy_in_5_x0'
	 'B_PE_dummy_in_6_x0'
	 'B_PE_dummy_in_7_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_0_x0'
	 'C_drain_IO_L1_out_wrapper_0_6_x0'
	 'C_drain_IO_L1_out_wrapper_0_5_x0'
	 'C_drain_IO_L1_out_wrapper_0_4_x0'
	 'C_drain_IO_L1_out_wrapper_0_3_x0'
	 'C_drain_IO_L1_out_wrapper_0_2_x0'
	 'C_drain_IO_L1_out_wrapper_0_1_x0'
	 'C_drain_IO_L1_out_wrapper_0_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_1_x0'
	 'C_drain_IO_L1_out_wrapper_1_6_x0'
	 'C_drain_IO_L1_out_wrapper_1_5_x0'
	 'C_drain_IO_L1_out_wrapper_1_4_x0'
	 'C_drain_IO_L1_out_wrapper_1_3_x0'
	 'C_drain_IO_L1_out_wrapper_1_2_x0'
	 'C_drain_IO_L1_out_wrapper_1_1_x0'
	 'C_drain_IO_L1_out_wrapper_1_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_2_x0'
	 'C_drain_IO_L1_out_wrapper_2_6_x0'
	 'C_drain_IO_L1_out_wrapper_2_5_x0'
	 'C_drain_IO_L1_out_wrapper_2_4_x0'
	 'C_drain_IO_L1_out_wrapper_2_3_x0'
	 'C_drain_IO_L1_out_wrapper_2_2_x0'
	 'C_drain_IO_L1_out_wrapper_2_1_x0'
	 'C_drain_IO_L1_out_wrapper_2_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_3_x0'
	 'C_drain_IO_L1_out_wrapper_3_6_x0'
	 'C_drain_IO_L1_out_wrapper_3_5_x0'
	 'C_drain_IO_L1_out_wrapper_3_4_x0'
	 'C_drain_IO_L1_out_wrapper_3_3_x0'
	 'C_drain_IO_L1_out_wrapper_3_2_x0'
	 'C_drain_IO_L1_out_wrapper_3_1_x0'
	 'C_drain_IO_L1_out_wrapper_3_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_4_x0'
	 'C_drain_IO_L1_out_wrapper_4_6_x0'
	 'C_drain_IO_L1_out_wrapper_4_5_x0'
	 'C_drain_IO_L1_out_wrapper_4_4_x0'
	 'C_drain_IO_L1_out_wrapper_4_3_x0'
	 'C_drain_IO_L1_out_wrapper_4_2_x0'
	 'C_drain_IO_L1_out_wrapper_4_1_x0'
	 'C_drain_IO_L1_out_wrapper_4_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_5_x0'
	 'C_drain_IO_L1_out_wrapper_5_6_x0'
	 'C_drain_IO_L1_out_wrapper_5_5_x0'
	 'C_drain_IO_L1_out_wrapper_5_4_x0'
	 'C_drain_IO_L1_out_wrapper_5_3_x0'
	 'C_drain_IO_L1_out_wrapper_5_2_x0'
	 'C_drain_IO_L1_out_wrapper_5_1_x0'
	 'C_drain_IO_L1_out_wrapper_5_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_6_x0'
	 'C_drain_IO_L1_out_wrapper_6_6_x0'
	 'C_drain_IO_L1_out_wrapper_6_5_x0'
	 'C_drain_IO_L1_out_wrapper_6_4_x0'
	 'C_drain_IO_L1_out_wrapper_6_3_x0'
	 'C_drain_IO_L1_out_wrapper_6_2_x0'
	 'C_drain_IO_L1_out_wrapper_6_1_x0'
	 'C_drain_IO_L1_out_wrapper_6_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_7_x0'
	 'C_drain_IO_L1_out_wrapper_7_6_x0'
	 'C_drain_IO_L1_out_wrapper_7_5_x0'
	 'C_drain_IO_L1_out_wrapper_7_4_x0'
	 'C_drain_IO_L1_out_wrapper_7_3_x0'
	 'C_drain_IO_L1_out_wrapper_7_2_x0'
	 'C_drain_IO_L1_out_wrapper_7_1_x0'
	 'C_drain_IO_L1_out_wrapper_7_0_x0'
	 'C_drain_IO_L2_out_boundary_x0'
	 'C_drain_IO_L2_out_6_x0'
	 'C_drain_IO_L2_out_5_x0'
	 'C_drain_IO_L2_out_4_x0'
	 'C_drain_IO_L2_out_3_x0'
	 'C_drain_IO_L2_out_2_x0'
	 'C_drain_IO_L2_out_1_x0'
	 'C_drain_IO_L2_out_0_x0'
	 'C_drain_IO_L3_out_x0'
	 'C_drain_IO_L3_out_serialize_x0'.
Command           transform done; 521.63 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.o.1.tmp.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 51.8 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 572.97 seconds. CPU system time: 0.5 seconds. Elapsed time: 573.46 seconds; current allocated memory: 2.939 GB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.o.2.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:93:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:26:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:54:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:12103:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:12116:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:12124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:12127:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11953:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11977:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11803:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11816:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11827:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11653:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11666:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11677:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11503:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11516:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11527:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11353:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11366:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11377:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11203:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11216:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11227:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11053:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11066:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11077:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10903:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10916:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10927:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10753:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10766:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10777:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10603:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10616:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10627:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10453:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10466:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10477:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10303:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10316:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10327:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10153:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10166:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10177:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10003:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10016:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10027:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9853:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9866:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9877:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9703:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9716:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9727:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9553:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9566:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9577:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9403:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9416:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9427:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9266:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9277:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9103:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9116:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9127:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8953:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8977:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8803:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8816:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8827:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8653:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8666:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8677:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8503:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8516:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8527:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8353:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8366:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8377:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8203:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8216:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8227:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8053:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8066:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8077:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7903:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7916:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7927:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7753:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7766:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7777:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7603:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7616:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7627:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7453:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7466:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7477:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7303:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7316:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7327:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7153:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7166:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7177:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7003:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7016:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7027:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6853:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6866:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6877:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6703:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6716:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6727:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6553:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6566:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6577:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6403:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6416:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6427:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6266:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6277:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6103:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6116:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6127:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5953:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5977:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5803:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5816:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5827:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5653:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5666:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5677:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5503:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5516:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5527:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5353:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5366:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5377:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5203:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5216:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5227:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5053:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5066:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5077:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4903:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4916:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4927:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4753:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4766:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4777:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4603:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4616:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4627:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4453:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4466:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4477:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4303:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4316:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4327:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4153:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4166:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4177:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4003:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4016:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4027:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3853:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3866:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3877:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3703:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3716:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3727:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3553:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3566:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3577:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3403:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3416:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3427:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3266:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3277:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3103:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3116:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3127:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2953:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2977:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2803:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2816:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2827:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2653:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2666:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2677:56)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:17593:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16210:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16218:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16220:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16283:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16291:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16293:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16356:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16364:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16366:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16429:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16437:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16439:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16502:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16510:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16512:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16575:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16583:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16585:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16648:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16656:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16658:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15699:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15707:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15709:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15772:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15780:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15782:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15845:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15853:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15855:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15918:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15926:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15928:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15991:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15999:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16001:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16064:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16072:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16074:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16137:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16145:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16147:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15188:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15196:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15198:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15261:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15269:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15271:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15334:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15342:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15344:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15407:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15415:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15417:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15480:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15488:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15490:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15553:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15561:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15563:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15626:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15634:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15636:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14677:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14685:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14687:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14750:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14758:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14760:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14823:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14831:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14833:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14896:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14904:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14906:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14969:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14977:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14979:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15042:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15050:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15052:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15115:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15123:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14166:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14174:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14176:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14239:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14247:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14249:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14312:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14320:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14322:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14385:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14393:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14395:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14458:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14466:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14468:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14531:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14539:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14541:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14604:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14612:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14614:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13655:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13663:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13665:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13728:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13736:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13738:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13801:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13809:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13811:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13874:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13882:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13884:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13947:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13955:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13957:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14020:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14028:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14030:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14093:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14101:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14103:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13144:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13152:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13154:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13217:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13225:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13227:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13290:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13298:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13300:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13363:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13371:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13373:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13436:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13444:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13446:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13509:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13517:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13519:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13582:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13590:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13592:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12633:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12641:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12643:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12706:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12714:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12716:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12779:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12787:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12789:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12852:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12860:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12862:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12925:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12933:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12935:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12998:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13006:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13008:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13071:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13079:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13081:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17148:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17156:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17158:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17087:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17095:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17097:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17026:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17034:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17036:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16965:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16973:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16975:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16904:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16912:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16914:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16843:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16851:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16853:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16782:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16790:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16792:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16721:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16729:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16731:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2526:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2557:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2371:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2414:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2216:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2259:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2061:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2104:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1906:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1949:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1751:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1794:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1596:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1639:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1441:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1484:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:1267:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:1298:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:1112:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:1155:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:957:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:1000:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:802:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:845:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:647:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:690:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:492:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:535:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:337:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:380:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:182:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:225:65)
Command           transform done; 118.89 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 118.09 seconds. CPU system time: 0.8 seconds. Elapsed time: 118.89 seconds; current allocated memory: 1.230 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1067.34 sec.
Command       elaborate done; 1291.75 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry5' to 'kernel0_x0_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry12' to 'kernel0_x0_entry12'.
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model kernel0_x0 
Execute         preproc_iomode -model C_drain_IO_L3_out_serialize_x0 
Execute         preproc_iomode -model C_drain_IO_L3_out_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_0_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_1_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_2_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_3_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_4_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_5_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_6_x0 
Execute         preproc_iomode -model C_drain_IO_L2_out_boundary_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         preproc_iomode -model B_PE_dummy_in_7_x0 
Execute         preproc_iomode -model B_PE_dummy_in_6_x0 
Execute         preproc_iomode -model B_PE_dummy_in_5_x0 
Execute         preproc_iomode -model B_PE_dummy_in_4_x0 
Execute         preproc_iomode -model B_PE_dummy_in_3_x0 
Execute         preproc_iomode -model B_PE_dummy_in_2_x0 
Execute         preproc_iomode -model B_PE_dummy_in_1_x0 
Execute         preproc_iomode -model B_PE_dummy_in_0_x0 
Execute         preproc_iomode -model A_PE_dummy_in_7_x0 
Execute         preproc_iomode -model A_PE_dummy_in_6_x0 
Execute         preproc_iomode -model A_PE_dummy_in_5_x0 
Execute         preproc_iomode -model A_PE_dummy_in_4_x0 
Execute         preproc_iomode -model A_PE_dummy_in_3_x0 
Execute         preproc_iomode -model A_PE_dummy_in_2_x0 
Execute         preproc_iomode -model A_PE_dummy_in_1_x0 
Execute         preproc_iomode -model A_PE_dummy_in_0_x0 
Execute         preproc_iomode -model PE_wrapper_7_7_x0 
Execute         preproc_iomode -model PE_wrapper_7_6_x0 
Execute         preproc_iomode -model PE_wrapper_7_5_x0 
Execute         preproc_iomode -model PE_wrapper_7_4_x0 
Execute         preproc_iomode -model PE_wrapper_7_3_x0 
Execute         preproc_iomode -model PE_wrapper_7_2_x0 
Execute         preproc_iomode -model PE_wrapper_7_1_x0 
Execute         preproc_iomode -model PE_wrapper_7_0_x0 
Execute         preproc_iomode -model PE_wrapper_6_7_x0 
Execute         preproc_iomode -model PE_wrapper_6_6_x0 
Execute         preproc_iomode -model PE_wrapper_6_5_x0 
Execute         preproc_iomode -model PE_wrapper_6_4_x0 
Execute         preproc_iomode -model PE_wrapper_6_3_x0 
Execute         preproc_iomode -model PE_wrapper_6_2_x0 
Execute         preproc_iomode -model PE_wrapper_6_1_x0 
Execute         preproc_iomode -model PE_wrapper_6_0_x0 
Execute         preproc_iomode -model PE_wrapper_5_7_x0 
Execute         preproc_iomode -model PE_wrapper_5_6_x0 
Execute         preproc_iomode -model PE_wrapper_5_5_x0 
Execute         preproc_iomode -model PE_wrapper_5_4_x0 
Execute         preproc_iomode -model PE_wrapper_5_3_x0 
Execute         preproc_iomode -model PE_wrapper_5_2_x0 
Execute         preproc_iomode -model PE_wrapper_5_1_x0 
Execute         preproc_iomode -model PE_wrapper_5_0_x0 
Execute         preproc_iomode -model PE_wrapper_4_7_x0 
Execute         preproc_iomode -model PE_wrapper_4_6_x0 
Execute         preproc_iomode -model PE_wrapper_4_5_x0 
Execute         preproc_iomode -model PE_wrapper_4_4_x0 
Execute         preproc_iomode -model PE_wrapper_4_3_x0 
Execute         preproc_iomode -model PE_wrapper_4_2_x0 
Execute         preproc_iomode -model PE_wrapper_4_1_x0 
Execute         preproc_iomode -model PE_wrapper_4_0_x0 
Execute         preproc_iomode -model PE_wrapper_3_7_x0 
Execute         preproc_iomode -model PE_wrapper_3_6_x0 
Execute         preproc_iomode -model PE_wrapper_3_5_x0 
Execute         preproc_iomode -model PE_wrapper_3_4_x0 
Execute         preproc_iomode -model PE_wrapper_3_3_x0 
Execute         preproc_iomode -model PE_wrapper_3_2_x0 
Execute         preproc_iomode -model PE_wrapper_3_1_x0 
Execute         preproc_iomode -model PE_wrapper_3_0_x0 
Execute         preproc_iomode -model PE_wrapper_2_7_x0 
Execute         preproc_iomode -model PE_wrapper_2_6_x0 
Execute         preproc_iomode -model PE_wrapper_2_5_x0 
Execute         preproc_iomode -model PE_wrapper_2_4_x0 
Execute         preproc_iomode -model PE_wrapper_2_3_x0 
Execute         preproc_iomode -model PE_wrapper_2_2_x0 
Execute         preproc_iomode -model PE_wrapper_2_1_x0 
Execute         preproc_iomode -model PE_wrapper_2_0_x0 
Execute         preproc_iomode -model PE_wrapper_1_7_x0 
Execute         preproc_iomode -model PE_wrapper_1_6_x0 
Execute         preproc_iomode -model PE_wrapper_1_5_x0 
Execute         preproc_iomode -model PE_wrapper_1_4_x0 
Execute         preproc_iomode -model PE_wrapper_1_3_x0 
Execute         preproc_iomode -model PE_wrapper_1_2_x0 
Execute         preproc_iomode -model PE_wrapper_1_1_x0 
Execute         preproc_iomode -model PE_wrapper_1_0_x0 
Execute         preproc_iomode -model PE_wrapper_0_7_x0 
Execute         preproc_iomode -model PE_wrapper_0_6_x0 
Execute         preproc_iomode -model PE_wrapper_0_5_x0 
Execute         preproc_iomode -model PE_wrapper_0_4_x0 
Execute         preproc_iomode -model PE_wrapper_0_3_x0 
Execute         preproc_iomode -model PE_wrapper_0_2_x0 
Execute         preproc_iomode -model PE_wrapper_0_1_x0 
Execute         preproc_iomode -model PE_wrapper_0_0_x0 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model B_IO_L2_in_6_x0 
Execute         preproc_iomode -model B_IO_L2_in_5_x0 
Execute         preproc_iomode -model B_IO_L2_in_4_x0 
Execute         preproc_iomode -model B_IO_L2_in_3_x0 
Execute         preproc_iomode -model B_IO_L2_in_2_x0 
Execute         preproc_iomode -model B_IO_L2_in_1_x0 
Execute         preproc_iomode -model B_IO_L2_in_0_x0 
Execute         preproc_iomode -model B_IO_L3_in_x0 
Execute         preproc_iomode -model B_IO_L3_in_serialize_x0 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model A_IO_L2_in_6_x0 
Execute         preproc_iomode -model A_IO_L2_in_5_x0 
Execute         preproc_iomode -model A_IO_L2_in_4_x0 
Execute         preproc_iomode -model A_IO_L2_in_3_x0 
Execute         preproc_iomode -model A_IO_L2_in_2_x0 
Execute         preproc_iomode -model A_IO_L2_in_1_x0 
Execute         preproc_iomode -model A_IO_L2_in_0_x0 
Execute         preproc_iomode -model A_IO_L3_in_x0 
Execute         preproc_iomode -model A_IO_L3_in_serialize_x0 
Execute         preproc_iomode -model kernel0_x0.entry12 
Execute         preproc_iomode -model kernel0_x0.entry5 
Execute         preproc_iomode -model nondf_kernel_cov_x1 
Execute         preproc_iomode -model nondf_kernel_cov_x0 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x0.entry5 kernel0_x0.entry12 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_4_2_x0 PE_wrapper_4_3_x0 PE_wrapper_4_4_x0 PE_wrapper_4_5_x0 PE_wrapper_4_6_x0 PE_wrapper_4_7_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_5_2_x0 PE_wrapper_5_3_x0 PE_wrapper_5_4_x0 PE_wrapper_5_5_x0 PE_wrapper_5_6_x0 PE_wrapper_5_7_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_6_2_x0 PE_wrapper_6_3_x0 PE_wrapper_6_4_x0 PE_wrapper_6_5_x0 PE_wrapper_6_6_x0 PE_wrapper_6_7_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_7_2_x0 PE_wrapper_7_3_x0 PE_wrapper_7_4_x0 PE_wrapper_7_5_x0 PE_wrapper_7_6_x0 PE_wrapper_7_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 A_PE_dummy_in_4_x0 A_PE_dummy_in_5_x0 A_PE_dummy_in_6_x0 A_PE_dummy_in_7_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_drain_IO_L1_out_boundary_wrapper_0_x0 C_drain_IO_L1_out_wrapper_0_6_x0 C_drain_IO_L1_out_wrapper_0_5_x0 C_drain_IO_L1_out_wrapper_0_4_x0 C_drain_IO_L1_out_wrapper_0_3_x0 C_drain_IO_L1_out_wrapper_0_2_x0 C_drain_IO_L1_out_wrapper_0_1_x0 C_drain_IO_L1_out_wrapper_0_0_x0 C_drain_IO_L1_out_boundary_wrapper_1_x0 C_drain_IO_L1_out_wrapper_1_6_x0 C_drain_IO_L1_out_wrapper_1_5_x0 C_drain_IO_L1_out_wrapper_1_4_x0 C_drain_IO_L1_out_wrapper_1_3_x0 C_drain_IO_L1_out_wrapper_1_2_x0 C_drain_IO_L1_out_wrapper_1_1_x0 C_drain_IO_L1_out_wrapper_1_0_x0 C_drain_IO_L1_out_boundary_wrapper_2_x0 C_drain_IO_L1_out_wrapper_2_6_x0 C_drain_IO_L1_out_wrapper_2_5_x0 C_drain_IO_L1_out_wrapper_2_4_x0 C_drain_IO_L1_out_wrapper_2_3_x0 C_drain_IO_L1_out_wrapper_2_2_x0 C_drain_IO_L1_out_wrapper_2_1_x0 C_drain_IO_L1_out_wrapper_2_0_x0 C_drain_IO_L1_out_boundary_wrapper_3_x0 C_drain_IO_L1_out_wrapper_3_6_x0 C_drain_IO_L1_out_wrapper_3_5_x0 C_drain_IO_L1_out_wrapper_3_4_x0 C_drain_IO_L1_out_wrapper_3_3_x0 C_drain_IO_L1_out_wrapper_3_2_x0 C_drain_IO_L1_out_wrapper_3_1_x0 C_drain_IO_L1_out_wrapper_3_0_x0 C_drain_IO_L1_out_boundary_wrapper_4_x0 C_drain_IO_L1_out_wrapper_4_6_x0 C_drain_IO_L1_out_wrapper_4_5_x0 C_drain_IO_L1_out_wrapper_4_4_x0 C_drain_IO_L1_out_wrapper_4_3_x0 C_drain_IO_L1_out_wrapper_4_2_x0 C_drain_IO_L1_out_wrapper_4_1_x0 C_drain_IO_L1_out_wrapper_4_0_x0 C_drain_IO_L1_out_boundary_wrapper_5_x0 C_drain_IO_L1_out_wrapper_5_6_x0 C_drain_IO_L1_out_wrapper_5_5_x0 C_drain_IO_L1_out_wrapper_5_4_x0 C_drain_IO_L1_out_wrapper_5_3_x0 C_drain_IO_L1_out_wrapper_5_2_x0 C_drain_IO_L1_out_wrapper_5_1_x0 C_drain_IO_L1_out_wrapper_5_0_x0 C_drain_IO_L1_out_boundary_wrapper_6_x0 C_drain_IO_L1_out_wrapper_6_6_x0 C_drain_IO_L1_out_wrapper_6_5_x0 C_drain_IO_L1_out_wrapper_6_4_x0 C_drain_IO_L1_out_wrapper_6_3_x0 C_drain_IO_L1_out_wrapper_6_2_x0 C_drain_IO_L1_out_wrapper_6_1_x0 C_drain_IO_L1_out_wrapper_6_0_x0 C_drain_IO_L1_out_boundary_wrapper_7_x0 C_drain_IO_L1_out_wrapper_7_6_x0 C_drain_IO_L1_out_wrapper_7_5_x0 C_drain_IO_L1_out_wrapper_7_4_x0 C_drain_IO_L1_out_wrapper_7_3_x0 C_drain_IO_L1_out_wrapper_7_2_x0 C_drain_IO_L1_out_wrapper_7_1_x0 C_drain_IO_L1_out_wrapper_7_0_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_6_x0 C_drain_IO_L2_out_5_x0 C_drain_IO_L2_out_4_x0 C_drain_IO_L2_out_3_x0 C_drain_IO_L2_out_2_x0 C_drain_IO_L2_out_1_x0 C_drain_IO_L2_out_0_x0 C_drain_IO_L3_out_x0 C_drain_IO_L3_out_serialize_x0 kernel0_x0 top
INFO-FLOW: Configuring Module : nondf_kernel_cov_x0 ...
Execute         set_default_model nondf_kernel_cov_x0 
Execute         apply_spec_resource_limit nondf_kernel_cov_x0 
INFO-FLOW: Configuring Module : nondf_kernel_cov_x1 ...
Execute         set_default_model nondf_kernel_cov_x1 
Execute         apply_spec_resource_limit nondf_kernel_cov_x1 
INFO-FLOW: Configuring Module : kernel0_x0.entry5 ...
Execute         set_default_model kernel0_x0.entry5 
Execute         apply_spec_resource_limit kernel0_x0.entry5 
INFO-FLOW: Configuring Module : kernel0_x0.entry12 ...
Execute         set_default_model kernel0_x0.entry12 
Execute         apply_spec_resource_limit kernel0_x0.entry12 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize_x0 ...
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize_x0 
INFO-FLOW: Configuring Module : A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         apply_spec_resource_limit A_IO_L3_in_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_3_x0 ...
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_3_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_4_x0 ...
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_4_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_5_x0 ...
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_5_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_6_x0 ...
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_6_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize_x0 ...
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize_x0 
INFO-FLOW: Configuring Module : B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         apply_spec_resource_limit B_IO_L3_in_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_0_x0 ...
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_1_x0 ...
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_2_x0 ...
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_3_x0 ...
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_3_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_4_x0 ...
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_4_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_5_x0 ...
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_5_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_6_x0 ...
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_6_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_2_x0 ...
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_3_x0 ...
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_4_x0 ...
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_5_x0 ...
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_6_x0 ...
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_7_x0 ...
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_2_x0 ...
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_3_x0 ...
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_4_x0 ...
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_5_x0 ...
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_6_x0 ...
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_7_x0 ...
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_2_x0 ...
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_3_x0 ...
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_4_x0 ...
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_5_x0 ...
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_6_x0 ...
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_7_x0 ...
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_2_x0 ...
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_3_x0 ...
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_4_x0 ...
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_5_x0 ...
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_6_x0 ...
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_7_x0 ...
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_0_x0 ...
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_1_x0 ...
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_2_x0 ...
Execute         set_default_model PE_wrapper_4_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_3_x0 ...
Execute         set_default_model PE_wrapper_4_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_4_x0 ...
Execute         set_default_model PE_wrapper_4_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_5_x0 ...
Execute         set_default_model PE_wrapper_4_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_6_x0 ...
Execute         set_default_model PE_wrapper_4_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_4_7_x0 ...
Execute         set_default_model PE_wrapper_4_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_4_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_0_x0 ...
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_1_x0 ...
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_2_x0 ...
Execute         set_default_model PE_wrapper_5_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_3_x0 ...
Execute         set_default_model PE_wrapper_5_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_4_x0 ...
Execute         set_default_model PE_wrapper_5_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_5_x0 ...
Execute         set_default_model PE_wrapper_5_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_6_x0 ...
Execute         set_default_model PE_wrapper_5_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_5_7_x0 ...
Execute         set_default_model PE_wrapper_5_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_5_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_0_x0 ...
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_1_x0 ...
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_2_x0 ...
Execute         set_default_model PE_wrapper_6_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_3_x0 ...
Execute         set_default_model PE_wrapper_6_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_4_x0 ...
Execute         set_default_model PE_wrapper_6_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_5_x0 ...
Execute         set_default_model PE_wrapper_6_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_6_x0 ...
Execute         set_default_model PE_wrapper_6_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_6_7_x0 ...
Execute         set_default_model PE_wrapper_6_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_6_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_0_x0 ...
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_1_x0 ...
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_2_x0 ...
Execute         set_default_model PE_wrapper_7_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_3_x0 ...
Execute         set_default_model PE_wrapper_7_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_4_x0 ...
Execute         set_default_model PE_wrapper_7_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_5_x0 ...
Execute         set_default_model PE_wrapper_7_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_6_x0 ...
Execute         set_default_model PE_wrapper_7_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_7_7_x0 ...
Execute         set_default_model PE_wrapper_7_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_7_7_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_0_x0 ...
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_0_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_1_x0 ...
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_1_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_2_x0 ...
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_2_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_3_x0 ...
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_3_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_4_x0 ...
Execute         set_default_model A_PE_dummy_in_4_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_4_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_5_x0 ...
Execute         set_default_model A_PE_dummy_in_5_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_5_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_6_x0 ...
Execute         set_default_model A_PE_dummy_in_6_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_6_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_7_x0 ...
Execute         set_default_model A_PE_dummy_in_7_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_7_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_0_x0 ...
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_0_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_1_x0 ...
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_1_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_2_x0 ...
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_2_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_3_x0 ...
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_3_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_4_x0 ...
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_4_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_5_x0 ...
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_5_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_6_x0 ...
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_6_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_7_x0 ...
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_7_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_0_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_0_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_0_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_0_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_0_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_0_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_0_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_0_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_0_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_0_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_0_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_0_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_0_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_0_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_1_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_1_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_1_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_1_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_1_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_1_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_1_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_1_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_1_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_1_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_1_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_1_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_1_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_1_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_2_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_2_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_2_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_2_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_2_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_2_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_2_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_2_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_2_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_2_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_2_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_2_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_2_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_2_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_3_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_3_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_3_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_3_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_3_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_3_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_3_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_3_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_3_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_3_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_3_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_3_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_3_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_3_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_4_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_4_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_4_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_4_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_4_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_4_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_4_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_4_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_4_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_4_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_4_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_4_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_4_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_4_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_5_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_5_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_5_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_5_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_5_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_5_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_5_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_5_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_5_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_5_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_5_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_5_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_5_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_5_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_6_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_6_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_6_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_6_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_6_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_6_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_6_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_6_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_6_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_6_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_6_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_6_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_6_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_6_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_7_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_7_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_7_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_7_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_7_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_7_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_7_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_7_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_7_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_7_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_7_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_7_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_7_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper_7_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_wrapper_7_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_6_x0 ...
Execute         set_default_model C_drain_IO_L2_out_6_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_6_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_5_x0 ...
Execute         set_default_model C_drain_IO_L2_out_5_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_5_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_4_x0 ...
Execute         set_default_model C_drain_IO_L2_out_4_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_4_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_3_x0 ...
Execute         set_default_model C_drain_IO_L2_out_3_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_3_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_2_x0 ...
Execute         set_default_model C_drain_IO_L2_out_2_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_2_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_1_x0 ...
Execute         set_default_model C_drain_IO_L2_out_1_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_1_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_0_x0 ...
Execute         set_default_model C_drain_IO_L2_out_0_x0 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_0_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_x0 ...
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_x0 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_serialize_x0 ...
Execute         set_default_model C_drain_IO_L3_out_serialize_x0 
Execute         apply_spec_resource_limit C_drain_IO_L3_out_serialize_x0 
INFO-FLOW: Configuring Module : kernel0_x0 ...
Execute         set_default_model kernel0_x0 
Execute         apply_spec_resource_limit kernel0_x0 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x0.entry5 kernel0_x0.entry12 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_4_2_x0 PE_wrapper_4_3_x0 PE_wrapper_4_4_x0 PE_wrapper_4_5_x0 PE_wrapper_4_6_x0 PE_wrapper_4_7_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_5_2_x0 PE_wrapper_5_3_x0 PE_wrapper_5_4_x0 PE_wrapper_5_5_x0 PE_wrapper_5_6_x0 PE_wrapper_5_7_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_6_2_x0 PE_wrapper_6_3_x0 PE_wrapper_6_4_x0 PE_wrapper_6_5_x0 PE_wrapper_6_6_x0 PE_wrapper_6_7_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_7_2_x0 PE_wrapper_7_3_x0 PE_wrapper_7_4_x0 PE_wrapper_7_5_x0 PE_wrapper_7_6_x0 PE_wrapper_7_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 A_PE_dummy_in_4_x0 A_PE_dummy_in_5_x0 A_PE_dummy_in_6_x0 A_PE_dummy_in_7_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_drain_IO_L1_out_boundary_wrapper_0_x0 C_drain_IO_L1_out_wrapper_0_6_x0 C_drain_IO_L1_out_wrapper_0_5_x0 C_drain_IO_L1_out_wrapper_0_4_x0 C_drain_IO_L1_out_wrapper_0_3_x0 C_drain_IO_L1_out_wrapper_0_2_x0 C_drain_IO_L1_out_wrapper_0_1_x0 C_drain_IO_L1_out_wrapper_0_0_x0 C_drain_IO_L1_out_boundary_wrapper_1_x0 C_drain_IO_L1_out_wrapper_1_6_x0 C_drain_IO_L1_out_wrapper_1_5_x0 C_drain_IO_L1_out_wrapper_1_4_x0 C_drain_IO_L1_out_wrapper_1_3_x0 C_drain_IO_L1_out_wrapper_1_2_x0 C_drain_IO_L1_out_wrapper_1_1_x0 C_drain_IO_L1_out_wrapper_1_0_x0 C_drain_IO_L1_out_boundary_wrapper_2_x0 C_drain_IO_L1_out_wrapper_2_6_x0 C_drain_IO_L1_out_wrapper_2_5_x0 C_drain_IO_L1_out_wrapper_2_4_x0 C_drain_IO_L1_out_wrapper_2_3_x0 C_drain_IO_L1_out_wrapper_2_2_x0 C_drain_IO_L1_out_wrapper_2_1_x0 C_drain_IO_L1_out_wrapper_2_0_x0 C_drain_IO_L1_out_boundary_wrapper_3_x0 C_drain_IO_L1_out_wrapper_3_6_x0 C_drain_IO_L1_out_wrapper_3_5_x0 C_drain_IO_L1_out_wrapper_3_4_x0 C_drain_IO_L1_out_wrapper_3_3_x0 C_drain_IO_L1_out_wrapper_3_2_x0 C_drain_IO_L1_out_wrapper_3_1_x0 C_drain_IO_L1_out_wrapper_3_0_x0 C_drain_IO_L1_out_boundary_wrapper_4_x0 C_drain_IO_L1_out_wrapper_4_6_x0 C_drain_IO_L1_out_wrapper_4_5_x0 C_drain_IO_L1_out_wrapper_4_4_x0 C_drain_IO_L1_out_wrapper_4_3_x0 C_drain_IO_L1_out_wrapper_4_2_x0 C_drain_IO_L1_out_wrapper_4_1_x0 C_drain_IO_L1_out_wrapper_4_0_x0 C_drain_IO_L1_out_boundary_wrapper_5_x0 C_drain_IO_L1_out_wrapper_5_6_x0 C_drain_IO_L1_out_wrapper_5_5_x0 C_drain_IO_L1_out_wrapper_5_4_x0 C_drain_IO_L1_out_wrapper_5_3_x0 C_drain_IO_L1_out_wrapper_5_2_x0 C_drain_IO_L1_out_wrapper_5_1_x0 C_drain_IO_L1_out_wrapper_5_0_x0 C_drain_IO_L1_out_boundary_wrapper_6_x0 C_drain_IO_L1_out_wrapper_6_6_x0 C_drain_IO_L1_out_wrapper_6_5_x0 C_drain_IO_L1_out_wrapper_6_4_x0 C_drain_IO_L1_out_wrapper_6_3_x0 C_drain_IO_L1_out_wrapper_6_2_x0 C_drain_IO_L1_out_wrapper_6_1_x0 C_drain_IO_L1_out_wrapper_6_0_x0 C_drain_IO_L1_out_boundary_wrapper_7_x0 C_drain_IO_L1_out_wrapper_7_6_x0 C_drain_IO_L1_out_wrapper_7_5_x0 C_drain_IO_L1_out_wrapper_7_4_x0 C_drain_IO_L1_out_wrapper_7_3_x0 C_drain_IO_L1_out_wrapper_7_2_x0 C_drain_IO_L1_out_wrapper_7_1_x0 C_drain_IO_L1_out_wrapper_7_0_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_6_x0 C_drain_IO_L2_out_5_x0 C_drain_IO_L2_out_4_x0 C_drain_IO_L2_out_3_x0 C_drain_IO_L2_out_2_x0 C_drain_IO_L2_out_1_x0 C_drain_IO_L2_out_0_x0 C_drain_IO_L3_out_x0 C_drain_IO_L3_out_serialize_x0 kernel0_x0 top
INFO-FLOW: Preprocessing Module: nondf_kernel_cov_x0 ...
Execute         set_default_model nondf_kernel_cov_x0 
Execute         cdfg_preprocess -model nondf_kernel_cov_x0 
Execute         rtl_gen_preprocess nondf_kernel_cov_x0 
INFO-FLOW: Preprocessing Module: nondf_kernel_cov_x1 ...
Execute         set_default_model nondf_kernel_cov_x1 
Execute         cdfg_preprocess -model nondf_kernel_cov_x1 
Execute         rtl_gen_preprocess nondf_kernel_cov_x1 
INFO-FLOW: Preprocessing Module: kernel0_x0.entry5 ...
Execute         set_default_model kernel0_x0.entry5 
Execute         cdfg_preprocess -model kernel0_x0.entry5 
Execute         rtl_gen_preprocess kernel0_x0.entry5 
INFO-FLOW: Preprocessing Module: kernel0_x0.entry12 ...
Execute         set_default_model kernel0_x0.entry12 
Execute         cdfg_preprocess -model kernel0_x0.entry12 
Execute         rtl_gen_preprocess kernel0_x0.entry12 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize_x0 ...
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x0 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         cdfg_preprocess -model A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_3_x0 ...
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_4_x0 ...
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_5_x0 ...
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_6_x0 ...
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize_x0 ...
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x0 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         cdfg_preprocess -model B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_0_x0 ...
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_1_x0 ...
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_2_x0 ...
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_3_x0 ...
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_4_x0 ...
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_5_x0 ...
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_6_x0 ...
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_2_x0 ...
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_3_x0 ...
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_4_x0 ...
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_5_x0 ...
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_6_x0 ...
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_7_x0 ...
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_2_x0 ...
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_3_x0 ...
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_4_x0 ...
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_5_x0 ...
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_6_x0 ...
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_7_x0 ...
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_2_x0 ...
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_3_x0 ...
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_4_x0 ...
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_5_x0 ...
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_6_x0 ...
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_7_x0 ...
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_2_x0 ...
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_3_x0 ...
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_4_x0 ...
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_5_x0 ...
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_6_x0 ...
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_7_x0 ...
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_0_x0 ...
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_1_x0 ...
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_2_x0 ...
Execute         set_default_model PE_wrapper_4_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_3_x0 ...
Execute         set_default_model PE_wrapper_4_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_4_x0 ...
Execute         set_default_model PE_wrapper_4_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_5_x0 ...
Execute         set_default_model PE_wrapper_4_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_6_x0 ...
Execute         set_default_model PE_wrapper_4_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_4_7_x0 ...
Execute         set_default_model PE_wrapper_4_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_4_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_0_x0 ...
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_1_x0 ...
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_2_x0 ...
Execute         set_default_model PE_wrapper_5_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_3_x0 ...
Execute         set_default_model PE_wrapper_5_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_4_x0 ...
Execute         set_default_model PE_wrapper_5_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_5_x0 ...
Execute         set_default_model PE_wrapper_5_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_6_x0 ...
Execute         set_default_model PE_wrapper_5_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_5_7_x0 ...
Execute         set_default_model PE_wrapper_5_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_5_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_0_x0 ...
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_1_x0 ...
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_2_x0 ...
Execute         set_default_model PE_wrapper_6_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_3_x0 ...
Execute         set_default_model PE_wrapper_6_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_4_x0 ...
Execute         set_default_model PE_wrapper_6_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_5_x0 ...
Execute         set_default_model PE_wrapper_6_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_6_x0 ...
Execute         set_default_model PE_wrapper_6_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_6_7_x0 ...
Execute         set_default_model PE_wrapper_6_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_6_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_0_x0 ...
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_1_x0 ...
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_2_x0 ...
Execute         set_default_model PE_wrapper_7_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_3_x0 ...
Execute         set_default_model PE_wrapper_7_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_4_x0 ...
Execute         set_default_model PE_wrapper_7_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_5_x0 ...
Execute         set_default_model PE_wrapper_7_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_6_x0 ...
Execute         set_default_model PE_wrapper_7_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_7_7_x0 ...
Execute         set_default_model PE_wrapper_7_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_7_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_7_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_0_x0 ...
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_1_x0 ...
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_2_x0 ...
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_3_x0 ...
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_4_x0 ...
Execute         set_default_model A_PE_dummy_in_4_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_4_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_5_x0 ...
Execute         set_default_model A_PE_dummy_in_5_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_5_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_6_x0 ...
Execute         set_default_model A_PE_dummy_in_6_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_6_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_7_x0 ...
Execute         set_default_model A_PE_dummy_in_7_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_7_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_0_x0 ...
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_1_x0 ...
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_2_x0 ...
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_3_x0 ...
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_4_x0 ...
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_5_x0 ...
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_6_x0 ...
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_7_x0 ...
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_0_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_0_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_0_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_0_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_0_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_0_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_0_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_1_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_1_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_1_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_1_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_1_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_1_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_1_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_2_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_2_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_2_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_2_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_2_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_2_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_2_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_3_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_3_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_3_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_3_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_3_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_3_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_3_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_4_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_4_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_4_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_4_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_4_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_4_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_4_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_5_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_5_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_5_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_5_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_5_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_5_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_5_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_6_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_6_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_6_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_6_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_6_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_6_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_6_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_7_x0 ...
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_7_6_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_7_5_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_7_4_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_7_3_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_7_2_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_7_1_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper_7_0_x0 ...
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_6_x0 ...
Execute         set_default_model C_drain_IO_L2_out_6_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_6_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_5_x0 ...
Execute         set_default_model C_drain_IO_L2_out_5_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_5_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_4_x0 ...
Execute         set_default_model C_drain_IO_L2_out_4_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_4_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_3_x0 ...
Execute         set_default_model C_drain_IO_L2_out_3_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_3_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_2_x0 ...
Execute         set_default_model C_drain_IO_L2_out_2_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_2_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_1_x0 ...
Execute         set_default_model C_drain_IO_L2_out_1_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_1_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_0_x0 ...
Execute         set_default_model C_drain_IO_L2_out_0_x0 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_0_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_x0 ...
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x0 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_serialize_x0 ...
Execute         set_default_model C_drain_IO_L3_out_serialize_x0 
Execute         cdfg_preprocess -model C_drain_IO_L3_out_serialize_x0 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize_x0 
INFO-FLOW: Preprocessing Module: kernel0_x0 ...
Execute         set_default_model kernel0_x0 
Execute         cdfg_preprocess -model kernel0_x0 
Execute         rtl_gen_preprocess kernel0_x0 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x0.entry5 kernel0_x0.entry12 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_4_2_x0 PE_wrapper_4_3_x0 PE_wrapper_4_4_x0 PE_wrapper_4_5_x0 PE_wrapper_4_6_x0 PE_wrapper_4_7_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_5_2_x0 PE_wrapper_5_3_x0 PE_wrapper_5_4_x0 PE_wrapper_5_5_x0 PE_wrapper_5_6_x0 PE_wrapper_5_7_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_6_2_x0 PE_wrapper_6_3_x0 PE_wrapper_6_4_x0 PE_wrapper_6_5_x0 PE_wrapper_6_6_x0 PE_wrapper_6_7_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_7_2_x0 PE_wrapper_7_3_x0 PE_wrapper_7_4_x0 PE_wrapper_7_5_x0 PE_wrapper_7_6_x0 PE_wrapper_7_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 A_PE_dummy_in_4_x0 A_PE_dummy_in_5_x0 A_PE_dummy_in_6_x0 A_PE_dummy_in_7_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_drain_IO_L1_out_boundary_wrapper_0_x0 C_drain_IO_L1_out_wrapper_0_6_x0 C_drain_IO_L1_out_wrapper_0_5_x0 C_drain_IO_L1_out_wrapper_0_4_x0 C_drain_IO_L1_out_wrapper_0_3_x0 C_drain_IO_L1_out_wrapper_0_2_x0 C_drain_IO_L1_out_wrapper_0_1_x0 C_drain_IO_L1_out_wrapper_0_0_x0 C_drain_IO_L1_out_boundary_wrapper_1_x0 C_drain_IO_L1_out_wrapper_1_6_x0 C_drain_IO_L1_out_wrapper_1_5_x0 C_drain_IO_L1_out_wrapper_1_4_x0 C_drain_IO_L1_out_wrapper_1_3_x0 C_drain_IO_L1_out_wrapper_1_2_x0 C_drain_IO_L1_out_wrapper_1_1_x0 C_drain_IO_L1_out_wrapper_1_0_x0 C_drain_IO_L1_out_boundary_wrapper_2_x0 C_drain_IO_L1_out_wrapper_2_6_x0 C_drain_IO_L1_out_wrapper_2_5_x0 C_drain_IO_L1_out_wrapper_2_4_x0 C_drain_IO_L1_out_wrapper_2_3_x0 C_drain_IO_L1_out_wrapper_2_2_x0 C_drain_IO_L1_out_wrapper_2_1_x0 C_drain_IO_L1_out_wrapper_2_0_x0 C_drain_IO_L1_out_boundary_wrapper_3_x0 C_drain_IO_L1_out_wrapper_3_6_x0 C_drain_IO_L1_out_wrapper_3_5_x0 C_drain_IO_L1_out_wrapper_3_4_x0 C_drain_IO_L1_out_wrapper_3_3_x0 C_drain_IO_L1_out_wrapper_3_2_x0 C_drain_IO_L1_out_wrapper_3_1_x0 C_drain_IO_L1_out_wrapper_3_0_x0 C_drain_IO_L1_out_boundary_wrapper_4_x0 C_drain_IO_L1_out_wrapper_4_6_x0 C_drain_IO_L1_out_wrapper_4_5_x0 C_drain_IO_L1_out_wrapper_4_4_x0 C_drain_IO_L1_out_wrapper_4_3_x0 C_drain_IO_L1_out_wrapper_4_2_x0 C_drain_IO_L1_out_wrapper_4_1_x0 C_drain_IO_L1_out_wrapper_4_0_x0 C_drain_IO_L1_out_boundary_wrapper_5_x0 C_drain_IO_L1_out_wrapper_5_6_x0 C_drain_IO_L1_out_wrapper_5_5_x0 C_drain_IO_L1_out_wrapper_5_4_x0 C_drain_IO_L1_out_wrapper_5_3_x0 C_drain_IO_L1_out_wrapper_5_2_x0 C_drain_IO_L1_out_wrapper_5_1_x0 C_drain_IO_L1_out_wrapper_5_0_x0 C_drain_IO_L1_out_boundary_wrapper_6_x0 C_drain_IO_L1_out_wrapper_6_6_x0 C_drain_IO_L1_out_wrapper_6_5_x0 C_drain_IO_L1_out_wrapper_6_4_x0 C_drain_IO_L1_out_wrapper_6_3_x0 C_drain_IO_L1_out_wrapper_6_2_x0 C_drain_IO_L1_out_wrapper_6_1_x0 C_drain_IO_L1_out_wrapper_6_0_x0 C_drain_IO_L1_out_boundary_wrapper_7_x0 C_drain_IO_L1_out_wrapper_7_6_x0 C_drain_IO_L1_out_wrapper_7_5_x0 C_drain_IO_L1_out_wrapper_7_4_x0 C_drain_IO_L1_out_wrapper_7_3_x0 C_drain_IO_L1_out_wrapper_7_2_x0 C_drain_IO_L1_out_wrapper_7_1_x0 C_drain_IO_L1_out_wrapper_7_0_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_6_x0 C_drain_IO_L2_out_5_x0 C_drain_IO_L2_out_4_x0 C_drain_IO_L2_out_3_x0 C_drain_IO_L2_out_2_x0 C_drain_IO_L2_out_1_x0 C_drain_IO_L2_out_0_x0 C_drain_IO_L3_out_x0 C_drain_IO_L3_out_serialize_x0 kernel0_x0 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_cov_x0 
Execute         schedule -model nondf_kernel_cov_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.242 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_cov_x0.
Execute         set_default_model nondf_kernel_cov_x0 
Execute         bind -model nondf_kernel_cov_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.242 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_cov_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_cov_x1 
Execute         schedule -model nondf_kernel_cov_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.243 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_cov_x1.
Execute         set_default_model nondf_kernel_cov_x1 
Execute         bind -model nondf_kernel_cov_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_cov_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0.entry5 
Execute         schedule -model kernel0_x0.entry5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.entry5.
Execute         set_default_model kernel0_x0.entry5 
Execute         bind -model kernel0_x0.entry5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.entry5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0.entry12 
Execute         schedule -model kernel0_x0.entry12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.entry12.
Execute         set_default_model kernel0_x0.entry12 
Execute         bind -model kernel0_x0.entry12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.entry12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         schedule -model A_IO_L3_in_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize_x0.
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         bind -model A_IO_L3_in_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x0 
Execute         schedule -model A_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x0.
Execute         set_default_model A_IO_L3_in_x0 
Execute         bind -model A_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.245 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         schedule -model A_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.245 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x0.
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         bind -model A_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.246 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         schedule -model A_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.246 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x0.
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         bind -model A_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.247 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         schedule -model A_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.247 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x0.
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         bind -model A_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.248 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         schedule -model A_IO_L2_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.248 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_3_x0.
Execute         set_default_model A_IO_L2_in_3_x0 
Execute         bind -model A_IO_L2_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.249 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         schedule -model A_IO_L2_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.249 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_4_x0.
Execute         set_default_model A_IO_L2_in_4_x0 
Execute         bind -model A_IO_L2_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         schedule -model A_IO_L2_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_5_x0.
Execute         set_default_model A_IO_L2_in_5_x0 
Execute         bind -model A_IO_L2_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         schedule -model A_IO_L2_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.252 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_6_x0.
Execute         set_default_model A_IO_L2_in_6_x0 
Execute         bind -model A_IO_L2_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.252 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         schedule -model A_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.252 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x0.
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         bind -model A_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.253 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         schedule -model B_IO_L3_in_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.253 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize_x0.
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         bind -model B_IO_L3_in_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.253 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x0 
Execute         schedule -model B_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x0.
Execute         set_default_model B_IO_L3_in_x0 
Execute         bind -model B_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.253 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         schedule -model B_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_0_x0.
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         bind -model B_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         schedule -model B_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.255 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_1_x0.
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         bind -model B_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.256 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         schedule -model B_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.256 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_2_x0.
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         bind -model B_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.257 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         schedule -model B_IO_L2_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.257 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_3_x0.
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         bind -model B_IO_L2_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.258 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         schedule -model B_IO_L2_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.258 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_4_x0.
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         bind -model B_IO_L2_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.259 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         schedule -model B_IO_L2_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.259 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_5_x0.
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         bind -model B_IO_L2_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         schedule -model B_IO_L2_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_6_x0.
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         bind -model B_IO_L2_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.261 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         schedule -model B_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.261 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x0.
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         bind -model B_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.262 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         schedule -model PE_wrapper_0_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.263 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x0.
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         bind -model PE_wrapper_0_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.264 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         schedule -model PE_wrapper_0_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.264 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x0.
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         bind -model PE_wrapper_0_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.265 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         schedule -model PE_wrapper_0_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.266 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_2_x0.
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         bind -model PE_wrapper_0_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.267 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         schedule -model PE_wrapper_0_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.268 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_3_x0.
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         bind -model PE_wrapper_0_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.269 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         schedule -model PE_wrapper_0_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.270 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_4_x0.
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         bind -model PE_wrapper_0_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.271 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         schedule -model PE_wrapper_0_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.272 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_5_x0.
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         bind -model PE_wrapper_0_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.273 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         schedule -model PE_wrapper_0_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.273 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_6_x0.
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         bind -model PE_wrapper_0_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.274 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         schedule -model PE_wrapper_0_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.275 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_7_x0.
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         bind -model PE_wrapper_0_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.276 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         schedule -model PE_wrapper_1_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.277 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x0.
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         bind -model PE_wrapper_1_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.278 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         schedule -model PE_wrapper_1_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.279 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x0.
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         bind -model PE_wrapper_1_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.280 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         schedule -model PE_wrapper_1_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.281 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_2_x0.
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         bind -model PE_wrapper_1_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.282 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         schedule -model PE_wrapper_1_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.282 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_3_x0.
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         bind -model PE_wrapper_1_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.283 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         schedule -model PE_wrapper_1_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.284 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_4_x0.
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         bind -model PE_wrapper_1_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.285 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         schedule -model PE_wrapper_1_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.286 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_5_x0.
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         bind -model PE_wrapper_1_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.287 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         schedule -model PE_wrapper_1_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_6_x0.
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         bind -model PE_wrapper_1_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.289 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         schedule -model PE_wrapper_1_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.289 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_7_x0.
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         bind -model PE_wrapper_1_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.291 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         schedule -model PE_wrapper_2_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.291 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x0.
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         bind -model PE_wrapper_2_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.292 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         schedule -model PE_wrapper_2_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.293 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x0.
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         bind -model PE_wrapper_2_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.294 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         schedule -model PE_wrapper_2_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_2_x0.
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         bind -model PE_wrapper_2_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.296 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         schedule -model PE_wrapper_2_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.297 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_3_x0.
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         bind -model PE_wrapper_2_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         schedule -model PE_wrapper_2_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_4_x0.
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         bind -model PE_wrapper_2_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.300 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         schedule -model PE_wrapper_2_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.300 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_5_x0.
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         bind -model PE_wrapper_2_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         schedule -model PE_wrapper_2_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_6_x0.
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         bind -model PE_wrapper_2_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         schedule -model PE_wrapper_2_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_7_x0.
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         bind -model PE_wrapper_2_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.305 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         schedule -model PE_wrapper_3_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.306 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x0.
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         bind -model PE_wrapper_3_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.307 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         schedule -model PE_wrapper_3_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.307 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x0.
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         bind -model PE_wrapper_3_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.309 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         schedule -model PE_wrapper_3_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.309 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_2_x0.
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         bind -model PE_wrapper_3_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.310 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         schedule -model PE_wrapper_3_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.311 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_3_x0.
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         bind -model PE_wrapper_3_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.312 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         schedule -model PE_wrapper_3_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_4_x0.
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         bind -model PE_wrapper_3_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.314 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         schedule -model PE_wrapper_3_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.315 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_5_x0.
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         bind -model PE_wrapper_3_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.316 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         schedule -model PE_wrapper_3_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.316 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_6_x0.
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         bind -model PE_wrapper_3_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.317 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         schedule -model PE_wrapper_3_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.318 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_7_x0.
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         bind -model PE_wrapper_3_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.319 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         schedule -model PE_wrapper_4_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.320 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_0_x0.
Execute         set_default_model PE_wrapper_4_0_x0 
Execute         bind -model PE_wrapper_4_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.321 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         schedule -model PE_wrapper_4_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.322 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_1_x0.
Execute         set_default_model PE_wrapper_4_1_x0 
Execute         bind -model PE_wrapper_4_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.323 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_2_x0 
Execute         schedule -model PE_wrapper_4_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.324 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_2_x0.
Execute         set_default_model PE_wrapper_4_2_x0 
Execute         bind -model PE_wrapper_4_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.325 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_3_x0 
Execute         schedule -model PE_wrapper_4_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.325 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_3_x0.
Execute         set_default_model PE_wrapper_4_3_x0 
Execute         bind -model PE_wrapper_4_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.326 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_4_x0 
Execute         schedule -model PE_wrapper_4_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.327 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_4_x0.
Execute         set_default_model PE_wrapper_4_4_x0 
Execute         bind -model PE_wrapper_4_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_5_x0 
Execute         schedule -model PE_wrapper_4_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.329 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_5_x0.
Execute         set_default_model PE_wrapper_4_5_x0 
Execute         bind -model PE_wrapper_4_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.330 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_6_x0 
Execute         schedule -model PE_wrapper_4_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.331 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_6_x0.
Execute         set_default_model PE_wrapper_4_6_x0 
Execute         bind -model PE_wrapper_4_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.332 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_4_7_x0 
Execute         schedule -model PE_wrapper_4_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.333 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_4_7_x0.
Execute         set_default_model PE_wrapper_4_7_x0 
Execute         bind -model PE_wrapper_4_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.334 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_4_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         schedule -model PE_wrapper_5_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.334 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_0_x0.
Execute         set_default_model PE_wrapper_5_0_x0 
Execute         bind -model PE_wrapper_5_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.335 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         schedule -model PE_wrapper_5_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.336 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_1_x0.
Execute         set_default_model PE_wrapper_5_1_x0 
Execute         bind -model PE_wrapper_5_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.337 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_2_x0 
Execute         schedule -model PE_wrapper_5_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.338 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_2_x0.
Execute         set_default_model PE_wrapper_5_2_x0 
Execute         bind -model PE_wrapper_5_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.339 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_3_x0 
Execute         schedule -model PE_wrapper_5_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.340 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_3_x0.
Execute         set_default_model PE_wrapper_5_3_x0 
Execute         bind -model PE_wrapper_5_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.341 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_4_x0 
Execute         schedule -model PE_wrapper_5_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.342 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_4_x0.
Execute         set_default_model PE_wrapper_5_4_x0 
Execute         bind -model PE_wrapper_5_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.343 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_5_x0 
Execute         schedule -model PE_wrapper_5_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.343 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_5_x0.
Execute         set_default_model PE_wrapper_5_5_x0 
Execute         bind -model PE_wrapper_5_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.344 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_6_x0 
Execute         schedule -model PE_wrapper_5_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.345 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_6_x0.
Execute         set_default_model PE_wrapper_5_6_x0 
Execute         bind -model PE_wrapper_5_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.346 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_5_7_x0 
Execute         schedule -model PE_wrapper_5_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.347 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_5_7_x0.
Execute         set_default_model PE_wrapper_5_7_x0 
Execute         bind -model PE_wrapper_5_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.348 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_5_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         schedule -model PE_wrapper_6_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.349 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_0_x0.
Execute         set_default_model PE_wrapper_6_0_x0 
Execute         bind -model PE_wrapper_6_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.350 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         schedule -model PE_wrapper_6_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.350 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_1_x0.
Execute         set_default_model PE_wrapper_6_1_x0 
Execute         bind -model PE_wrapper_6_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.352 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_2_x0 
Execute         schedule -model PE_wrapper_6_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.352 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_2_x0.
Execute         set_default_model PE_wrapper_6_2_x0 
Execute         bind -model PE_wrapper_6_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.353 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_3_x0 
Execute         schedule -model PE_wrapper_6_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.354 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_3_x0.
Execute         set_default_model PE_wrapper_6_3_x0 
Execute         bind -model PE_wrapper_6_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.355 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_4_x0 
Execute         schedule -model PE_wrapper_6_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.356 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_4_x0.
Execute         set_default_model PE_wrapper_6_4_x0 
Execute         bind -model PE_wrapper_6_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.357 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_5_x0 
Execute         schedule -model PE_wrapper_6_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.358 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_5_x0.
Execute         set_default_model PE_wrapper_6_5_x0 
Execute         bind -model PE_wrapper_6_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.359 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_6_x0 
Execute         schedule -model PE_wrapper_6_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.359 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_6_x0.
Execute         set_default_model PE_wrapper_6_6_x0 
Execute         bind -model PE_wrapper_6_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.361 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_6_7_x0 
Execute         schedule -model PE_wrapper_6_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.361 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_6_7_x0.
Execute         set_default_model PE_wrapper_6_7_x0 
Execute         bind -model PE_wrapper_6_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.362 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_6_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         schedule -model PE_wrapper_7_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.363 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_0_x0.
Execute         set_default_model PE_wrapper_7_0_x0 
Execute         bind -model PE_wrapper_7_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         schedule -model PE_wrapper_7_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.365 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_1_x0.
Execute         set_default_model PE_wrapper_7_1_x0 
Execute         bind -model PE_wrapper_7_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.366 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_2_x0 
Execute         schedule -model PE_wrapper_7_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_2_x0.
Execute         set_default_model PE_wrapper_7_2_x0 
Execute         bind -model PE_wrapper_7_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_3_x0 
Execute         schedule -model PE_wrapper_7_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_3_x0.
Execute         set_default_model PE_wrapper_7_3_x0 
Execute         bind -model PE_wrapper_7_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.369 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_4_x0 
Execute         schedule -model PE_wrapper_7_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.370 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_4_x0.
Execute         set_default_model PE_wrapper_7_4_x0 
Execute         bind -model PE_wrapper_7_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.371 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_5_x0 
Execute         schedule -model PE_wrapper_7_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.372 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_5_x0.
Execute         set_default_model PE_wrapper_7_5_x0 
Execute         bind -model PE_wrapper_7_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.373 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_6_x0 
Execute         schedule -model PE_wrapper_7_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.374 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_6_x0.
Execute         set_default_model PE_wrapper_7_6_x0 
Execute         bind -model PE_wrapper_7_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.375 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_7_7_x0 
Execute         schedule -model PE_wrapper_7_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.376 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_7_7_x0.
Execute         set_default_model PE_wrapper_7_7_x0 
Execute         bind -model PE_wrapper_7_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.377 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_7_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         schedule -model A_PE_dummy_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.377 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_0_x0.
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         bind -model A_PE_dummy_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.377 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         schedule -model A_PE_dummy_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.377 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_1_x0.
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         bind -model A_PE_dummy_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.377 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         schedule -model A_PE_dummy_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.377 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_2_x0.
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         bind -model A_PE_dummy_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.378 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         schedule -model A_PE_dummy_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.378 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_3_x0.
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         bind -model A_PE_dummy_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.378 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_4_x0 
Execute         schedule -model A_PE_dummy_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.378 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_4_x0.
Execute         set_default_model A_PE_dummy_in_4_x0 
Execute         bind -model A_PE_dummy_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.378 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_5_x0 
Execute         schedule -model A_PE_dummy_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.378 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_5_x0.
Execute         set_default_model A_PE_dummy_in_5_x0 
Execute         bind -model A_PE_dummy_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.379 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_6_x0 
Execute         schedule -model A_PE_dummy_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.379 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_6_x0.
Execute         set_default_model A_PE_dummy_in_6_x0 
Execute         bind -model A_PE_dummy_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.379 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_7_x0 
Execute         schedule -model A_PE_dummy_in_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.379 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_7_x0.
Execute         set_default_model A_PE_dummy_in_7_x0 
Execute         bind -model A_PE_dummy_in_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.379 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         schedule -model B_PE_dummy_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.379 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_0_x0.
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         bind -model B_PE_dummy_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.380 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         schedule -model B_PE_dummy_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_1_x0.
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         bind -model B_PE_dummy_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         schedule -model B_PE_dummy_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_2_x0.
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         bind -model B_PE_dummy_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         schedule -model B_PE_dummy_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.380 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_3_x0.
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         bind -model B_PE_dummy_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.381 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         schedule -model B_PE_dummy_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.381 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_4_x0.
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         bind -model B_PE_dummy_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.381 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         schedule -model B_PE_dummy_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.381 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_5_x0.
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         bind -model B_PE_dummy_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.381 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         schedule -model B_PE_dummy_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.381 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_6_x0.
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         bind -model B_PE_dummy_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.382 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         schedule -model B_PE_dummy_in_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.382 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_7_x0.
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         bind -model B_PE_dummy_in_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.382 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.382 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_0_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.383 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_0_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.383 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_0_6_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_0_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.383 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_0_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_0_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.384 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_0_5_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_0_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.384 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_0_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_0_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.384 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_0_4_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_0_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.385 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_0_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_0_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.385 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_0_3_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_0_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.386 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_0_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.386 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_0_2_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.386 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_0_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.387 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_0_1_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.387 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_0_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.388 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_0_0_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.388 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_0_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.388 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_1_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.389 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_1_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.389 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_1_6_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_1_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.390 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_1_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_1_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.390 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_1_5_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_1_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.390 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_1_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_1_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.391 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_1_4_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_1_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.391 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_1_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_1_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.391 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_1_3_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_1_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.392 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_1_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.392 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_1_2_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.393 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_1_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.393 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_1_1_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.394 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_1_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.394 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_1_0_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.394 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_1_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.395 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_2_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.395 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_2_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.395 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_2_6_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_2_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.396 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_2_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_2_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.396 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_2_5_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_2_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.397 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_2_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_2_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.397 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_2_4_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_2_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.397 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_2_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_2_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.398 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_2_3_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_2_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.398 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_2_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.399 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_2_2_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.399 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_2_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.399 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_2_1_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.400 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_2_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.400 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_2_0_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.401 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_2_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.401 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_3_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.401 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_3_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_3_6_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_3_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_3_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_3_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_3_5_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_3_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.403 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_3_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_3_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.403 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_3_4_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_3_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.404 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_3_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_3_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.404 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_3_3_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_3_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.404 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_3_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.405 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_3_2_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.405 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_3_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.405 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_3_1_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.406 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_3_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.406 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_3_0_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.407 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_3_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.407 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_4_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.407 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_4_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.408 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_4_6_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_4_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.408 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_4_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_4_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.409 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_4_5_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_4_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.409 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_4_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_4_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.409 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_4_4_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_4_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.410 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_4_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_4_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.410 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_4_3_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_4_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.411 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_4_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.411 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_4_2_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.411 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_4_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.412 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_4_1_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.412 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_4_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.412 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_4_0_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.413 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_4_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.413 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_5_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_5_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_5_6_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_5_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_5_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_5_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.415 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_5_5_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_5_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.415 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_5_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_5_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.416 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_5_4_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_5_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.416 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_5_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_5_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.416 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_5_3_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_5_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.417 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_5_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.417 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_5_2_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.418 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_5_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.418 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_5_1_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.418 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_5_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.419 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_5_0_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.419 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_5_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.419 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_6_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.420 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_6_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.420 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_6_6_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_6_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.421 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_6_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_6_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.421 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_6_5_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_6_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.421 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_6_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_6_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.422 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_6_4_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_6_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.422 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_6_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_6_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.423 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_6_3_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_6_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.423 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_6_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.423 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_6_2_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.424 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_6_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.424 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_6_1_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.425 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_6_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.425 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_6_0_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.425 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_6_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         schedule -model C_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.426 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_7_x0.
Execute         set_default_model C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         bind -model C_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.426 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_7_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.426 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_7_6_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_7_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.427 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_7_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_7_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.427 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_7_5_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_7_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.428 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_7_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_7_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.428 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_7_4_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_7_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.428 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_7_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_7_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_7_3_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_7_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_7_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.430 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_7_2_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.430 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_7_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.430 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_7_1_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.431 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_7_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         schedule -model C_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.431 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper_7_0_x0.
Execute         set_default_model C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         bind -model C_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.432 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper_7_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         schedule -model C_drain_IO_L2_out_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.432 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary_x0.
Execute         set_default_model C_drain_IO_L2_out_boundary_x0 
Execute         bind -model C_drain_IO_L2_out_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.432 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_6_x0 
Execute         schedule -model C_drain_IO_L2_out_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.432 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_6_x0.
Execute         set_default_model C_drain_IO_L2_out_6_x0 
Execute         bind -model C_drain_IO_L2_out_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.432 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_5_x0 
Execute         schedule -model C_drain_IO_L2_out_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.433 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_5_x0.
Execute         set_default_model C_drain_IO_L2_out_5_x0 
Execute         bind -model C_drain_IO_L2_out_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.433 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_4_x0 
Execute         schedule -model C_drain_IO_L2_out_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.433 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_4_x0.
Execute         set_default_model C_drain_IO_L2_out_4_x0 
Execute         bind -model C_drain_IO_L2_out_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.433 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_3_x0 
Execute         schedule -model C_drain_IO_L2_out_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.434 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_3_x0.
Execute         set_default_model C_drain_IO_L2_out_3_x0 
Execute         bind -model C_drain_IO_L2_out_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.434 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_2_x0 
Execute         schedule -model C_drain_IO_L2_out_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.434 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_2_x0.
Execute         set_default_model C_drain_IO_L2_out_2_x0 
Execute         bind -model C_drain_IO_L2_out_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.434 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_1_x0 
Execute         schedule -model C_drain_IO_L2_out_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.435 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_1_x0.
Execute         set_default_model C_drain_IO_L2_out_1_x0 
Execute         bind -model C_drain_IO_L2_out_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.435 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_0_x0 
Execute         schedule -model C_drain_IO_L2_out_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.435 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_0_x0.
Execute         set_default_model C_drain_IO_L2_out_0_x0 
Execute         bind -model C_drain_IO_L2_out_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.435 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         schedule -model C_drain_IO_L3_out_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.435 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_x0.
Execute         set_default_model C_drain_IO_L3_out_x0 
Execute         bind -model C_drain_IO_L3_out_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.436 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out_serialize_x0 
Execute         schedule -model C_drain_IO_L3_out_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.436 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_serialize_x0.
Execute         set_default_model C_drain_IO_L3_out_serialize_x0 
Execute         bind -model C_drain_IO_L3_out_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.436 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0 
Execute         schedule -model kernel0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0_x0 (from PE_wrapper_0_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1_x0 (from PE_wrapper_0_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_2_x0 (from PE_wrapper_0_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_3_x0 (from PE_wrapper_0_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_4_x0 (from PE_wrapper_0_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_5_x0 (from PE_wrapper_0_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_6_x0 (from PE_wrapper_0_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_7_x0 (from PE_wrapper_0_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_0_x0 (from PE_wrapper_1_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_1_x0 (from PE_wrapper_1_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_2_x0 (from PE_wrapper_1_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_3_x0 (from PE_wrapper_1_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_4_x0 (from PE_wrapper_1_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_5_x0 (from PE_wrapper_1_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_6_x0 (from PE_wrapper_1_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_7_x0 (from PE_wrapper_1_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_0_x0 (from PE_wrapper_2_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_1_x0 (from PE_wrapper_2_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_2_x0 (from PE_wrapper_2_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_3_x0 (from PE_wrapper_2_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_4_x0 (from PE_wrapper_2_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_5_x0 (from PE_wrapper_2_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_6_x0 (from PE_wrapper_2_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_7_x0 (from PE_wrapper_2_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_0_x0 (from PE_wrapper_3_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_1_x0 (from PE_wrapper_3_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_2_x0 (from PE_wrapper_3_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_3_x0 (from PE_wrapper_3_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_4_x0 (from PE_wrapper_3_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_5_x0 (from PE_wrapper_3_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_6_x0 (from PE_wrapper_3_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_7_x0 (from PE_wrapper_3_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_0_x0 (from PE_wrapper_4_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_1_x0 (from PE_wrapper_4_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_2_x0 (from PE_wrapper_4_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_3_x0 (from PE_wrapper_4_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_4_x0 (from PE_wrapper_4_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_5_x0 (from PE_wrapper_4_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_6_x0 (from PE_wrapper_4_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_7_x0 (from PE_wrapper_4_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_0_x0 (from PE_wrapper_5_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_1_x0 (from PE_wrapper_5_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_2_x0 (from PE_wrapper_5_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_3_x0 (from PE_wrapper_5_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_4_x0 (from PE_wrapper_5_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_5_x0 (from PE_wrapper_5_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_6_x0 (from PE_wrapper_5_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_7_x0 (from PE_wrapper_5_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_0_x0 (from PE_wrapper_6_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_1_x0 (from PE_wrapper_6_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_2_x0 (from PE_wrapper_6_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_3_x0 (from PE_wrapper_6_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_4_x0 (from PE_wrapper_6_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_5_x0 (from PE_wrapper_6_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_6_x0 (from PE_wrapper_6_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_7_x0 (from PE_wrapper_6_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0_x0 (from C_drain_IO_L1_out_wrapper_0_0_x0_U0 to C_drain_IO_L2_out_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_1_0_x0 (from C_drain_IO_L1_out_wrapper_1_0_x0_U0 to C_drain_IO_L2_out_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_2_0_x0 (from C_drain_IO_L1_out_wrapper_2_0_x0_U0 to C_drain_IO_L2_out_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_3_0_x0 (from C_drain_IO_L1_out_wrapper_3_0_x0_U0 to C_drain_IO_L2_out_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_4_0_x0 (from C_drain_IO_L1_out_wrapper_4_0_x0_U0 to C_drain_IO_L2_out_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_5_0_x0 (from C_drain_IO_L1_out_wrapper_5_0_x0_U0 to C_drain_IO_L2_out_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_6_0_x0 (from C_drain_IO_L1_out_wrapper_6_0_x0_U0 to C_drain_IO_L2_out_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 1.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.439 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.
Execute         set_default_model kernel0_x0 
Execute         bind -model kernel0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 32.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 33.15 seconds; current allocated memory: 1.446 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.02 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.18 seconds; current allocated memory: 1.446 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.28 seconds. CPU system time: 0 seconds. Elapsed time: 7.29 seconds; current allocated memory: 1.446 GB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess nondf_kernel_cov_x0 
Execute         rtl_gen_preprocess nondf_kernel_cov_x1 
Execute         rtl_gen_preprocess kernel0_x0.entry5 
Execute         rtl_gen_preprocess kernel0_x0.entry12 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_4_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_5_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_6_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_7_7_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_6_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_5_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_4_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_3_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_2_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_1_x0 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_0_x0 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess C_drain_IO_L3_out_serialize_x0 
Execute         rtl_gen_preprocess kernel0_x0 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x0.entry5 kernel0_x0.entry12 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_4_2_x0 PE_wrapper_4_3_x0 PE_wrapper_4_4_x0 PE_wrapper_4_5_x0 PE_wrapper_4_6_x0 PE_wrapper_4_7_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_5_2_x0 PE_wrapper_5_3_x0 PE_wrapper_5_4_x0 PE_wrapper_5_5_x0 PE_wrapper_5_6_x0 PE_wrapper_5_7_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_6_2_x0 PE_wrapper_6_3_x0 PE_wrapper_6_4_x0 PE_wrapper_6_5_x0 PE_wrapper_6_6_x0 PE_wrapper_6_7_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_7_2_x0 PE_wrapper_7_3_x0 PE_wrapper_7_4_x0 PE_wrapper_7_5_x0 PE_wrapper_7_6_x0 PE_wrapper_7_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 A_PE_dummy_in_4_x0 A_PE_dummy_in_5_x0 A_PE_dummy_in_6_x0 A_PE_dummy_in_7_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_drain_IO_L1_out_boundary_wrapper_0_x0 C_drain_IO_L1_out_wrapper_0_6_x0 C_drain_IO_L1_out_wrapper_0_5_x0 C_drain_IO_L1_out_wrapper_0_4_x0 C_drain_IO_L1_out_wrapper_0_3_x0 C_drain_IO_L1_out_wrapper_0_2_x0 C_drain_IO_L1_out_wrapper_0_1_x0 C_drain_IO_L1_out_wrapper_0_0_x0 C_drain_IO_L1_out_boundary_wrapper_1_x0 C_drain_IO_L1_out_wrapper_1_6_x0 C_drain_IO_L1_out_wrapper_1_5_x0 C_drain_IO_L1_out_wrapper_1_4_x0 C_drain_IO_L1_out_wrapper_1_3_x0 C_drain_IO_L1_out_wrapper_1_2_x0 C_drain_IO_L1_out_wrapper_1_1_x0 C_drain_IO_L1_out_wrapper_1_0_x0 C_drain_IO_L1_out_boundary_wrapper_2_x0 C_drain_IO_L1_out_wrapper_2_6_x0 C_drain_IO_L1_out_wrapper_2_5_x0 C_drain_IO_L1_out_wrapper_2_4_x0 C_drain_IO_L1_out_wrapper_2_3_x0 C_drain_IO_L1_out_wrapper_2_2_x0 C_drain_IO_L1_out_wrapper_2_1_x0 C_drain_IO_L1_out_wrapper_2_0_x0 C_drain_IO_L1_out_boundary_wrapper_3_x0 C_drain_IO_L1_out_wrapper_3_6_x0 C_drain_IO_L1_out_wrapper_3_5_x0 C_drain_IO_L1_out_wrapper_3_4_x0 C_drain_IO_L1_out_wrapper_3_3_x0 C_drain_IO_L1_out_wrapper_3_2_x0 C_drain_IO_L1_out_wrapper_3_1_x0 C_drain_IO_L1_out_wrapper_3_0_x0 C_drain_IO_L1_out_boundary_wrapper_4_x0 C_drain_IO_L1_out_wrapper_4_6_x0 C_drain_IO_L1_out_wrapper_4_5_x0 C_drain_IO_L1_out_wrapper_4_4_x0 C_drain_IO_L1_out_wrapper_4_3_x0 C_drain_IO_L1_out_wrapper_4_2_x0 C_drain_IO_L1_out_wrapper_4_1_x0 C_drain_IO_L1_out_wrapper_4_0_x0 C_drain_IO_L1_out_boundary_wrapper_5_x0 C_drain_IO_L1_out_wrapper_5_6_x0 C_drain_IO_L1_out_wrapper_5_5_x0 C_drain_IO_L1_out_wrapper_5_4_x0 C_drain_IO_L1_out_wrapper_5_3_x0 C_drain_IO_L1_out_wrapper_5_2_x0 C_drain_IO_L1_out_wrapper_5_1_x0 C_drain_IO_L1_out_wrapper_5_0_x0 C_drain_IO_L1_out_boundary_wrapper_6_x0 C_drain_IO_L1_out_wrapper_6_6_x0 C_drain_IO_L1_out_wrapper_6_5_x0 C_drain_IO_L1_out_wrapper_6_4_x0 C_drain_IO_L1_out_wrapper_6_3_x0 C_drain_IO_L1_out_wrapper_6_2_x0 C_drain_IO_L1_out_wrapper_6_1_x0 C_drain_IO_L1_out_wrapper_6_0_x0 C_drain_IO_L1_out_boundary_wrapper_7_x0 C_drain_IO_L1_out_wrapper_7_6_x0 C_drain_IO_L1_out_wrapper_7_5_x0 C_drain_IO_L1_out_wrapper_7_4_x0 C_drain_IO_L1_out_wrapper_7_3_x0 C_drain_IO_L1_out_wrapper_7_2_x0 C_drain_IO_L1_out_wrapper_7_1_x0 C_drain_IO_L1_out_wrapper_7_0_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_6_x0 C_drain_IO_L2_out_5_x0 C_drain_IO_L2_out_4_x0 C_drain_IO_L2_out_3_x0 C_drain_IO_L2_out_2_x0 C_drain_IO_L2_out_1_x0 C_drain_IO_L2_out_0_x0 C_drain_IO_L3_out_x0 C_drain_IO_L3_out_serialize_x0 kernel0_x0 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_cov_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_130ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.34 seconds; current allocated memory: 1.448 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_cov_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_nondf_kernel_cov_x0 
Execute         gen_rtl nondf_kernel_cov_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_nondf_kernel_cov_x0 
Execute         syn_report -csynth -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/nondf_kernel_cov_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/nondf_kernel_cov_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_cov_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model nondf_kernel_cov_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.adb 
Execute         gen_tb_info nondf_kernel_cov_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_cov_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_130ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.452 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_cov_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_nondf_kernel_cov_x1 
Execute         gen_rtl nondf_kernel_cov_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_nondf_kernel_cov_x1 
Execute         syn_report -csynth -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/nondf_kernel_cov_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/nondf_kernel_cov_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_cov_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model nondf_kernel_cov_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.adb 
Execute         gen_tb_info nondf_kernel_cov_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0.entry5 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.455 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0.entry5 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_kernel0_x0_entry5 
Execute         gen_rtl kernel0_x0.entry5 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_kernel0_x0_entry5 
Execute         syn_report -csynth -model kernel0_x0.entry5 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/kernel0_x0_entry5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x0.entry5 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/kernel0_x0_entry5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x0.entry5 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x0.entry5 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.adb 
Execute         gen_tb_info kernel0_x0.entry5 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0.entry12 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.456 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0.entry12 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_kernel0_x0_entry12 
Execute         gen_rtl kernel0_x0.entry12 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_kernel0_x0_entry12 
Execute         syn_report -csynth -model kernel0_x0.entry12 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/kernel0_x0_entry12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x0.entry12 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/kernel0_x0_entry12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x0.entry12 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x0.entry12 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.adb 
Execute         gen_tb_info kernel0_x0.entry12 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.456 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L3_in_serialize_x0 
Execute         gen_rtl A_IO_L3_in_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L3_in_serialize_x0 
Execute         syn_report -csynth -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L3_in_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L3_in_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.adb 
Execute         gen_tb_info A_IO_L3_in_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.457 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L3_in_x0 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L3_in_x0 
Execute         syn_report -csynth -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.adb 
Execute         gen_tb_info A_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.458 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L2_in_0_x0 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L2_in_0_x0 
Execute         syn_report -csynth -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model A_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.adb 
Execute         gen_tb_info A_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.462 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L2_in_1_x0 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L2_in_1_x0 
Execute         syn_report -csynth -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model A_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.adb 
Execute         gen_tb_info A_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.465 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L2_in_2_x0 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L2_in_2_x0 
Execute         syn_report -csynth -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model A_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.adb 
Execute         gen_tb_info A_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.468 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L2_in_3_x0 
Execute         gen_rtl A_IO_L2_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L2_in_3_x0 
Execute         syn_report -csynth -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model A_IO_L2_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.adb 
Execute         gen_tb_info A_IO_L2_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.472 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L2_in_4_x0 
Execute         gen_rtl A_IO_L2_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L2_in_4_x0 
Execute         syn_report -csynth -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model A_IO_L2_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.adb 
Execute         gen_tb_info A_IO_L2_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.475 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L2_in_5_x0 
Execute         gen_rtl A_IO_L2_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L2_in_5_x0 
Execute         syn_report -csynth -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model A_IO_L2_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.adb 
Execute         gen_tb_info A_IO_L2_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.479 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L2_in_6_x0 
Execute         gen_rtl A_IO_L2_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L2_in_6_x0 
Execute         syn_report -csynth -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model A_IO_L2_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.adb 
Execute         gen_tb_info A_IO_L2_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.482 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x0 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.484 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L3_in_serialize_x0 
Execute         gen_rtl B_IO_L3_in_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L3_in_serialize_x0 
Execute         syn_report -csynth -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L3_in_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L3_in_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.adb 
Execute         gen_tb_info B_IO_L3_in_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.485 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L3_in_x0 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L3_in_x0 
Execute         syn_report -csynth -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.adb 
Execute         gen_tb_info B_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.486 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L2_in_0_x0 
Execute         gen_rtl B_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L2_in_0_x0 
Execute         syn_report -csynth -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.adb 
Execute         gen_tb_info B_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.490 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L2_in_1_x0 
Execute         gen_rtl B_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L2_in_1_x0 
Execute         syn_report -csynth -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.adb 
Execute         gen_tb_info B_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.493 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L2_in_2_x0 
Execute         gen_rtl B_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L2_in_2_x0 
Execute         syn_report -csynth -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model B_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.adb 
Execute         gen_tb_info B_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.496 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L2_in_3_x0 
Execute         gen_rtl B_IO_L2_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L2_in_3_x0 
Execute         syn_report -csynth -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.adb 
Execute         gen_tb_info B_IO_L2_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.500 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L2_in_4_x0 
Execute         gen_rtl B_IO_L2_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L2_in_4_x0 
Execute         syn_report -csynth -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.adb 
Execute         gen_tb_info B_IO_L2_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.503 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L2_in_5_x0 
Execute         gen_rtl B_IO_L2_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L2_in_5_x0 
Execute         syn_report -csynth -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.adb 
Execute         gen_tb_info B_IO_L2_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.507 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L2_in_6_x0 
Execute         gen_rtl B_IO_L2_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L2_in_6_x0 
Execute         syn_report -csynth -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model B_IO_L2_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.adb 
Execute         gen_tb_info B_IO_L2_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.510 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x0 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.513 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_0_0_x0 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_0_0_x0 
Execute         syn_report -csynth -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_0_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.adb 
Execute         gen_tb_info PE_wrapper_0_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.518 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_0_1_x0 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_0_1_x0 
Execute         syn_report -csynth -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_0_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.adb 
Execute         gen_tb_info PE_wrapper_0_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.523 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_0_2_x0 
Execute         gen_rtl PE_wrapper_0_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_0_2_x0 
Execute         syn_report -csynth -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_0_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.adb 
Execute         gen_tb_info PE_wrapper_0_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.528 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_0_3_x0 
Execute         gen_rtl PE_wrapper_0_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_0_3_x0 
Execute         syn_report -csynth -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_0_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.adb 
Execute         gen_tb_info PE_wrapper_0_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.534 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_0_4_x0 
Execute         gen_rtl PE_wrapper_0_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_0_4_x0 
Execute         syn_report -csynth -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_0_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.adb 
Execute         gen_tb_info PE_wrapper_0_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.539 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_0_5_x0 
Execute         gen_rtl PE_wrapper_0_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_0_5_x0 
Execute         syn_report -csynth -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_0_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.adb 
Execute         gen_tb_info PE_wrapper_0_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.544 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_0_6_x0 
Execute         gen_rtl PE_wrapper_0_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_0_6_x0 
Execute         syn_report -csynth -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_0_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.adb 
Execute         gen_tb_info PE_wrapper_0_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.549 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_0_7_x0 
Execute         gen_rtl PE_wrapper_0_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_0_7_x0 
Execute         syn_report -csynth -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_0_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_0_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.adb 
Execute         gen_tb_info PE_wrapper_0_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.554 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_1_0_x0 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_1_0_x0 
Execute         syn_report -csynth -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_1_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.adb 
Execute         gen_tb_info PE_wrapper_1_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.559 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_1_1_x0 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_1_1_x0 
Execute         syn_report -csynth -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_1_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.adb 
Execute         gen_tb_info PE_wrapper_1_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.564 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_1_2_x0 
Execute         gen_rtl PE_wrapper_1_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_1_2_x0 
Execute         syn_report -csynth -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_1_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.adb 
Execute         gen_tb_info PE_wrapper_1_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.569 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_1_3_x0 
Execute         gen_rtl PE_wrapper_1_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_1_3_x0 
Execute         syn_report -csynth -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_1_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.adb 
Execute         gen_tb_info PE_wrapper_1_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.574 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_1_4_x0 
Execute         gen_rtl PE_wrapper_1_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_1_4_x0 
Execute         syn_report -csynth -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_1_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.adb 
Execute         gen_tb_info PE_wrapper_1_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.579 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_1_5_x0 
Execute         gen_rtl PE_wrapper_1_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_1_5_x0 
Execute         syn_report -csynth -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_1_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.adb 
Execute         gen_tb_info PE_wrapper_1_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.584 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_1_6_x0 
Execute         gen_rtl PE_wrapper_1_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_1_6_x0 
Execute         syn_report -csynth -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_1_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.adb 
Execute         gen_tb_info PE_wrapper_1_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.590 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_1_7_x0 
Execute         gen_rtl PE_wrapper_1_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_1_7_x0 
Execute         syn_report -csynth -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_1_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_1_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.adb 
Execute         gen_tb_info PE_wrapper_1_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.595 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_2_0_x0 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_2_0_x0 
Execute         syn_report -csynth -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_2_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.adb 
Execute         gen_tb_info PE_wrapper_2_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.600 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_2_1_x0 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_2_1_x0 
Execute         syn_report -csynth -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_2_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.adb 
Execute         gen_tb_info PE_wrapper_2_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.605 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_2_2_x0 
Execute         gen_rtl PE_wrapper_2_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_2_2_x0 
Execute         syn_report -csynth -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_2_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.adb 
Execute         gen_tb_info PE_wrapper_2_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.610 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_2_3_x0 
Execute         gen_rtl PE_wrapper_2_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_2_3_x0 
Execute         syn_report -csynth -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_2_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.adb 
Execute         gen_tb_info PE_wrapper_2_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.615 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_2_4_x0 
Execute         gen_rtl PE_wrapper_2_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_2_4_x0 
Execute         syn_report -csynth -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_2_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.adb 
Execute         gen_tb_info PE_wrapper_2_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.620 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_2_5_x0 
Execute         gen_rtl PE_wrapper_2_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_2_5_x0 
Execute         syn_report -csynth -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_2_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.adb 
Execute         gen_tb_info PE_wrapper_2_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.625 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_2_6_x0 
Execute         gen_rtl PE_wrapper_2_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_2_6_x0 
Execute         syn_report -csynth -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model PE_wrapper_2_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.adb 
Execute         gen_tb_info PE_wrapper_2_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.630 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_2_7_x0 
Execute         gen_rtl PE_wrapper_2_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_2_7_x0 
Execute         syn_report -csynth -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_2_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_2_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.adb 
Execute         gen_tb_info PE_wrapper_2_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.635 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_3_0_x0 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_3_0_x0 
Execute         syn_report -csynth -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_3_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.adb 
Execute         gen_tb_info PE_wrapper_3_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.640 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_3_1_x0 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_3_1_x0 
Execute         syn_report -csynth -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_3_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.adb 
Execute         gen_tb_info PE_wrapper_3_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.645 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_3_2_x0 
Execute         gen_rtl PE_wrapper_3_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_3_2_x0 
Execute         syn_report -csynth -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_3_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.adb 
Execute         gen_tb_info PE_wrapper_3_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.651 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_3_3_x0 
Execute         gen_rtl PE_wrapper_3_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_3_3_x0 
Execute         syn_report -csynth -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_3_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.adb 
Execute         gen_tb_info PE_wrapper_3_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.656 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_3_4_x0 
Execute         gen_rtl PE_wrapper_3_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_3_4_x0 
Execute         syn_report -csynth -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_3_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.adb 
Execute         gen_tb_info PE_wrapper_3_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.661 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_3_5_x0 
Execute         gen_rtl PE_wrapper_3_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_3_5_x0 
Execute         syn_report -csynth -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_3_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.adb 
Execute         gen_tb_info PE_wrapper_3_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.666 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_3_6_x0 
Execute         gen_rtl PE_wrapper_3_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_3_6_x0 
Execute         syn_report -csynth -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_3_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.adb 
Execute         gen_tb_info PE_wrapper_3_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.671 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_3_7_x0 
Execute         gen_rtl PE_wrapper_3_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_3_7_x0 
Execute         syn_report -csynth -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_3_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_3_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.adb 
Execute         gen_tb_info PE_wrapper_3_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.676 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_4_0_x0 
Execute         gen_rtl PE_wrapper_4_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_4_0_x0 
Execute         syn_report -csynth -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_4_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.adb 
Execute         gen_tb_info PE_wrapper_4_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.681 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_4_1_x0 
Execute         gen_rtl PE_wrapper_4_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_4_1_x0 
Execute         syn_report -csynth -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_4_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.adb 
Execute         gen_tb_info PE_wrapper_4_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.687 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_4_2_x0 
Execute         gen_rtl PE_wrapper_4_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_4_2_x0 
Execute         syn_report -csynth -model PE_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_4_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.adb 
Execute         gen_tb_info PE_wrapper_4_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.692 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_4_3_x0 
Execute         gen_rtl PE_wrapper_4_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_4_3_x0 
Execute         syn_report -csynth -model PE_wrapper_4_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_4_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.adb 
Execute         gen_tb_info PE_wrapper_4_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.697 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_4_4_x0 
Execute         gen_rtl PE_wrapper_4_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_4_4_x0 
Execute         syn_report -csynth -model PE_wrapper_4_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_4_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.adb 
Execute         gen_tb_info PE_wrapper_4_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.702 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_4_5_x0 
Execute         gen_rtl PE_wrapper_4_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_4_5_x0 
Execute         syn_report -csynth -model PE_wrapper_4_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_4_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.adb 
Execute         gen_tb_info PE_wrapper_4_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.707 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_4_6_x0 
Execute         gen_rtl PE_wrapper_4_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_4_6_x0 
Execute         syn_report -csynth -model PE_wrapper_4_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_4_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.adb 
Execute         gen_tb_info PE_wrapper_4_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_4_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.712 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_4_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_4_7_x0 
Execute         gen_rtl PE_wrapper_4_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_4_7_x0 
Execute         syn_report -csynth -model PE_wrapper_4_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_4_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_4_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_4_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_4_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.adb 
Execute         gen_tb_info PE_wrapper_4_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.717 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_5_0_x0 
Execute         gen_rtl PE_wrapper_5_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_5_0_x0 
Execute         syn_report -csynth -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_5_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.adb 
Execute         gen_tb_info PE_wrapper_5_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.722 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_5_1_x0 
Execute         gen_rtl PE_wrapper_5_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_5_1_x0 
Execute         syn_report -csynth -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_5_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.adb 
Execute         gen_tb_info PE_wrapper_5_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.727 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_5_2_x0 
Execute         gen_rtl PE_wrapper_5_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_5_2_x0 
Execute         syn_report -csynth -model PE_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model PE_wrapper_5_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.adb 
Execute         gen_tb_info PE_wrapper_5_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.732 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_5_3_x0 
Execute         gen_rtl PE_wrapper_5_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_5_3_x0 
Execute         syn_report -csynth -model PE_wrapper_5_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_5_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.adb 
Execute         gen_tb_info PE_wrapper_5_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.737 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_5_4_x0 
Execute         gen_rtl PE_wrapper_5_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_5_4_x0 
Execute         syn_report -csynth -model PE_wrapper_5_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_5_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.adb 
Execute         gen_tb_info PE_wrapper_5_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.742 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_5_5_x0 
Execute         gen_rtl PE_wrapper_5_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_5_5_x0 
Execute         syn_report -csynth -model PE_wrapper_5_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_5_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.adb 
Execute         gen_tb_info PE_wrapper_5_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.748 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_5_6_x0 
Execute         gen_rtl PE_wrapper_5_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_5_6_x0 
Execute         syn_report -csynth -model PE_wrapper_5_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_5_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.adb 
Execute         gen_tb_info PE_wrapper_5_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_5_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.753 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_5_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_5_7_x0 
Execute         gen_rtl PE_wrapper_5_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_5_7_x0 
Execute         syn_report -csynth -model PE_wrapper_5_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_5_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_5_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_5_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_5_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.adb 
Execute         gen_tb_info PE_wrapper_5_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.758 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_6_0_x0 
Execute         gen_rtl PE_wrapper_6_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_6_0_x0 
Execute         syn_report -csynth -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_6_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.adb 
Execute         gen_tb_info PE_wrapper_6_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.763 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_6_1_x0 
Execute         gen_rtl PE_wrapper_6_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_6_1_x0 
Execute         syn_report -csynth -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_6_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.adb 
Execute         gen_tb_info PE_wrapper_6_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.768 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_6_2_x0 
Execute         gen_rtl PE_wrapper_6_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_6_2_x0 
Execute         syn_report -csynth -model PE_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_6_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.adb 
Execute         gen_tb_info PE_wrapper_6_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.773 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_6_3_x0 
Execute         gen_rtl PE_wrapper_6_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_6_3_x0 
Execute         syn_report -csynth -model PE_wrapper_6_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_6_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.adb 
Execute         gen_tb_info PE_wrapper_6_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.778 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_6_4_x0 
Execute         gen_rtl PE_wrapper_6_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_6_4_x0 
Execute         syn_report -csynth -model PE_wrapper_6_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_6_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.adb 
Execute         gen_tb_info PE_wrapper_6_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.783 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_6_5_x0 
Execute         gen_rtl PE_wrapper_6_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_6_5_x0 
Execute         syn_report -csynth -model PE_wrapper_6_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_6_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.adb 
Execute         gen_tb_info PE_wrapper_6_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.788 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_6_6_x0 
Execute         gen_rtl PE_wrapper_6_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_6_6_x0 
Execute         syn_report -csynth -model PE_wrapper_6_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_6_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.adb 
Execute         gen_tb_info PE_wrapper_6_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_6_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.793 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_6_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_6_7_x0 
Execute         gen_rtl PE_wrapper_6_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_6_7_x0 
Execute         syn_report -csynth -model PE_wrapper_6_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_6_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_6_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_6_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_6_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.adb 
Execute         gen_tb_info PE_wrapper_6_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.798 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_7_0_x0 
Execute         gen_rtl PE_wrapper_7_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_7_0_x0 
Execute         syn_report -csynth -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_7_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.adb 
Execute         gen_tb_info PE_wrapper_7_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.803 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_7_1_x0 
Execute         gen_rtl PE_wrapper_7_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_7_1_x0 
Execute         syn_report -csynth -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE_wrapper_7_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.adb 
Execute         gen_tb_info PE_wrapper_7_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.809 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_7_2_x0 
Execute         gen_rtl PE_wrapper_7_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_7_2_x0 
Execute         syn_report -csynth -model PE_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_7_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.adb 
Execute         gen_tb_info PE_wrapper_7_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.814 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_7_3_x0 
Execute         gen_rtl PE_wrapper_7_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_7_3_x0 
Execute         syn_report -csynth -model PE_wrapper_7_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_7_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.adb 
Execute         gen_tb_info PE_wrapper_7_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.819 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_7_4_x0 
Execute         gen_rtl PE_wrapper_7_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_7_4_x0 
Execute         syn_report -csynth -model PE_wrapper_7_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_7_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.adb 
Execute         gen_tb_info PE_wrapper_7_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.824 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_7_5_x0 
Execute         gen_rtl PE_wrapper_7_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_7_5_x0 
Execute         syn_report -csynth -model PE_wrapper_7_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model PE_wrapper_7_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.adb 
Execute         gen_tb_info PE_wrapper_7_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.829 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_7_6_x0 
Execute         gen_rtl PE_wrapper_7_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_7_6_x0 
Execute         syn_report -csynth -model PE_wrapper_7_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model PE_wrapper_7_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.adb 
Execute         gen_tb_info PE_wrapper_7_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_7_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.834 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_7_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_PE_wrapper_7_7_x0 
Execute         gen_rtl PE_wrapper_7_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_PE_wrapper_7_7_x0 
Execute         syn_report -csynth -model PE_wrapper_7_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_7_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/PE_wrapper_7_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_7_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE_wrapper_7_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.adb 
Execute         gen_tb_info PE_wrapper_7_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.838 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_0_x0 
Execute         gen_rtl A_PE_dummy_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_PE_dummy_in_0_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.839 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_1_x0 
Execute         gen_rtl A_PE_dummy_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_PE_dummy_in_1_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.840 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_2_x0 
Execute         gen_rtl A_PE_dummy_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_PE_dummy_in_2_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.841 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_3_x0 
Execute         gen_rtl A_PE_dummy_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_PE_dummy_in_3_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.842 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_4_x0 
Execute         gen_rtl A_PE_dummy_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_PE_dummy_in_4_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.843 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_5_x0 
Execute         gen_rtl A_PE_dummy_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_PE_dummy_in_5_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.844 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_6_x0 
Execute         gen_rtl A_PE_dummy_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_PE_dummy_in_6_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.845 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_A_PE_dummy_in_7_x0 
Execute         gen_rtl A_PE_dummy_in_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_A_PE_dummy_in_7_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/A_PE_dummy_in_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.846 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_0_x0 
Execute         gen_rtl B_PE_dummy_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_PE_dummy_in_0_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.847 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_1_x0 
Execute         gen_rtl B_PE_dummy_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_PE_dummy_in_1_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.848 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_2_x0 
Execute         gen_rtl B_PE_dummy_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_PE_dummy_in_2_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.850 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_3_x0 
Execute         gen_rtl B_PE_dummy_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_PE_dummy_in_3_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.851 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_4_x0 
Execute         gen_rtl B_PE_dummy_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_PE_dummy_in_4_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.852 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_5_x0 
Execute         gen_rtl B_PE_dummy_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_PE_dummy_in_5_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.853 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_6_x0 
Execute         gen_rtl B_PE_dummy_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_PE_dummy_in_6_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.854 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_B_PE_dummy_in_7_x0 
Execute         gen_rtl B_PE_dummy_in_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_B_PE_dummy_in_7_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/B_PE_dummy_in_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.855 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_0_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.857 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_0_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_0_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_0_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_0_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.860 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_0_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_0_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_0_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_0_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.862 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_0_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_0_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_0_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_0_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.864 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_0_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_0_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_0_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_0_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.867 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_0_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_0_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_0_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_0_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.869 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_0_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_0_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_0_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_0_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.872 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_0_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_0_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_0_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_0_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_0_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.874 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_1_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.876 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_1_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_1_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_1_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_1_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.878 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_1_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_1_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_1_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_1_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.881 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_1_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_1_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_1_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_1_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.883 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_1_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_1_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_1_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_1_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.886 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_1_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_1_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_1_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_1_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.888 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_1_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_1_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_1_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_1_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.891 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_1_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_1_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_1_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_1_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_1_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.893 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_2_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.895 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_2_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_2_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_2_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_2_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.897 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_2_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_2_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_2_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_2_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.900 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_2_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_2_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_2_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_2_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.902 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_2_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_2_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_2_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_2_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.905 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_2_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_2_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_2_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_2_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.907 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_2_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_2_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_2_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_2_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.909 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_2_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_2_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_2_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_2_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_2_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.912 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_3_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.914 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_3_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_3_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_3_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_3_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.916 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_3_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_3_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_3_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_3_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.919 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_3_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_3_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_3_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_3_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.921 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_3_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_3_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_3_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_3_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.923 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_3_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_3_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_3_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_3_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.926 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_3_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_3_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_3_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_3_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.928 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_3_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_3_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_3_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_3_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_3_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.931 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_4_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.933 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_4_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_4_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_4_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_4_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_4_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_4_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_4_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.935 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_4_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_4_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_4_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_4_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_4_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_4_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_4_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.938 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_4_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_4_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_4_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_4_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_4_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_4_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_4_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.940 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_4_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_4_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_4_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_4_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_4_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_4_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_4_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.942 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_4_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_4_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_4_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_4_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.945 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_4_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_4_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_4_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_4_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.947 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_4_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_4_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_4_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_4_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_4_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.950 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_5_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.952 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_5_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_5_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_5_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_5_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_5_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_5_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_5_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.954 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_5_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_5_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_5_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_5_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_5_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_5_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_5_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.956 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_5_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_5_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_5_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_5_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_5_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_5_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_5_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.959 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_5_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_5_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_5_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_5_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_5_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_5_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_5_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.961 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_5_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_5_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_5_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_5_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.964 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_5_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_5_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_5_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_5_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.966 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_5_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_5_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_5_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_5_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_5_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.968 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_6_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.971 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_6_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_6_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_6_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_6_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_6_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_6_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_6_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.973 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_6_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_6_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_6_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_6_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_6_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_6_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_6_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.975 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_6_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_6_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_6_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_6_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_6_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_6_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_6_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.978 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_6_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_6_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_6_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_6_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_6_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_6_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_6_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.980 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_6_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_6_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_6_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_6_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.983 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_6_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_6_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_6_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_6_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.985 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_6_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_6_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_6_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_6_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_6_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_boundary_wrapper_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.987 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         gen_rtl C_drain_IO_L1_out_boundary_wrapper_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_boundary_wrapper_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_boundary_wrapper_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_boundary_wrapper_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_7_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.989 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_7_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_7_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_7_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_7_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_7_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_7_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_7_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.992 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_7_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_7_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_7_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_7_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_7_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_7_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_7_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.994 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_7_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_7_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_7_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_7_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_7_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_7_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_7_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.997 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_7_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_7_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_7_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_7_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_7_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_7_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_7_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.999 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_7_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_7_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_7_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_7_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.001 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_7_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_7_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_7_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_wrapper_7_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.004 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         gen_rtl C_drain_IO_L1_out_wrapper_7_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L1_out_wrapper_7_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L1_out_wrapper_7_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L1_out_wrapper_7_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L1_out_wrapper_7_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.006 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L2_out_boundary_x0 
Execute         gen_rtl C_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L2_out_boundary_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.007 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L2_out_6_x0 
Execute         gen_rtl C_drain_IO_L2_out_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L2_out_6_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.009 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L2_out_5_x0 
Execute         gen_rtl C_drain_IO_L2_out_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L2_out_5_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.010 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L2_out_4_x0 
Execute         gen_rtl C_drain_IO_L2_out_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L2_out_4_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.012 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L2_out_3_x0 
Execute         gen_rtl C_drain_IO_L2_out_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L2_out_3_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.013 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L2_out_2_x0 
Execute         gen_rtl C_drain_IO_L2_out_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L2_out_2_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.015 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L2_out_1_x0 
Execute         gen_rtl C_drain_IO_L2_out_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L2_out_1_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.016 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L2_out_0_x0 
Execute         gen_rtl C_drain_IO_L2_out_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L2_out_0_x0 
Execute         syn_report -csynth -model C_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L2_out_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L2_out_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.adb 
Execute         gen_tb_info C_drain_IO_L2_out_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.018 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L3_out_x0 
Execute         gen_rtl C_drain_IO_L3_out_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L3_out_x0 
Execute         syn_report -csynth -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L3_out_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L3_out_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.adb 
Execute         gen_tb_info C_drain_IO_L3_out_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.019 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_C_drain_IO_L3_out_serialize_x0 
Execute         gen_rtl C_drain_IO_L3_out_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_C_drain_IO_L3_out_serialize_x0 
Execute         syn_report -csynth -model C_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L3_out_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/C_drain_IO_L3_out_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_drain_IO_L3_out_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.adb 
Execute         gen_tb_info C_drain_IO_L3_out_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0'.
Command         create_rtl_model done; 1.69 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.036 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top_kernel0_x0 
Execute         gen_rtl kernel0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top_kernel0_x0 
Execute         syn_report -csynth -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/kernel0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         syn_report -rtlxml -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/kernel0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         syn_report -verbosereport -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.27 sec.
Execute         db_write -model kernel0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info kernel0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.65 seconds; current allocated memory: 2.051 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/vhdl/top 
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/verilog/top 
Execute         syn_report -csynth -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.04 sec.
Execute         db_write -model top -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.adb 
Execute         gen_tb_info top -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top 
Execute         export_constraint_db -f -tool general -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.design.xml 
Command         syn_report done; 6.69 sec.
Execute         syn_report -csynthDesign -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x0.entry5 kernel0_x0.entry12 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_4_2_x0 PE_wrapper_4_3_x0 PE_wrapper_4_4_x0 PE_wrapper_4_5_x0 PE_wrapper_4_6_x0 PE_wrapper_4_7_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_5_2_x0 PE_wrapper_5_3_x0 PE_wrapper_5_4_x0 PE_wrapper_5_5_x0 PE_wrapper_5_6_x0 PE_wrapper_5_7_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_6_2_x0 PE_wrapper_6_3_x0 PE_wrapper_6_4_x0 PE_wrapper_6_5_x0 PE_wrapper_6_6_x0 PE_wrapper_6_7_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_7_2_x0 PE_wrapper_7_3_x0 PE_wrapper_7_4_x0 PE_wrapper_7_5_x0 PE_wrapper_7_6_x0 PE_wrapper_7_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 A_PE_dummy_in_4_x0 A_PE_dummy_in_5_x0 A_PE_dummy_in_6_x0 A_PE_dummy_in_7_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_drain_IO_L1_out_boundary_wrapper_0_x0 C_drain_IO_L1_out_wrapper_0_6_x0 C_drain_IO_L1_out_wrapper_0_5_x0 C_drain_IO_L1_out_wrapper_0_4_x0 C_drain_IO_L1_out_wrapper_0_3_x0 C_drain_IO_L1_out_wrapper_0_2_x0 C_drain_IO_L1_out_wrapper_0_1_x0 C_drain_IO_L1_out_wrapper_0_0_x0 C_drain_IO_L1_out_boundary_wrapper_1_x0 C_drain_IO_L1_out_wrapper_1_6_x0 C_drain_IO_L1_out_wrapper_1_5_x0 C_drain_IO_L1_out_wrapper_1_4_x0 C_drain_IO_L1_out_wrapper_1_3_x0 C_drain_IO_L1_out_wrapper_1_2_x0 C_drain_IO_L1_out_wrapper_1_1_x0 C_drain_IO_L1_out_wrapper_1_0_x0 C_drain_IO_L1_out_boundary_wrapper_2_x0 C_drain_IO_L1_out_wrapper_2_6_x0 C_drain_IO_L1_out_wrapper_2_5_x0 C_drain_IO_L1_out_wrapper_2_4_x0 C_drain_IO_L1_out_wrapper_2_3_x0 C_drain_IO_L1_out_wrapper_2_2_x0 C_drain_IO_L1_out_wrapper_2_1_x0 C_drain_IO_L1_out_wrapper_2_0_x0 C_drain_IO_L1_out_boundary_wrapper_3_x0 C_drain_IO_L1_out_wrapper_3_6_x0 C_drain_IO_L1_out_wrapper_3_5_x0 C_drain_IO_L1_out_wrapper_3_4_x0 C_drain_IO_L1_out_wrapper_3_3_x0 C_drain_IO_L1_out_wrapper_3_2_x0 C_drain_IO_L1_out_wrapper_3_1_x0 C_drain_IO_L1_out_wrapper_3_0_x0 C_drain_IO_L1_out_boundary_wrapper_4_x0 C_drain_IO_L1_out_wrapper_4_6_x0 C_drain_IO_L1_out_wrapper_4_5_x0 C_drain_IO_L1_out_wrapper_4_4_x0 C_drain_IO_L1_out_wrapper_4_3_x0 C_drain_IO_L1_out_wrapper_4_2_x0 C_drain_IO_L1_out_wrapper_4_1_x0 C_drain_IO_L1_out_wrapper_4_0_x0 C_drain_IO_L1_out_boundary_wrapper_5_x0 C_drain_IO_L1_out_wrapper_5_6_x0 C_drain_IO_L1_out_wrapper_5_5_x0 C_drain_IO_L1_out_wrapper_5_4_x0 C_drain_IO_L1_out_wrapper_5_3_x0 C_drain_IO_L1_out_wrapper_5_2_x0 C_drain_IO_L1_out_wrapper_5_1_x0 C_drain_IO_L1_out_wrapper_5_0_x0 C_drain_IO_L1_out_boundary_wrapper_6_x0 C_drain_IO_L1_out_wrapper_6_6_x0 C_drain_IO_L1_out_wrapper_6_5_x0 C_drain_IO_L1_out_wrapper_6_4_x0 C_drain_IO_L1_out_wrapper_6_3_x0 C_drain_IO_L1_out_wrapper_6_2_x0 C_drain_IO_L1_out_wrapper_6_1_x0 C_drain_IO_L1_out_wrapper_6_0_x0 C_drain_IO_L1_out_boundary_wrapper_7_x0 C_drain_IO_L1_out_wrapper_7_6_x0 C_drain_IO_L1_out_wrapper_7_5_x0 C_drain_IO_L1_out_wrapper_7_4_x0 C_drain_IO_L1_out_wrapper_7_3_x0 C_drain_IO_L1_out_wrapper_7_2_x0 C_drain_IO_L1_out_wrapper_7_1_x0 C_drain_IO_L1_out_wrapper_7_0_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_6_x0 C_drain_IO_L2_out_5_x0 C_drain_IO_L2_out_4_x0 C_drain_IO_L2_out_3_x0 C_drain_IO_L2_out_2_x0 C_drain_IO_L2_out_1_x0 C_drain_IO_L2_out_0_x0 C_drain_IO_L3_out_x0 C_drain_IO_L3_out_serialize_x0 kernel0_x0 top
INFO-FLOW: Handling components in module [nondf_kernel_cov_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
INFO-FLOW: Found component top_mul_128ns_130ns_257_5_1.
INFO-FLOW: Append model top_mul_128ns_130ns_257_5_1
INFO-FLOW: Found component top_mul_128s_128s_128_5_1.
INFO-FLOW: Append model top_mul_128s_128s_128_5_1
INFO-FLOW: Found component top_nondf_kernel_cov_x0_mean_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_mean_V
INFO-FLOW: Found component top_nondf_kernel_cov_x0_data_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_data_V
INFO-FLOW: Found component top_nondf_kernel_cov_x0_cov_V.
INFO-FLOW: Append model top_nondf_kernel_cov_x0_cov_V
INFO-FLOW: Handling components in module [nondf_kernel_cov_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x0_entry5] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x0_entry12] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_A_IO_L2_in_0_x0_local_A_ping_V_0.
INFO-FLOW: Append model top_A_IO_L2_in_0_x0_local_A_ping_V_0
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO-FLOW: Found component top_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model top_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_A_0.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_A_0
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_C.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_C
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_6_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_7_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO-FLOW: Found component top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0.
INFO-FLOW: Append model top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0
INFO-FLOW: Found component top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V.
INFO-FLOW: Append model top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_0_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_0_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_0_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_0_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_0_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_0_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_0_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_1_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_1_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_1_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_1_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_1_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_1_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_1_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_2_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_2_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_2_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_2_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_2_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_2_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_2_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_3_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_3_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_3_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_3_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_3_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_3_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_3_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_4_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_4_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_4_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_4_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_4_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_4_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_4_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_5_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_5_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_5_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_5_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_5_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_5_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_5_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_6_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_6_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_6_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_6_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_6_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_6_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_6_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_7_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_7_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_7_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_7_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_7_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_7_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_7_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
INFO-FLOW: Found component top_C_drain_IO_L3_out_serialize_x0_mem_data_split_V.
INFO-FLOW: Append model top_C_drain_IO_L3_out_serialize_x0_mem_data_split_V
INFO-FLOW: Handling components in module [kernel0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d37_A.
INFO-FLOW: Append model top_fifo_w64_d37_A
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Handling components in module [top] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_gmem_A_m_axi.
INFO-FLOW: Append model top_gmem_A_m_axi
INFO-FLOW: Found component top_gmem_B_m_axi.
INFO-FLOW: Append model top_gmem_B_m_axi
INFO-FLOW: Found component top_gmem_C_m_axi.
INFO-FLOW: Append model top_gmem_C_m_axi
INFO-FLOW: Append model nondf_kernel_cov_x0
INFO-FLOW: Append model nondf_kernel_cov_x1
INFO-FLOW: Append model kernel0_x0_entry5
INFO-FLOW: Append model kernel0_x0_entry12
INFO-FLOW: Append model A_IO_L3_in_serialize_x0
INFO-FLOW: Append model A_IO_L3_in_x0
INFO-FLOW: Append model A_IO_L2_in_0_x0
INFO-FLOW: Append model A_IO_L2_in_1_x0
INFO-FLOW: Append model A_IO_L2_in_2_x0
INFO-FLOW: Append model A_IO_L2_in_3_x0
INFO-FLOW: Append model A_IO_L2_in_4_x0
INFO-FLOW: Append model A_IO_L2_in_5_x0
INFO-FLOW: Append model A_IO_L2_in_6_x0
INFO-FLOW: Append model A_IO_L2_in_boundary_x0
INFO-FLOW: Append model B_IO_L3_in_serialize_x0
INFO-FLOW: Append model B_IO_L3_in_x0
INFO-FLOW: Append model B_IO_L2_in_0_x0
INFO-FLOW: Append model B_IO_L2_in_1_x0
INFO-FLOW: Append model B_IO_L2_in_2_x0
INFO-FLOW: Append model B_IO_L2_in_3_x0
INFO-FLOW: Append model B_IO_L2_in_4_x0
INFO-FLOW: Append model B_IO_L2_in_5_x0
INFO-FLOW: Append model B_IO_L2_in_6_x0
INFO-FLOW: Append model B_IO_L2_in_boundary_x0
INFO-FLOW: Append model PE_wrapper_0_0_x0
INFO-FLOW: Append model PE_wrapper_0_1_x0
INFO-FLOW: Append model PE_wrapper_0_2_x0
INFO-FLOW: Append model PE_wrapper_0_3_x0
INFO-FLOW: Append model PE_wrapper_0_4_x0
INFO-FLOW: Append model PE_wrapper_0_5_x0
INFO-FLOW: Append model PE_wrapper_0_6_x0
INFO-FLOW: Append model PE_wrapper_0_7_x0
INFO-FLOW: Append model PE_wrapper_1_0_x0
INFO-FLOW: Append model PE_wrapper_1_1_x0
INFO-FLOW: Append model PE_wrapper_1_2_x0
INFO-FLOW: Append model PE_wrapper_1_3_x0
INFO-FLOW: Append model PE_wrapper_1_4_x0
INFO-FLOW: Append model PE_wrapper_1_5_x0
INFO-FLOW: Append model PE_wrapper_1_6_x0
INFO-FLOW: Append model PE_wrapper_1_7_x0
INFO-FLOW: Append model PE_wrapper_2_0_x0
INFO-FLOW: Append model PE_wrapper_2_1_x0
INFO-FLOW: Append model PE_wrapper_2_2_x0
INFO-FLOW: Append model PE_wrapper_2_3_x0
INFO-FLOW: Append model PE_wrapper_2_4_x0
INFO-FLOW: Append model PE_wrapper_2_5_x0
INFO-FLOW: Append model PE_wrapper_2_6_x0
INFO-FLOW: Append model PE_wrapper_2_7_x0
INFO-FLOW: Append model PE_wrapper_3_0_x0
INFO-FLOW: Append model PE_wrapper_3_1_x0
INFO-FLOW: Append model PE_wrapper_3_2_x0
INFO-FLOW: Append model PE_wrapper_3_3_x0
INFO-FLOW: Append model PE_wrapper_3_4_x0
INFO-FLOW: Append model PE_wrapper_3_5_x0
INFO-FLOW: Append model PE_wrapper_3_6_x0
INFO-FLOW: Append model PE_wrapper_3_7_x0
INFO-FLOW: Append model PE_wrapper_4_0_x0
INFO-FLOW: Append model PE_wrapper_4_1_x0
INFO-FLOW: Append model PE_wrapper_4_2_x0
INFO-FLOW: Append model PE_wrapper_4_3_x0
INFO-FLOW: Append model PE_wrapper_4_4_x0
INFO-FLOW: Append model PE_wrapper_4_5_x0
INFO-FLOW: Append model PE_wrapper_4_6_x0
INFO-FLOW: Append model PE_wrapper_4_7_x0
INFO-FLOW: Append model PE_wrapper_5_0_x0
INFO-FLOW: Append model PE_wrapper_5_1_x0
INFO-FLOW: Append model PE_wrapper_5_2_x0
INFO-FLOW: Append model PE_wrapper_5_3_x0
INFO-FLOW: Append model PE_wrapper_5_4_x0
INFO-FLOW: Append model PE_wrapper_5_5_x0
INFO-FLOW: Append model PE_wrapper_5_6_x0
INFO-FLOW: Append model PE_wrapper_5_7_x0
INFO-FLOW: Append model PE_wrapper_6_0_x0
INFO-FLOW: Append model PE_wrapper_6_1_x0
INFO-FLOW: Append model PE_wrapper_6_2_x0
INFO-FLOW: Append model PE_wrapper_6_3_x0
INFO-FLOW: Append model PE_wrapper_6_4_x0
INFO-FLOW: Append model PE_wrapper_6_5_x0
INFO-FLOW: Append model PE_wrapper_6_6_x0
INFO-FLOW: Append model PE_wrapper_6_7_x0
INFO-FLOW: Append model PE_wrapper_7_0_x0
INFO-FLOW: Append model PE_wrapper_7_1_x0
INFO-FLOW: Append model PE_wrapper_7_2_x0
INFO-FLOW: Append model PE_wrapper_7_3_x0
INFO-FLOW: Append model PE_wrapper_7_4_x0
INFO-FLOW: Append model PE_wrapper_7_5_x0
INFO-FLOW: Append model PE_wrapper_7_6_x0
INFO-FLOW: Append model PE_wrapper_7_7_x0
INFO-FLOW: Append model A_PE_dummy_in_0_x0
INFO-FLOW: Append model A_PE_dummy_in_1_x0
INFO-FLOW: Append model A_PE_dummy_in_2_x0
INFO-FLOW: Append model A_PE_dummy_in_3_x0
INFO-FLOW: Append model A_PE_dummy_in_4_x0
INFO-FLOW: Append model A_PE_dummy_in_5_x0
INFO-FLOW: Append model A_PE_dummy_in_6_x0
INFO-FLOW: Append model A_PE_dummy_in_7_x0
INFO-FLOW: Append model B_PE_dummy_in_0_x0
INFO-FLOW: Append model B_PE_dummy_in_1_x0
INFO-FLOW: Append model B_PE_dummy_in_2_x0
INFO-FLOW: Append model B_PE_dummy_in_3_x0
INFO-FLOW: Append model B_PE_dummy_in_4_x0
INFO-FLOW: Append model B_PE_dummy_in_5_x0
INFO-FLOW: Append model B_PE_dummy_in_6_x0
INFO-FLOW: Append model B_PE_dummy_in_7_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_0_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_0_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_0_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_0_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_0_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_0_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_0_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_1_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_1_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_1_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_1_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_1_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_1_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_1_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_2_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_2_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_2_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_2_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_2_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_2_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_2_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_3_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_3_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_3_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_3_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_3_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_3_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_3_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_4_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_4_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_4_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_4_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_4_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_4_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_4_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_5_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_5_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_5_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_5_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_5_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_5_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_5_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_6_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_6_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_6_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_6_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_6_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_6_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_6_0_x0
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_7_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_7_6_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_7_5_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_7_4_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_7_3_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_7_2_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_7_1_x0
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_7_0_x0
INFO-FLOW: Append model C_drain_IO_L2_out_boundary_x0
INFO-FLOW: Append model C_drain_IO_L2_out_6_x0
INFO-FLOW: Append model C_drain_IO_L2_out_5_x0
INFO-FLOW: Append model C_drain_IO_L2_out_4_x0
INFO-FLOW: Append model C_drain_IO_L2_out_3_x0
INFO-FLOW: Append model C_drain_IO_L2_out_2_x0
INFO-FLOW: Append model C_drain_IO_L2_out_1_x0
INFO-FLOW: Append model C_drain_IO_L2_out_0_x0
INFO-FLOW: Append model C_drain_IO_L3_out_x0
INFO-FLOW: Append model C_drain_IO_L3_out_serialize_x0
INFO-FLOW: Append model kernel0_x0
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mul_128ns_130ns_257_5_1 top_mul_128s_128s_128_5_1 top_nondf_kernel_cov_x0_mean_V top_nondf_kernel_cov_x0_data_V top_nondf_kernel_cov_x0_cov_V top_A_IO_L2_in_0_x0_local_A_ping_V_0 top_mac_muladd_16s_16s_16ns_16_4_1 top_PE_wrapper_0_0_x0_local_A_0 top_PE_wrapper_0_0_x0_local_C top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0 top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V top_C_drain_IO_L3_out_serialize_x0_mem_data_split_V top_fifo_w64_d2_S top_fifo_w64_d37_A top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_control_s_axi top_gmem_A_m_axi top_gmem_B_m_axi top_gmem_C_m_axi nondf_kernel_cov_x0 nondf_kernel_cov_x1 kernel0_x0_entry5 kernel0_x0_entry12 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_3_x0 A_IO_L2_in_4_x0 A_IO_L2_in_5_x0 A_IO_L2_in_6_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 PE_wrapper_4_0_x0 PE_wrapper_4_1_x0 PE_wrapper_4_2_x0 PE_wrapper_4_3_x0 PE_wrapper_4_4_x0 PE_wrapper_4_5_x0 PE_wrapper_4_6_x0 PE_wrapper_4_7_x0 PE_wrapper_5_0_x0 PE_wrapper_5_1_x0 PE_wrapper_5_2_x0 PE_wrapper_5_3_x0 PE_wrapper_5_4_x0 PE_wrapper_5_5_x0 PE_wrapper_5_6_x0 PE_wrapper_5_7_x0 PE_wrapper_6_0_x0 PE_wrapper_6_1_x0 PE_wrapper_6_2_x0 PE_wrapper_6_3_x0 PE_wrapper_6_4_x0 PE_wrapper_6_5_x0 PE_wrapper_6_6_x0 PE_wrapper_6_7_x0 PE_wrapper_7_0_x0 PE_wrapper_7_1_x0 PE_wrapper_7_2_x0 PE_wrapper_7_3_x0 PE_wrapper_7_4_x0 PE_wrapper_7_5_x0 PE_wrapper_7_6_x0 PE_wrapper_7_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 A_PE_dummy_in_4_x0 A_PE_dummy_in_5_x0 A_PE_dummy_in_6_x0 A_PE_dummy_in_7_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_drain_IO_L1_out_boundary_wrapper_0_x0 C_drain_IO_L1_out_wrapper_0_6_x0 C_drain_IO_L1_out_wrapper_0_5_x0 C_drain_IO_L1_out_wrapper_0_4_x0 C_drain_IO_L1_out_wrapper_0_3_x0 C_drain_IO_L1_out_wrapper_0_2_x0 C_drain_IO_L1_out_wrapper_0_1_x0 C_drain_IO_L1_out_wrapper_0_0_x0 C_drain_IO_L1_out_boundary_wrapper_1_x0 C_drain_IO_L1_out_wrapper_1_6_x0 C_drain_IO_L1_out_wrapper_1_5_x0 C_drain_IO_L1_out_wrapper_1_4_x0 C_drain_IO_L1_out_wrapper_1_3_x0 C_drain_IO_L1_out_wrapper_1_2_x0 C_drain_IO_L1_out_wrapper_1_1_x0 C_drain_IO_L1_out_wrapper_1_0_x0 C_drain_IO_L1_out_boundary_wrapper_2_x0 C_drain_IO_L1_out_wrapper_2_6_x0 C_drain_IO_L1_out_wrapper_2_5_x0 C_drain_IO_L1_out_wrapper_2_4_x0 C_drain_IO_L1_out_wrapper_2_3_x0 C_drain_IO_L1_out_wrapper_2_2_x0 C_drain_IO_L1_out_wrapper_2_1_x0 C_drain_IO_L1_out_wrapper_2_0_x0 C_drain_IO_L1_out_boundary_wrapper_3_x0 C_drain_IO_L1_out_wrapper_3_6_x0 C_drain_IO_L1_out_wrapper_3_5_x0 C_drain_IO_L1_out_wrapper_3_4_x0 C_drain_IO_L1_out_wrapper_3_3_x0 C_drain_IO_L1_out_wrapper_3_2_x0 C_drain_IO_L1_out_wrapper_3_1_x0 C_drain_IO_L1_out_wrapper_3_0_x0 C_drain_IO_L1_out_boundary_wrapper_4_x0 C_drain_IO_L1_out_wrapper_4_6_x0 C_drain_IO_L1_out_wrapper_4_5_x0 C_drain_IO_L1_out_wrapper_4_4_x0 C_drain_IO_L1_out_wrapper_4_3_x0 C_drain_IO_L1_out_wrapper_4_2_x0 C_drain_IO_L1_out_wrapper_4_1_x0 C_drain_IO_L1_out_wrapper_4_0_x0 C_drain_IO_L1_out_boundary_wrapper_5_x0 C_drain_IO_L1_out_wrapper_5_6_x0 C_drain_IO_L1_out_wrapper_5_5_x0 C_drain_IO_L1_out_wrapper_5_4_x0 C_drain_IO_L1_out_wrapper_5_3_x0 C_drain_IO_L1_out_wrapper_5_2_x0 C_drain_IO_L1_out_wrapper_5_1_x0 C_drain_IO_L1_out_wrapper_5_0_x0 C_drain_IO_L1_out_boundary_wrapper_6_x0 C_drain_IO_L1_out_wrapper_6_6_x0 C_drain_IO_L1_out_wrapper_6_5_x0 C_drain_IO_L1_out_wrapper_6_4_x0 C_drain_IO_L1_out_wrapper_6_3_x0 C_drain_IO_L1_out_wrapper_6_2_x0 C_drain_IO_L1_out_wrapper_6_1_x0 C_drain_IO_L1_out_wrapper_6_0_x0 C_drain_IO_L1_out_boundary_wrapper_7_x0 C_drain_IO_L1_out_wrapper_7_6_x0 C_drain_IO_L1_out_wrapper_7_5_x0 C_drain_IO_L1_out_wrapper_7_4_x0 C_drain_IO_L1_out_wrapper_7_3_x0 C_drain_IO_L1_out_wrapper_7_2_x0 C_drain_IO_L1_out_wrapper_7_1_x0 C_drain_IO_L1_out_wrapper_7_0_x0 C_drain_IO_L2_out_boundary_x0 C_drain_IO_L2_out_6_x0 C_drain_IO_L2_out_5_x0 C_drain_IO_L2_out_4_x0 C_drain_IO_L2_out_3_x0 C_drain_IO_L2_out_2_x0 C_drain_IO_L2_out_1_x0 C_drain_IO_L2_out_0_x0 C_drain_IO_L3_out_x0 C_drain_IO_L3_out_serialize_x0 kernel0_x0 top
INFO-FLOW: To file: write model top_mul_128ns_130ns_257_5_1
INFO-FLOW: To file: write model top_mul_128s_128s_128_5_1
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_mean_V
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_data_V
INFO-FLOW: To file: write model top_nondf_kernel_cov_x0_cov_V
INFO-FLOW: To file: write model top_A_IO_L2_in_0_x0_local_A_ping_V_0
INFO-FLOW: To file: write model top_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_A_0
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_C
INFO-FLOW: To file: write model top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0
INFO-FLOW: To file: write model top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V
INFO-FLOW: To file: write model top_C_drain_IO_L3_out_serialize_x0_mem_data_split_V
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d37_A
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_gmem_A_m_axi
INFO-FLOW: To file: write model top_gmem_B_m_axi
INFO-FLOW: To file: write model top_gmem_C_m_axi
INFO-FLOW: To file: write model nondf_kernel_cov_x0
INFO-FLOW: To file: write model nondf_kernel_cov_x1
INFO-FLOW: To file: write model kernel0_x0_entry5
INFO-FLOW: To file: write model kernel0_x0_entry12
INFO-FLOW: To file: write model A_IO_L3_in_serialize_x0
INFO-FLOW: To file: write model A_IO_L3_in_x0
INFO-FLOW: To file: write model A_IO_L2_in_0_x0
INFO-FLOW: To file: write model A_IO_L2_in_1_x0
INFO-FLOW: To file: write model A_IO_L2_in_2_x0
INFO-FLOW: To file: write model A_IO_L2_in_3_x0
INFO-FLOW: To file: write model A_IO_L2_in_4_x0
INFO-FLOW: To file: write model A_IO_L2_in_5_x0
INFO-FLOW: To file: write model A_IO_L2_in_6_x0
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model B_IO_L3_in_serialize_x0
INFO-FLOW: To file: write model B_IO_L3_in_x0
INFO-FLOW: To file: write model B_IO_L2_in_0_x0
INFO-FLOW: To file: write model B_IO_L2_in_1_x0
INFO-FLOW: To file: write model B_IO_L2_in_2_x0
INFO-FLOW: To file: write model B_IO_L2_in_3_x0
INFO-FLOW: To file: write model B_IO_L2_in_4_x0
INFO-FLOW: To file: write model B_IO_L2_in_5_x0
INFO-FLOW: To file: write model B_IO_L2_in_6_x0
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model PE_wrapper_0_0_x0
INFO-FLOW: To file: write model PE_wrapper_0_1_x0
INFO-FLOW: To file: write model PE_wrapper_0_2_x0
INFO-FLOW: To file: write model PE_wrapper_0_3_x0
INFO-FLOW: To file: write model PE_wrapper_0_4_x0
INFO-FLOW: To file: write model PE_wrapper_0_5_x0
INFO-FLOW: To file: write model PE_wrapper_0_6_x0
INFO-FLOW: To file: write model PE_wrapper_0_7_x0
INFO-FLOW: To file: write model PE_wrapper_1_0_x0
INFO-FLOW: To file: write model PE_wrapper_1_1_x0
INFO-FLOW: To file: write model PE_wrapper_1_2_x0
INFO-FLOW: To file: write model PE_wrapper_1_3_x0
INFO-FLOW: To file: write model PE_wrapper_1_4_x0
INFO-FLOW: To file: write model PE_wrapper_1_5_x0
INFO-FLOW: To file: write model PE_wrapper_1_6_x0
INFO-FLOW: To file: write model PE_wrapper_1_7_x0
INFO-FLOW: To file: write model PE_wrapper_2_0_x0
INFO-FLOW: To file: write model PE_wrapper_2_1_x0
INFO-FLOW: To file: write model PE_wrapper_2_2_x0
INFO-FLOW: To file: write model PE_wrapper_2_3_x0
INFO-FLOW: To file: write model PE_wrapper_2_4_x0
INFO-FLOW: To file: write model PE_wrapper_2_5_x0
INFO-FLOW: To file: write model PE_wrapper_2_6_x0
INFO-FLOW: To file: write model PE_wrapper_2_7_x0
INFO-FLOW: To file: write model PE_wrapper_3_0_x0
INFO-FLOW: To file: write model PE_wrapper_3_1_x0
INFO-FLOW: To file: write model PE_wrapper_3_2_x0
INFO-FLOW: To file: write model PE_wrapper_3_3_x0
INFO-FLOW: To file: write model PE_wrapper_3_4_x0
INFO-FLOW: To file: write model PE_wrapper_3_5_x0
INFO-FLOW: To file: write model PE_wrapper_3_6_x0
INFO-FLOW: To file: write model PE_wrapper_3_7_x0
INFO-FLOW: To file: write model PE_wrapper_4_0_x0
INFO-FLOW: To file: write model PE_wrapper_4_1_x0
INFO-FLOW: To file: write model PE_wrapper_4_2_x0
INFO-FLOW: To file: write model PE_wrapper_4_3_x0
INFO-FLOW: To file: write model PE_wrapper_4_4_x0
INFO-FLOW: To file: write model PE_wrapper_4_5_x0
INFO-FLOW: To file: write model PE_wrapper_4_6_x0
INFO-FLOW: To file: write model PE_wrapper_4_7_x0
INFO-FLOW: To file: write model PE_wrapper_5_0_x0
INFO-FLOW: To file: write model PE_wrapper_5_1_x0
INFO-FLOW: To file: write model PE_wrapper_5_2_x0
INFO-FLOW: To file: write model PE_wrapper_5_3_x0
INFO-FLOW: To file: write model PE_wrapper_5_4_x0
INFO-FLOW: To file: write model PE_wrapper_5_5_x0
INFO-FLOW: To file: write model PE_wrapper_5_6_x0
INFO-FLOW: To file: write model PE_wrapper_5_7_x0
INFO-FLOW: To file: write model PE_wrapper_6_0_x0
INFO-FLOW: To file: write model PE_wrapper_6_1_x0
INFO-FLOW: To file: write model PE_wrapper_6_2_x0
INFO-FLOW: To file: write model PE_wrapper_6_3_x0
INFO-FLOW: To file: write model PE_wrapper_6_4_x0
INFO-FLOW: To file: write model PE_wrapper_6_5_x0
INFO-FLOW: To file: write model PE_wrapper_6_6_x0
INFO-FLOW: To file: write model PE_wrapper_6_7_x0
INFO-FLOW: To file: write model PE_wrapper_7_0_x0
INFO-FLOW: To file: write model PE_wrapper_7_1_x0
INFO-FLOW: To file: write model PE_wrapper_7_2_x0
INFO-FLOW: To file: write model PE_wrapper_7_3_x0
INFO-FLOW: To file: write model PE_wrapper_7_4_x0
INFO-FLOW: To file: write model PE_wrapper_7_5_x0
INFO-FLOW: To file: write model PE_wrapper_7_6_x0
INFO-FLOW: To file: write model PE_wrapper_7_7_x0
INFO-FLOW: To file: write model A_PE_dummy_in_0_x0
INFO-FLOW: To file: write model A_PE_dummy_in_1_x0
INFO-FLOW: To file: write model A_PE_dummy_in_2_x0
INFO-FLOW: To file: write model A_PE_dummy_in_3_x0
INFO-FLOW: To file: write model A_PE_dummy_in_4_x0
INFO-FLOW: To file: write model A_PE_dummy_in_5_x0
INFO-FLOW: To file: write model A_PE_dummy_in_6_x0
INFO-FLOW: To file: write model A_PE_dummy_in_7_x0
INFO-FLOW: To file: write model B_PE_dummy_in_0_x0
INFO-FLOW: To file: write model B_PE_dummy_in_1_x0
INFO-FLOW: To file: write model B_PE_dummy_in_2_x0
INFO-FLOW: To file: write model B_PE_dummy_in_3_x0
INFO-FLOW: To file: write model B_PE_dummy_in_4_x0
INFO-FLOW: To file: write model B_PE_dummy_in_5_x0
INFO-FLOW: To file: write model B_PE_dummy_in_6_x0
INFO-FLOW: To file: write model B_PE_dummy_in_7_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_0_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_0_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_0_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_0_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_0_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_0_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_0_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_1_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_1_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_1_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_1_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_1_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_1_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_1_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_2_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_2_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_2_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_2_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_2_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_2_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_2_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_3_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_3_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_3_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_3_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_3_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_3_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_3_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_4_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_4_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_4_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_4_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_4_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_4_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_4_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_5_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_5_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_5_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_5_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_5_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_5_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_5_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_6_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_6_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_6_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_6_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_6_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_6_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_6_0_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_7_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_7_6_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_7_5_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_7_4_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_7_3_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_7_2_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_7_1_x0
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_7_0_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_6_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_5_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_4_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_3_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_2_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_1_x0
INFO-FLOW: To file: write model C_drain_IO_L2_out_0_x0
INFO-FLOW: To file: write model C_drain_IO_L3_out_x0
INFO-FLOW: To file: write model C_drain_IO_L3_out_serialize_x0
INFO-FLOW: To file: write model kernel0_x0
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_128ns_130ns_257_5_1_Multiplier_0'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_128s_128s_128_5_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_mean_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_data_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_cov_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.25 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_0_x0_local_A_ping_V_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_A_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_C_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L3_out_serialize_x0_mem_data_split_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c1_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(top_fifo_w64_d37_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L3_out_serialize_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Command         ap_source done; 14.4 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.constraint.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=497 #gSsdmPorts=0
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/nondf_kernel_cov_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry5.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0_entry12.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_0_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_1_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_2_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_3_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_4_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_5_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_6_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/PE_wrapper_7_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/kernel0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 118.48 seconds. CPU system time: 0.62 seconds. Elapsed time: 119.12 seconds; current allocated memory: 2.065 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mm/mm_auto/top/solution/.autopilot/db/top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.02 MHz
Command       autosyn done; 364.01 sec.
Command     csynth_design done; 1655.78 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1647.98 seconds. CPU system time: 8.08 seconds. Elapsed time: 1655.78 seconds; current allocated memory: 2.094 GB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
Command     cleanup_all done; 0.38 sec.
INFO-FLOW: Workspace /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution opened at Sun Mar 01 00:00:01 HKT 2020
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       ap_set_clock -name default -uncertainty 0.9 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       set_part xcu250-figd2104-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 0.5 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu250:-figd2104:-2L-e 
Execute           import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.58 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute       config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute       config_interface -m_axi_offset=slave 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 0.69 sec.
Execute     export_design -rtl verilog -format xo -output XO.xo 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output XO.xo 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=xo -output=XO.xo -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format xo -rtl verilog
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (sdx target): top
Execute       get_solution -flow_target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_solution -flow_target 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=1
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.compgen.tcl 
Execute       get_config_export -disable_deadlock_detection 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to top
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/nondf_kernel_cov_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/nondf_kernel_cov_x1.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0_entry5.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0_entry12.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_4_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_5_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_6_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/PE_wrapper_7_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/A_PE_dummy_in_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_6_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_5_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_4_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_3_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_2_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_1_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L2_out_0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L3_out_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/C_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.compgen.tcl 
Execute       get_config_export -disable_deadlock_detection 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to top
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.constraint.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/driver
Execute       get_config_export -format 
Execute       get_config_export -output 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/XO.xo
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=top
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=top
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.constraint.tcl 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:     exec /home/lduac/Project/FADO/benchmarks/mm_cov/latency_ab/top/solution/impl/ip/pack.sh failed 1
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 22.96 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.01 seconds. CPU system time: 1.62 seconds. Elapsed time: 22.96 seconds; current allocated memory: 205.940 MB.
Command   ap_source done; error code: 1; 23.65 sec.
Execute   cleanup_all 
