
IMG_Transfer_via_UDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aec4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001828  0800b094  0800b094  0001b094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8bc  0800c8bc  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800c8bc  0800c8bc  0001c8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c8c4  0800c8c4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8c4  0800c8c4  0001c8c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c8c8  0800c8c8  0001c8c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800c8cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006694  20000074  0800c940  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  20006708  0800c940  00026708  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032d36  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006a3f  00000000  00000000  00052dda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab0  00000000  00000000  00059820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001820  00000000  00000000  0005b2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000337cf  00000000  00000000  0005caf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d224  00000000  00000000  000902bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108f71  00000000  00000000  000bd4e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001c6454  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074bc  00000000  00000000  001c64a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b07c 	.word	0x0800b07c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	0800b07c 	.word	0x0800b07c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <Image_Control_Init>:
 * retval : none.
 * brief  : This function prepares udp server and displayer for image transfer.
 */

void Image_Control_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	UDP_Server_Init();
 80005ac:	f000 f862 	bl	8000674 <UDP_Server_Init>
	Display_Fill_Black();
 80005b0:	f000 fa0c 	bl	80009cc <Display_Fill_Black>
}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <Image_Control_Runtime>:
 * retval : none.
 * brief  : This function handles runtime image transmission algorithm.
 */

void Image_Control_Runtime(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af02      	add	r7, sp, #8
	static uint32_t seq_num = 1;
	static frame_step_t frame_step;

	UDP_Server_Runtime_Task();
 80005be:	f000 f86f 	bl	80006a0 <UDP_Server_Runtime_Task>
 80005c2:	4b12      	ldr	r3, [pc, #72]	; (800060c <Image_Control_Runtime+0x54>)
 80005c4:	681b      	ldr	r3, [r3, #0]

	memcpy(&seq_num, udp_buffer, 4);
 80005c6:	4a12      	ldr	r2, [pc, #72]	; (8000610 <Image_Control_Runtime+0x58>)
 80005c8:	6013      	str	r3, [r2, #0]

	if( seq_num > 33*34 ) /* too dangerous, It may cause hardfault interrupt */
 80005ca:	4b11      	ldr	r3, [pc, #68]	; (8000610 <Image_Control_Runtime+0x58>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	f240 4262 	movw	r2, #1122	; 0x462
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d816      	bhi.n	8000604 <Image_Control_Runtime+0x4c>
	{
		return;
	}

	frame_step = Image_Step(seq_num);
 80005d6:	4b0e      	ldr	r3, [pc, #56]	; (8000610 <Image_Control_Runtime+0x58>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4618      	mov	r0, r3
 80005dc:	f000 f81e 	bl	800061c <Image_Step>
 80005e0:	4603      	mov	r3, r0
 80005e2:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <Image_Control_Runtime+0x5c>)
 80005e4:	6013      	str	r3, [r2, #0]

	Display_Draw_Image(BUF_X*frame_step.x_step, BUF_Y*frame_step.y_step, BUF_X, BUF_Y,(uint32_t *)&udp_buffer[1]);
 80005e6:	4b0b      	ldr	r3, [pc, #44]	; (8000614 <Image_Control_Runtime+0x5c>)
 80005e8:	881b      	ldrh	r3, [r3, #0]
 80005ea:	011b      	lsls	r3, r3, #4
 80005ec:	b298      	uxth	r0, r3
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <Image_Control_Runtime+0x5c>)
 80005f0:	885b      	ldrh	r3, [r3, #2]
 80005f2:	00db      	lsls	r3, r3, #3
 80005f4:	b299      	uxth	r1, r3
 80005f6:	4b08      	ldr	r3, [pc, #32]	; (8000618 <Image_Control_Runtime+0x60>)
 80005f8:	9300      	str	r3, [sp, #0]
 80005fa:	2308      	movs	r3, #8
 80005fc:	2210      	movs	r2, #16
 80005fe:	f000 fa05 	bl	8000a0c <Display_Draw_Image>
 8000602:	e000      	b.n	8000606 <Image_Control_Runtime+0x4e>
		return;
 8000604:	bf00      	nop
}
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	200001dc 	.word	0x200001dc
 8000610:	20000000 	.word	0x20000000
 8000614:	20000090 	.word	0x20000090
 8000618:	200001e0 	.word	0x200001e0

0800061c <Image_Step>:
 * retval : frame_step_t type value.
 * brief  : This function converts sequence number into coordinate pair.
 */

static frame_step_t Image_Step(uint32_t seq_num)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
	frame_step_t frame_step;

	frame_step.x_step = seq_num%30;
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	4b12      	ldr	r3, [pc, #72]	; (8000670 <Image_Step+0x54>)
 8000628:	fba3 2301 	umull	r2, r3, r3, r1
 800062c:	091a      	lsrs	r2, r3, #4
 800062e:	4613      	mov	r3, r2
 8000630:	011b      	lsls	r3, r3, #4
 8000632:	1a9b      	subs	r3, r3, r2
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	1aca      	subs	r2, r1, r3
 8000638:	b293      	uxth	r3, r2
 800063a:	813b      	strh	r3, [r7, #8]
	frame_step.y_step = ((uint16_t)(seq_num-frame_step.x_step)/30);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	b29a      	uxth	r2, r3
 8000640:	893b      	ldrh	r3, [r7, #8]
 8000642:	1ad3      	subs	r3, r2, r3
 8000644:	b29b      	uxth	r3, r3
 8000646:	4a0a      	ldr	r2, [pc, #40]	; (8000670 <Image_Step+0x54>)
 8000648:	fba2 2303 	umull	r2, r3, r2, r3
 800064c:	091b      	lsrs	r3, r3, #4
 800064e:	b29b      	uxth	r3, r3
 8000650:	817b      	strh	r3, [r7, #10]

	return frame_step;
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	2300      	movs	r3, #0
 8000658:	89ba      	ldrh	r2, [r7, #12]
 800065a:	f362 030f 	bfi	r3, r2, #0, #16
 800065e:	89fa      	ldrh	r2, [r7, #14]
 8000660:	f362 431f 	bfi	r3, r2, #16, #16
}
 8000664:	4618      	mov	r0, r3
 8000666:	3714      	adds	r7, #20
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr
 8000670:	88888889 	.word	0x88888889

08000674 <UDP_Server_Init>:
 * retval : none.
 * brief  : This function initializates udp stack pointer and binds.
 */

void UDP_Server_Init()
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	udp_controller = udp_new();
 8000678:	f007 f996 	bl	80079a8 <udp_new>
 800067c:	4603      	mov	r3, r0
 800067e:	4a06      	ldr	r2, [pc, #24]	; (8000698 <UDP_Server_Init+0x24>)
 8000680:	6013      	str	r3, [r2, #0]
    udp_bind(udp_controller, IP_ADDR_ANY, 1234);
 8000682:	4b05      	ldr	r3, [pc, #20]	; (8000698 <UDP_Server_Init+0x24>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f240 42d2 	movw	r2, #1234	; 0x4d2
 800068a:	4904      	ldr	r1, [pc, #16]	; (800069c <UDP_Server_Init+0x28>)
 800068c:	4618      	mov	r0, r3
 800068e:	f007 f8e3 	bl	8007858 <udp_bind>
}
 8000692:	bf00      	nop
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000094 	.word	0x20000094
 800069c:	0800c75c 	.word	0x0800c75c

080006a0 <UDP_Server_Runtime_Task>:
 * retval : none.
 * brief  : This function handles runtime UDP task. It is recommended to be modified according to application.
 */

void UDP_Server_Runtime_Task()
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
	udp_recv(udp_controller, UDP_Server_Receive, NULL);
 80006a4:	4b04      	ldr	r3, [pc, #16]	; (80006b8 <UDP_Server_Runtime_Task+0x18>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2200      	movs	r2, #0
 80006aa:	4904      	ldr	r1, [pc, #16]	; (80006bc <UDP_Server_Runtime_Task+0x1c>)
 80006ac:	4618      	mov	r0, r3
 80006ae:	f007 f95b 	bl	8007968 <udp_recv>
}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	20000094 	.word	0x20000094
 80006bc:	080006c1 	.word	0x080006c1

080006c0 <UDP_Server_Receive>:
 * param5 : port number
 * brief  : This function is Callback to receive functionality. It is to receive data. Costumized by developer.
 */

static void UDP_Server_Receive(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
 80006cc:	603b      	str	r3, [r7, #0]

	if(p->len <= BUF_SIZE*4)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	895b      	ldrh	r3, [r3, #10]
 80006d2:	f5b3 7f01 	cmp.w	r3, #516	; 0x204
 80006d6:	d807      	bhi.n	80006e8 <UDP_Server_Receive+0x28>
	{
		memcpy(udp_buffer, (uint32_t *)p->payload, p->len);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6859      	ldr	r1, [r3, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	895b      	ldrh	r3, [r3, #10]
 80006e0:	461a      	mov	r2, r3
 80006e2:	4805      	ldr	r0, [pc, #20]	; (80006f8 <UDP_Server_Receive+0x38>)
 80006e4:	f009 fca2 	bl	800a02c <memcpy>
	}

	pbuf_free(p);
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	f006 fac9 	bl	8006c80 <pbuf_free>

}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200001dc 	.word	0x200001dc

080006fc <SDRAM_Init>:
 * @retval = none.
 * @brief  = external sdram initialization.
 */

void SDRAM_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b08c      	sub	sp, #48	; 0x30
 8000700:	af00      	add	r7, sp, #0

	FMC_SDRAM_CommandTypeDef   command;
    FMC_SDRAM_TimingTypeDef    SdramTiming = {0};
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	605a      	str	r2, [r3, #4]
 800070a:	609a      	str	r2, [r3, #8]
 800070c:	60da      	str	r2, [r3, #12]
 800070e:	611a      	str	r2, [r3, #16]
 8000710:	615a      	str	r2, [r3, #20]
 8000712:	619a      	str	r2, [r3, #24]

    hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000714:	4b20      	ldr	r3, [pc, #128]	; (8000798 <SDRAM_Init+0x9c>)
 8000716:	4a21      	ldr	r2, [pc, #132]	; (800079c <SDRAM_Init+0xa0>)
 8000718:	601a      	str	r2, [r3, #0]

    hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800071a:	4b1f      	ldr	r3, [pc, #124]	; (8000798 <SDRAM_Init+0x9c>)
 800071c:	2200      	movs	r2, #0
 800071e:	605a      	str	r2, [r3, #4]
    hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000720:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <SDRAM_Init+0x9c>)
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
    hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000726:	4b1c      	ldr	r3, [pc, #112]	; (8000798 <SDRAM_Init+0x9c>)
 8000728:	2204      	movs	r2, #4
 800072a:	60da      	str	r2, [r3, #12]
    hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800072c:	4b1a      	ldr	r3, [pc, #104]	; (8000798 <SDRAM_Init+0x9c>)
 800072e:	2210      	movs	r2, #16
 8000730:	611a      	str	r2, [r3, #16]
    hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_2;
 8000732:	4b19      	ldr	r3, [pc, #100]	; (8000798 <SDRAM_Init+0x9c>)
 8000734:	2200      	movs	r2, #0
 8000736:	615a      	str	r2, [r3, #20]
    hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8000738:	4b17      	ldr	r3, [pc, #92]	; (8000798 <SDRAM_Init+0x9c>)
 800073a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800073e:	619a      	str	r2, [r3, #24]
    hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000740:	4b15      	ldr	r3, [pc, #84]	; (8000798 <SDRAM_Init+0x9c>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
    hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <SDRAM_Init+0x9c>)
 8000748:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800074c:	621a      	str	r2, [r3, #32]
    hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <SDRAM_Init+0x9c>)
 8000750:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000754:	625a      	str	r2, [r3, #36]	; 0x24
    hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <SDRAM_Init+0x9c>)
 8000758:	2200      	movs	r2, #0
 800075a:	629a      	str	r2, [r3, #40]	; 0x28

    SdramTiming.LoadToActiveDelay = 2;
 800075c:	2302      	movs	r3, #2
 800075e:	607b      	str	r3, [r7, #4]
    SdramTiming.ExitSelfRefreshDelay = 6;
 8000760:	2306      	movs	r3, #6
 8000762:	60bb      	str	r3, [r7, #8]
    SdramTiming.SelfRefreshTime = 4;
 8000764:	2304      	movs	r3, #4
 8000766:	60fb      	str	r3, [r7, #12]
    SdramTiming.RowCycleDelay = 6;
 8000768:	2306      	movs	r3, #6
 800076a:	613b      	str	r3, [r7, #16]
    SdramTiming.WriteRecoveryTime = 2;
 800076c:	2302      	movs	r3, #2
 800076e:	617b      	str	r3, [r7, #20]
    SdramTiming.RPDelay = 2;
 8000770:	2302      	movs	r3, #2
 8000772:	61bb      	str	r3, [r7, #24]
    SdramTiming.RCDDelay = 2;
 8000774:	2302      	movs	r3, #2
 8000776:	61fb      	str	r3, [r7, #28]

    HAL_SDRAM_Init(&hsdram1, &SdramTiming);
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	4619      	mov	r1, r3
 800077c:	4806      	ldr	r0, [pc, #24]	; (8000798 <SDRAM_Init+0x9c>)
 800077e:	f003 fef7 	bl	8004570 <HAL_SDRAM_Init>

    SDRAM_Initialization_Sequence(&hsdram1, &command);
 8000782:	f107 0320 	add.w	r3, r7, #32
 8000786:	4619      	mov	r1, r3
 8000788:	4803      	ldr	r0, [pc, #12]	; (8000798 <SDRAM_Init+0x9c>)
 800078a:	f000 f809 	bl	80007a0 <SDRAM_Initialization_Sequence>

}
 800078e:	bf00      	nop
 8000790:	3730      	adds	r7, #48	; 0x30
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	200003e0 	.word	0x200003e0
 800079c:	a0000140 	.word	0xa0000140

080007a0 <SDRAM_Initialization_Sequence>:
 * @retval = none.
 * @brief  = SDRAM commands setting function.
 */

static void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *sdram_handle, FMC_SDRAM_CommandTypeDef *command)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
  volatile uint32_t temp_val;

  command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	2201      	movs	r2, #1
 80007ae:	601a      	str	r2, [r3, #0]
  command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	2210      	movs	r2, #16
 80007b4:	605a      	str	r2, [r3, #4]
  command->AutoRefreshNumber = 1;
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	2201      	movs	r2, #1
 80007ba:	609a      	str	r2, [r3, #8]
  command->ModeRegisterDefinition = 0;
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]

  HAL_SDRAM_SendCommand(sdram_handle, command, SDRAM_TIMEOUT);
 80007c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007c6:	6839      	ldr	r1, [r7, #0]
 80007c8:	6878      	ldr	r0, [r7, #4]
 80007ca:	f003 ff05 	bl	80045d8 <HAL_SDRAM_SendCommand>

  HAL_Delay(1);
 80007ce:	2001      	movs	r0, #1
 80007d0:	f000 fea8 	bl	8001524 <HAL_Delay>

  command->CommandMode = FMC_SDRAM_CMD_PALL;
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	2202      	movs	r2, #2
 80007d8:	601a      	str	r2, [r3, #0]
  command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	2210      	movs	r2, #16
 80007de:	605a      	str	r2, [r3, #4]
  command->AutoRefreshNumber = 1;
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	2201      	movs	r2, #1
 80007e4:	609a      	str	r2, [r3, #8]
  command->ModeRegisterDefinition = 0;
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	2200      	movs	r2, #0
 80007ea:	60da      	str	r2, [r3, #12]

  HAL_SDRAM_SendCommand(sdram_handle, command, SDRAM_TIMEOUT);
 80007ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007f0:	6839      	ldr	r1, [r7, #0]
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f003 fef0 	bl	80045d8 <HAL_SDRAM_SendCommand>

  command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	2203      	movs	r2, #3
 80007fc:	601a      	str	r2, [r3, #0]
  command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	2210      	movs	r2, #16
 8000802:	605a      	str	r2, [r3, #4]
  command->AutoRefreshNumber = 8;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	2208      	movs	r2, #8
 8000808:	609a      	str	r2, [r3, #8]
  command->ModeRegisterDefinition = 0;
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	2200      	movs	r2, #0
 800080e:	60da      	str	r2, [r3, #12]

  HAL_SDRAM_SendCommand(sdram_handle, command, SDRAM_TIMEOUT);
 8000810:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000814:	6839      	ldr	r1, [r7, #0]
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f003 fede 	bl	80045d8 <HAL_SDRAM_SendCommand>

  temp_val = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800081c:	f44f 7308 	mov.w	r3, #544	; 0x220
 8000820:	60fb      	str	r3, [r7, #12]
                       SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                       SDRAM_MODEREG_CAS_LATENCY_2           |
                       SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                       SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	2204      	movs	r2, #4
 8000826:	601a      	str	r2, [r3, #0]
  command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	2210      	movs	r2, #16
 800082c:	605a      	str	r2, [r3, #4]
  command->AutoRefreshNumber = 1;
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	2201      	movs	r2, #1
 8000832:	609a      	str	r2, [r3, #8]
  command->ModeRegisterDefinition = temp_val;
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	60da      	str	r2, [r3, #12]

  HAL_SDRAM_SendCommand(sdram_handle, command, SDRAM_TIMEOUT);
 800083a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800083e:	6839      	ldr	r1, [r7, #0]
 8000840:	6878      	ldr	r0, [r7, #4]
 8000842:	f003 fec9 	bl	80045d8 <HAL_SDRAM_SendCommand>
  HAL_SDRAM_SetAutoRefreshNumber(&hsdram1, SDRAM_REFRESH_TIME);
 8000846:	f240 6103 	movw	r1, #1539	; 0x603
 800084a:	4803      	ldr	r0, [pc, #12]	; (8000858 <SDRAM_Initialization_Sequence+0xb8>)
 800084c:	f003 feef 	bl	800462e <HAL_SDRAM_SetAutoRefreshNumber>

}
 8000850:	bf00      	nop
 8000852:	3710      	adds	r7, #16
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	200003e0 	.word	0x200003e0

0800085c <Displayer_Init>:
 * retval: none.
 * brief : This function gets displayer ready to be driven.
 */

void Displayer_Init()
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
	LCD_BACKLIGHT_STATE(1);
 8000860:	2201      	movs	r2, #1
 8000862:	2108      	movs	r1, #8
 8000864:	4823      	ldr	r0, [pc, #140]	; (80008f4 <Displayer_Init+0x98>)
 8000866:	f002 fa99 	bl	8002d9c <HAL_GPIO_WritePin>
	LCD_DISP_STATE(1);
 800086a:	2201      	movs	r2, #1
 800086c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000870:	4821      	ldr	r0, [pc, #132]	; (80008f8 <Displayer_Init+0x9c>)
 8000872:	f002 fa93 	bl	8002d9c <HAL_GPIO_WritePin>

	lcd_handle.Instance = LTDC;
 8000876:	4b21      	ldr	r3, [pc, #132]	; (80008fc <Displayer_Init+0xa0>)
 8000878:	4a21      	ldr	r2, [pc, #132]	; (8000900 <Displayer_Init+0xa4>)
 800087a:	601a      	str	r2, [r3, #0]
	lcd_handle.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800087c:	4b1f      	ldr	r3, [pc, #124]	; (80008fc <Displayer_Init+0xa0>)
 800087e:	2200      	movs	r2, #0
 8000880:	605a      	str	r2, [r3, #4]
	lcd_handle.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000882:	4b1e      	ldr	r3, [pc, #120]	; (80008fc <Displayer_Init+0xa0>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
	lcd_handle.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000888:	4b1c      	ldr	r3, [pc, #112]	; (80008fc <Displayer_Init+0xa0>)
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
	lcd_handle.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800088e:	4b1b      	ldr	r3, [pc, #108]	; (80008fc <Displayer_Init+0xa0>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
	lcd_handle.Init.HorizontalSync     = DISPLAYER_HSYNC - 1;
 8000894:	4b19      	ldr	r3, [pc, #100]	; (80008fc <Displayer_Init+0xa0>)
 8000896:	2228      	movs	r2, #40	; 0x28
 8000898:	615a      	str	r2, [r3, #20]
	lcd_handle.Init.VerticalSync       = DISPLAYER_VSYNC - 1;
 800089a:	4b18      	ldr	r3, [pc, #96]	; (80008fc <Displayer_Init+0xa0>)
 800089c:	2209      	movs	r2, #9
 800089e:	619a      	str	r2, [r3, #24]
	lcd_handle.Init.AccumulatedHBP     = DISPLAYER_HSYNC  + DISPLAYER_HBP - 1;
 80008a0:	4b16      	ldr	r3, [pc, #88]	; (80008fc <Displayer_Init+0xa0>)
 80008a2:	2235      	movs	r2, #53	; 0x35
 80008a4:	61da      	str	r2, [r3, #28]
	lcd_handle.Init.AccumulatedVBP     = DISPLAYER_VSYNC  + DISPLAYER_VBP - 1;
 80008a6:	4b15      	ldr	r3, [pc, #84]	; (80008fc <Displayer_Init+0xa0>)
 80008a8:	220b      	movs	r2, #11
 80008aa:	621a      	str	r2, [r3, #32]
	lcd_handle.Init.AccumulatedActiveH = DISPLAYER_HEIGHT + DISPLAYER_VSYNC+ DISPLAYER_VBP - 1;
 80008ac:	4b13      	ldr	r3, [pc, #76]	; (80008fc <Displayer_Init+0xa0>)
 80008ae:	f240 121b 	movw	r2, #283	; 0x11b
 80008b2:	629a      	str	r2, [r3, #40]	; 0x28
	lcd_handle.Init.AccumulatedActiveW = DISPLAYER_WIDTH + DISPLAYER_HSYNC+ DISPLAYER_HBP - 1;
 80008b4:	4b11      	ldr	r3, [pc, #68]	; (80008fc <Displayer_Init+0xa0>)
 80008b6:	f240 2215 	movw	r2, #533	; 0x215
 80008ba:	625a      	str	r2, [r3, #36]	; 0x24
	lcd_handle.Init.TotalHeigh = DISPLAYER_HEIGHT + DISPLAYER_VSYNC + DISPLAYER_VBP + DISPLAYER_VFP - 1;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <Displayer_Init+0xa0>)
 80008be:	f240 121d 	movw	r2, #285	; 0x11d
 80008c2:	631a      	str	r2, [r3, #48]	; 0x30
	lcd_handle.Init.TotalWidth = DISPLAYER_WIDTH + DISPLAYER_HSYNC + DISPLAYER_HBP + DISPLAYER_HFP - 1;
 80008c4:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <Displayer_Init+0xa0>)
 80008c6:	f240 2235 	movw	r2, #565	; 0x235
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
	lcd_handle.Init.Backcolor.Blue = 0;
 80008cc:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <Displayer_Init+0xa0>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	lcd_handle.Init.Backcolor.Green = 0;
 80008d4:	4b09      	ldr	r3, [pc, #36]	; (80008fc <Displayer_Init+0xa0>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	lcd_handle.Init.Backcolor.Red = 0;
 80008dc:	4b07      	ldr	r3, [pc, #28]	; (80008fc <Displayer_Init+0xa0>)
 80008de:	2200      	movs	r2, #0
 80008e0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

	HAL_LTDC_Init(&lcd_handle);
 80008e4:	4805      	ldr	r0, [pc, #20]	; (80008fc <Displayer_Init+0xa0>)
 80008e6:	f002 fa8d 	bl	8002e04 <HAL_LTDC_Init>
	Displayer_Layer_Init();
 80008ea:	f000 f80b 	bl	8000904 <Displayer_Layer_Init>
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40022800 	.word	0x40022800
 80008f8:	40022000 	.word	0x40022000
 80008fc:	20000414 	.word	0x20000414
 8000900:	40016800 	.word	0x40016800

08000904 <Displayer_Layer_Init>:
 * brief : This function initialises first layer.
 */


static void Displayer_Layer_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
	lcd_handle.LayerCfg[0].WindowX0 = 0;
 8000908:	4b1f      	ldr	r3, [pc, #124]	; (8000988 <Displayer_Layer_Init+0x84>)
 800090a:	2200      	movs	r2, #0
 800090c:	639a      	str	r2, [r3, #56]	; 0x38
	lcd_handle.LayerCfg[0].WindowX1 = DISPLAYER_WIDTH;
 800090e:	4b1e      	ldr	r3, [pc, #120]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000910:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000914:	63da      	str	r2, [r3, #60]	; 0x3c
	lcd_handle.LayerCfg[0].WindowY0 = 0;
 8000916:	4b1c      	ldr	r3, [pc, #112]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000918:	2200      	movs	r2, #0
 800091a:	641a      	str	r2, [r3, #64]	; 0x40
	lcd_handle.LayerCfg[0].WindowY1 = DISPLAYER_HEIGHT;
 800091c:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <Displayer_Layer_Init+0x84>)
 800091e:	f44f 7288 	mov.w	r2, #272	; 0x110
 8000922:	645a      	str	r2, [r3, #68]	; 0x44
	lcd_handle.LayerCfg[0].PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000924:	4b18      	ldr	r3, [pc, #96]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000926:	2200      	movs	r2, #0
 8000928:	649a      	str	r2, [r3, #72]	; 0x48
	lcd_handle.LayerCfg[0].Alpha = 255;
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <Displayer_Layer_Init+0x84>)
 800092c:	22ff      	movs	r2, #255	; 0xff
 800092e:	64da      	str	r2, [r3, #76]	; 0x4c
	lcd_handle.LayerCfg[0].Alpha0 = 0;
 8000930:	4b15      	ldr	r3, [pc, #84]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000932:	2200      	movs	r2, #0
 8000934:	651a      	str	r2, [r3, #80]	; 0x50
	lcd_handle.LayerCfg[0].BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000936:	4b14      	ldr	r3, [pc, #80]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000938:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800093c:	655a      	str	r2, [r3, #84]	; 0x54
	lcd_handle.LayerCfg[0].BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800093e:	4b12      	ldr	r3, [pc, #72]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000940:	2207      	movs	r2, #7
 8000942:	659a      	str	r2, [r3, #88]	; 0x58

	lcd_handle.LayerCfg[0].ImageWidth = DISPLAYER_WIDTH;
 8000944:	4b10      	ldr	r3, [pc, #64]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000946:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800094a:	661a      	str	r2, [r3, #96]	; 0x60
	lcd_handle.LayerCfg[0].ImageHeight = DISPLAYER_HEIGHT;
 800094c:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <Displayer_Layer_Init+0x84>)
 800094e:	f44f 7288 	mov.w	r2, #272	; 0x110
 8000952:	665a      	str	r2, [r3, #100]	; 0x64
	lcd_handle.LayerCfg[0].Backcolor.Blue = 0;
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000956:	2200      	movs	r2, #0
 8000958:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	lcd_handle.LayerCfg[0].Backcolor.Green = 0;
 800095c:	4b0a      	ldr	r3, [pc, #40]	; (8000988 <Displayer_Layer_Init+0x84>)
 800095e:	2200      	movs	r2, #0
 8000960:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
	lcd_handle.LayerCfg[0].Backcolor.Red = 0;
 8000964:	4b08      	ldr	r3, [pc, #32]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000966:	2200      	movs	r2, #0
 8000968:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

	HAL_LTDC_SetAddress(&lcd_handle, FB_START_ADDRRESS, 0);
 800096c:	2200      	movs	r2, #0
 800096e:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000972:	4805      	ldr	r0, [pc, #20]	; (8000988 <Displayer_Layer_Init+0x84>)
 8000974:	f002 fb54 	bl	8003020 <HAL_LTDC_SetAddress>
    HAL_LTDC_ConfigLayer(&lcd_handle, &lcd_handle.LayerCfg[0], 1);
 8000978:	2201      	movs	r2, #1
 800097a:	4904      	ldr	r1, [pc, #16]	; (800098c <Displayer_Layer_Init+0x88>)
 800097c:	4802      	ldr	r0, [pc, #8]	; (8000988 <Displayer_Layer_Init+0x84>)
 800097e:	f002 fb11 	bl	8002fa4 <HAL_LTDC_ConfigLayer>
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	20000414 	.word	0x20000414
 800098c:	2000044c 	.word	0x2000044c

08000990 <Display_Draw_Pixel>:
 * brief   : This function draws a pixel to spesific position.
 * XXX: This function defined non-statically, It may be used with lvgl in the future.
 */

void Display_Draw_Pixel(uint16_t pos_x, uint16_t pos_y, uint32_t color)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	603a      	str	r2, [r7, #0]
 800099a:	80fb      	strh	r3, [r7, #6]
 800099c:	460b      	mov	r3, r1
 800099e:	80bb      	strh	r3, [r7, #4]
	*(volatile uint32_t *)(lcd_handle.LayerCfg[0].FBStartAdress+(4*(pos_y*lcd_handle.LayerCfg[0].ImageWidth+pos_x))) = color;
 80009a0:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <Display_Draw_Pixel+0x38>)
 80009a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80009a4:	88bb      	ldrh	r3, [r7, #4]
 80009a6:	4908      	ldr	r1, [pc, #32]	; (80009c8 <Display_Draw_Pixel+0x38>)
 80009a8:	6e09      	ldr	r1, [r1, #96]	; 0x60
 80009aa:	fb01 f103 	mul.w	r1, r1, r3
 80009ae:	88fb      	ldrh	r3, [r7, #6]
 80009b0:	440b      	add	r3, r1
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	4413      	add	r3, r2
 80009b6:	461a      	mov	r2, r3
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	6013      	str	r3, [r2, #0]
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	20000414 	.word	0x20000414

080009cc <Display_Fill_Black>:
 * retval  : none.
 * brief   : This function fills the screen with black so that initial RAM buffer does not ruin the screen.
 */

void Display_Fill_Black(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
	 for( uint32_t i = 0; i < DISPLAYER_WIDTH*DISPLAYER_HEIGHT; i++ )
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	e00b      	b.n	80009f0 <Display_Fill_Black+0x24>
	 {
		 *(volatile uint32_t *)(lcd_handle.LayerCfg[0].FBStartAdress+(i*4)) = 0xFF000000; /* Black in ARGB8888*/
 80009d8:	4b0b      	ldr	r3, [pc, #44]	; (8000a08 <Display_Fill_Black+0x3c>)
 80009da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	4413      	add	r3, r2
 80009e2:	461a      	mov	r2, r3
 80009e4:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80009e8:	6013      	str	r3, [r2, #0]
	 for( uint32_t i = 0; i < DISPLAYER_WIDTH*DISPLAYER_HEIGHT; i++ )
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3301      	adds	r3, #1
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f5b3 3fff 	cmp.w	r3, #130560	; 0x1fe00
 80009f6:	d3ef      	bcc.n	80009d8 <Display_Fill_Black+0xc>
	 }
}
 80009f8:	bf00      	nop
 80009fa:	bf00      	nop
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	20000414 	.word	0x20000414

08000a0c <Display_Draw_Image>:
 * param5 : image buffer.
 * brief  : This function draws an image to screen with spesified position.
 */

void Display_Draw_Image(uint16_t pos_x, uint16_t pos_y, uint16_t width, uint16_t height,volatile uint32_t *image)
{
 8000a0c:	b590      	push	{r4, r7, lr}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4604      	mov	r4, r0
 8000a14:	4608      	mov	r0, r1
 8000a16:	4611      	mov	r1, r2
 8000a18:	461a      	mov	r2, r3
 8000a1a:	4623      	mov	r3, r4
 8000a1c:	80fb      	strh	r3, [r7, #6]
 8000a1e:	4603      	mov	r3, r0
 8000a20:	80bb      	strh	r3, [r7, #4]
 8000a22:	460b      	mov	r3, r1
 8000a24:	807b      	strh	r3, [r7, #2]
 8000a26:	4613      	mov	r3, r2
 8000a28:	803b      	strh	r3, [r7, #0]
	if( image == NULL )
 8000a2a:	6a3b      	ldr	r3, [r7, #32]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d021      	beq.n	8000a74 <Display_Draw_Image+0x68>
	{
		return;
	}

	for( uint16_t i = pos_y; i < pos_y+height; i++ )
 8000a30:	88bb      	ldrh	r3, [r7, #4]
 8000a32:	81fb      	strh	r3, [r7, #14]
 8000a34:	e017      	b.n	8000a66 <Display_Draw_Image+0x5a>
	{
		for( uint16_t j = pos_x; j < pos_x+width; j++ )
 8000a36:	88fb      	ldrh	r3, [r7, #6]
 8000a38:	81bb      	strh	r3, [r7, #12]
 8000a3a:	e00b      	b.n	8000a54 <Display_Draw_Image+0x48>
		{
			Display_Draw_Pixel(j, i, *image++);
 8000a3c:	6a3b      	ldr	r3, [r7, #32]
 8000a3e:	1d1a      	adds	r2, r3, #4
 8000a40:	623a      	str	r2, [r7, #32]
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	89f9      	ldrh	r1, [r7, #14]
 8000a46:	89bb      	ldrh	r3, [r7, #12]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff ffa1 	bl	8000990 <Display_Draw_Pixel>
		for( uint16_t j = pos_x; j < pos_x+width; j++ )
 8000a4e:	89bb      	ldrh	r3, [r7, #12]
 8000a50:	3301      	adds	r3, #1
 8000a52:	81bb      	strh	r3, [r7, #12]
 8000a54:	89ba      	ldrh	r2, [r7, #12]
 8000a56:	88f9      	ldrh	r1, [r7, #6]
 8000a58:	887b      	ldrh	r3, [r7, #2]
 8000a5a:	440b      	add	r3, r1
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	dbed      	blt.n	8000a3c <Display_Draw_Image+0x30>
	for( uint16_t i = pos_y; i < pos_y+height; i++ )
 8000a60:	89fb      	ldrh	r3, [r7, #14]
 8000a62:	3301      	adds	r3, #1
 8000a64:	81fb      	strh	r3, [r7, #14]
 8000a66:	89fa      	ldrh	r2, [r7, #14]
 8000a68:	88b9      	ldrh	r1, [r7, #4]
 8000a6a:	883b      	ldrh	r3, [r7, #0]
 8000a6c:	440b      	add	r3, r1
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	dbe1      	blt.n	8000a36 <Display_Draw_Image+0x2a>
 8000a72:	e000      	b.n	8000a76 <Display_Draw_Image+0x6a>
		return;
 8000a74:	bf00      	nop
		}
	}
}
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd90      	pop	{r4, r7, pc}

08000a7c <HAL_FMC_MspInit>:
  /* USER CODE END FMC_Init 2 */
}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000a90:	4b3a      	ldr	r3, [pc, #232]	; (8000b7c <HAL_FMC_MspInit+0x100>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d16d      	bne.n	8000b74 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8000a98:	4b38      	ldr	r3, [pc, #224]	; (8000b7c <HAL_FMC_MspInit+0x100>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000a9e:	4b38      	ldr	r3, [pc, #224]	; (8000b80 <HAL_FMC_MspInit+0x104>)
 8000aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aa2:	4a37      	ldr	r2, [pc, #220]	; (8000b80 <HAL_FMC_MspInit+0x104>)
 8000aa4:	f043 0301 	orr.w	r3, r3, #1
 8000aa8:	6393      	str	r3, [r2, #56]	; 0x38
 8000aaa:	4b35      	ldr	r3, [pc, #212]	; (8000b80 <HAL_FMC_MspInit+0x104>)
 8000aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	603b      	str	r3, [r7, #0]
 8000ab4:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 8000ab6:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000aba:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abc:	2302      	movs	r3, #2
 8000abe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ac8:	230c      	movs	r3, #12
 8000aca:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	4619      	mov	r1, r3
 8000ad0:	482c      	ldr	r0, [pc, #176]	; (8000b84 <HAL_FMC_MspInit+0x108>)
 8000ad2:	f001 ffb7 	bl	8002a44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 8000ad6:	f248 1313 	movw	r3, #33043	; 0x8113
 8000ada:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000adc:	2302      	movs	r3, #2
 8000ade:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ae8:	230c      	movs	r3, #12
 8000aea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	4619      	mov	r1, r3
 8000af0:	4825      	ldr	r0, [pc, #148]	; (8000b88 <HAL_FMC_MspInit+0x10c>)
 8000af2:	f001 ffa7 	bl	8002a44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8000af6:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000afa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afc:	2302      	movs	r3, #2
 8000afe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b04:	2303      	movs	r3, #3
 8000b06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b08:	230c      	movs	r3, #12
 8000b0a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b0c:	1d3b      	adds	r3, r7, #4
 8000b0e:	4619      	mov	r1, r3
 8000b10:	481e      	ldr	r0, [pc, #120]	; (8000b8c <HAL_FMC_MspInit+0x110>)
 8000b12:	f001 ff97 	bl	8002a44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000b16:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000b1a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b24:	2303      	movs	r3, #3
 8000b26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b28:	230c      	movs	r3, #12
 8000b2a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4817      	ldr	r0, [pc, #92]	; (8000b90 <HAL_FMC_MspInit+0x114>)
 8000b32:	f001 ff87 	bl	8002a44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 8000b36:	2328      	movs	r3, #40	; 0x28
 8000b38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b42:	2303      	movs	r3, #3
 8000b44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b46:	230c      	movs	r3, #12
 8000b48:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b4a:	1d3b      	adds	r3, r7, #4
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4811      	ldr	r0, [pc, #68]	; (8000b94 <HAL_FMC_MspInit+0x118>)
 8000b50:	f001 ff78 	bl	8002a44 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b54:	2308      	movs	r3, #8
 8000b56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b64:	230c      	movs	r3, #12
 8000b66:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480a      	ldr	r0, [pc, #40]	; (8000b98 <HAL_FMC_MspInit+0x11c>)
 8000b6e:	f001 ff69 	bl	8002a44 <HAL_GPIO_Init>
 8000b72:	e000      	b.n	8000b76 <HAL_FMC_MspInit+0xfa>
    return;
 8000b74:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000b76:	3718      	adds	r7, #24
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	20000098 	.word	0x20000098
 8000b80:	40023800 	.word	0x40023800
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40021800 	.word	0x40021800
 8000b8c:	40020c00 	.word	0x40020c00
 8000b90:	40021400 	.word	0x40021400
 8000b94:	40021c00 	.word	0x40021c00
 8000b98:	40020800 	.word	0x40020800

08000b9c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000ba4:	f7ff ff6a 	bl	8000a7c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b090      	sub	sp, #64	; 0x40
 8000bb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bc6:	4b58      	ldr	r3, [pc, #352]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	4a57      	ldr	r2, [pc, #348]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000bcc:	f043 0310 	orr.w	r3, r3, #16
 8000bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd2:	4b55      	ldr	r3, [pc, #340]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	f003 0310 	and.w	r3, r3, #16
 8000bda:	62bb      	str	r3, [r7, #40]	; 0x28
 8000bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bde:	4b52      	ldr	r3, [pc, #328]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	4a51      	ldr	r2, [pc, #324]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000be4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000be8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bea:	4b4f      	ldr	r3, [pc, #316]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bf2:	627b      	str	r3, [r7, #36]	; 0x24
 8000bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf6:	4b4c      	ldr	r3, [pc, #304]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a4b      	ldr	r2, [pc, #300]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b49      	ldr	r3, [pc, #292]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	623b      	str	r3, [r7, #32]
 8000c0c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000c0e:	4b46      	ldr	r3, [pc, #280]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	4a45      	ldr	r2, [pc, #276]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c14:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c18:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1a:	4b43      	ldr	r3, [pc, #268]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c22:	61fb      	str	r3, [r7, #28]
 8000c24:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c26:	4b40      	ldr	r3, [pc, #256]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	4a3f      	ldr	r2, [pc, #252]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c2c:	f043 0308 	orr.w	r3, r3, #8
 8000c30:	6313      	str	r3, [r2, #48]	; 0x30
 8000c32:	4b3d      	ldr	r3, [pc, #244]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	f003 0308 	and.w	r3, r3, #8
 8000c3a:	61bb      	str	r3, [r7, #24]
 8000c3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000c3e:	4b3a      	ldr	r3, [pc, #232]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	4a39      	ldr	r2, [pc, #228]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c48:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4a:	4b37      	ldr	r3, [pc, #220]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c52:	617b      	str	r3, [r7, #20]
 8000c54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c56:	4b34      	ldr	r3, [pc, #208]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	4a33      	ldr	r2, [pc, #204]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c5c:	f043 0304 	orr.w	r3, r3, #4
 8000c60:	6313      	str	r3, [r2, #48]	; 0x30
 8000c62:	4b31      	ldr	r3, [pc, #196]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	f003 0304 	and.w	r3, r3, #4
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c6e:	4b2e      	ldr	r3, [pc, #184]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	4a2d      	ldr	r2, [pc, #180]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c74:	f043 0320 	orr.w	r3, r3, #32
 8000c78:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7a:	4b2b      	ldr	r3, [pc, #172]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	f003 0320 	and.w	r3, r3, #32
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000c86:	4b28      	ldr	r3, [pc, #160]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a27      	ldr	r2, [pc, #156]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b25      	ldr	r3, [pc, #148]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c9e:	4b22      	ldr	r3, [pc, #136]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a21      	ldr	r2, [pc, #132]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b1f      	ldr	r3, [pc, #124]	; (8000d28 <MX_GPIO_Init+0x178>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_SET);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2108      	movs	r1, #8
 8000cba:	481c      	ldr	r0, [pc, #112]	; (8000d2c <MX_GPIO_Init+0x17c>)
 8000cbc:	f002 f86e 	bl	8002d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1|GPIO_PIN_12, GPIO_PIN_SET);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	f241 0102 	movw	r1, #4098	; 0x1002
 8000cc6:	481a      	ldr	r0, [pc, #104]	; (8000d30 <MX_GPIO_Init+0x180>)
 8000cc8:	f002 f868 	bl	8002d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDMMC_Detect_Pin;
 8000ccc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDMMC_Detect_GPIO_Port, &GPIO_InitStruct);
 8000cda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4814      	ldr	r0, [pc, #80]	; (8000d34 <MX_GPIO_Init+0x184>)
 8000ce2:	f001 feaf 	bl	8002a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PK3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ce6:	2308      	movs	r3, #8
 8000ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cea:	2301      	movs	r3, #1
 8000cec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000cf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	480b      	ldr	r0, [pc, #44]	; (8000d2c <MX_GPIO_Init+0x17c>)
 8000cfe:	f001 fea1 	bl	8002a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI1 PI12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
 8000d02:	f241 0302 	movw	r3, #4098	; 0x1002
 8000d06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d10:	2303      	movs	r3, #3
 8000d12:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000d14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4805      	ldr	r0, [pc, #20]	; (8000d30 <MX_GPIO_Init+0x180>)
 8000d1c:	f001 fe92 	bl	8002a44 <HAL_GPIO_Init>

}
 8000d20:	bf00      	nop
 8000d22:	3740      	adds	r7, #64	; 0x40
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	40022800 	.word	0x40022800
 8000d30:	40022000 	.word	0x40022000
 8000d34:	40020800 	.word	0x40020800

08000d38 <HAL_LTDC_MspInit>:
  /* USER CODE END LTDC_Init 2 */

}

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08e      	sub	sp, #56	; 0x38
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a51      	ldr	r2, [pc, #324]	; (8000e9c <HAL_LTDC_MspInit+0x164>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	f040 809b 	bne.w	8000e92 <HAL_LTDC_MspInit+0x15a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000d5c:	4b50      	ldr	r3, [pc, #320]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d60:	4a4f      	ldr	r2, [pc, #316]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d62:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d66:	6453      	str	r3, [r2, #68]	; 0x44
 8000d68:	4b4d      	ldr	r3, [pc, #308]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d70:	623b      	str	r3, [r7, #32]
 8000d72:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d74:	4b4a      	ldr	r3, [pc, #296]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d78:	4a49      	ldr	r2, [pc, #292]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d7a:	f043 0310 	orr.w	r3, r3, #16
 8000d7e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d80:	4b47      	ldr	r3, [pc, #284]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d84:	f003 0310 	and.w	r3, r3, #16
 8000d88:	61fb      	str	r3, [r7, #28]
 8000d8a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000d8c:	4b44      	ldr	r3, [pc, #272]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d90:	4a43      	ldr	r2, [pc, #268]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d96:	6313      	str	r3, [r2, #48]	; 0x30
 8000d98:	4b41      	ldr	r3, [pc, #260]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000da0:	61bb      	str	r3, [r7, #24]
 8000da2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8000da4:	4b3e      	ldr	r3, [pc, #248]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da8:	4a3d      	ldr	r2, [pc, #244]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000daa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dae:	6313      	str	r3, [r2, #48]	; 0x30
 8000db0:	4b3b      	ldr	r3, [pc, #236]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dbc:	4b38      	ldr	r3, [pc, #224]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc0:	4a37      	ldr	r2, [pc, #220]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000dc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dc6:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc8:	4b35      	ldr	r3, [pc, #212]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8000dd4:	4b32      	ldr	r3, [pc, #200]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd8:	4a31      	ldr	r2, [pc, #196]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000dda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dde:	6313      	str	r3, [r2, #48]	; 0x30
 8000de0:	4b2f      	ldr	r3, [pc, #188]	; (8000ea0 <HAL_LTDC_MspInit+0x168>)
 8000de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000dec:	2310      	movs	r3, #16
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000dfc:	230e      	movs	r3, #14
 8000dfe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e04:	4619      	mov	r1, r3
 8000e06:	4827      	ldr	r0, [pc, #156]	; (8000ea4 <HAL_LTDC_MspInit+0x16c>)
 8000e08:	f001 fe1c 	bl	8002a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_11
 8000e0c:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8000e10:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7|GPIO_PIN_9
                          |GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	2302      	movs	r3, #2
 8000e14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e1e:	230e      	movs	r3, #14
 8000e20:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e26:	4619      	mov	r1, r3
 8000e28:	481f      	ldr	r0, [pc, #124]	; (8000ea8 <HAL_LTDC_MspInit+0x170>)
 8000e2a:	f001 fe0b 	bl	8002a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 8000e2e:	23f7      	movs	r3, #247	; 0xf7
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e32:	2302      	movs	r3, #2
 8000e34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e3e:	230e      	movs	r3, #14
 8000e40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e46:	4619      	mov	r1, r3
 8000e48:	4818      	ldr	r0, [pc, #96]	; (8000eac <HAL_LTDC_MspInit+0x174>)
 8000e4a:	f001 fdfb 	bl	8002a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e54:	2302      	movs	r3, #2
 8000e56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000e60:	2309      	movs	r3, #9
 8000e62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4811      	ldr	r0, [pc, #68]	; (8000eb0 <HAL_LTDC_MspInit+0x178>)
 8000e6c:	f001 fdea 	bl	8002a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
 8000e70:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e82:	230e      	movs	r3, #14
 8000e84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000e86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4809      	ldr	r0, [pc, #36]	; (8000eb4 <HAL_LTDC_MspInit+0x17c>)
 8000e8e:	f001 fdd9 	bl	8002a44 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8000e92:	bf00      	nop
 8000e94:	3738      	adds	r7, #56	; 0x38
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40016800 	.word	0x40016800
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	40022400 	.word	0x40022400
 8000eac:	40022800 	.word	0x40022800
 8000eb0:	40021800 	.word	0x40021800
 8000eb4:	40022000 	.word	0x40022000

08000eb8 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ebc:	f3bf 8f4f 	dsb	sy
}
 8000ec0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ec2:	f3bf 8f6f 	isb	sy
}
 8000ec6:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000ec8:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <SCB_EnableICache+0x48>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000ed0:	f3bf 8f4f 	dsb	sy
}
 8000ed4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ed6:	f3bf 8f6f 	isb	sy
}
 8000eda:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000edc:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <SCB_EnableICache+0x48>)
 8000ede:	695b      	ldr	r3, [r3, #20]
 8000ee0:	4a07      	ldr	r2, [pc, #28]	; (8000f00 <SCB_EnableICache+0x48>)
 8000ee2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ee6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ee8:	f3bf 8f4f 	dsb	sy
}
 8000eec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000eee:	f3bf 8f6f 	isb	sy
}
 8000ef2:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000f0a:	4b1f      	ldr	r3, [pc, #124]	; (8000f88 <SCB_EnableDCache+0x84>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000f12:	f3bf 8f4f 	dsb	sy
}
 8000f16:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000f18:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <SCB_EnableDCache+0x84>)
 8000f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f1e:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	0b5b      	lsrs	r3, r3, #13
 8000f24:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000f28:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	08db      	lsrs	r3, r3, #3
 8000f2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000f32:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	015a      	lsls	r2, r3, #5
 8000f38:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000f3c:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000f42:	4911      	ldr	r1, [pc, #68]	; (8000f88 <SCB_EnableDCache+0x84>)
 8000f44:	4313      	orrs	r3, r2
 8000f46:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	1e5a      	subs	r2, r3, #1
 8000f4e:	60ba      	str	r2, [r7, #8]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1ef      	bne.n	8000f34 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	1e5a      	subs	r2, r3, #1
 8000f58:	60fa      	str	r2, [r7, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d1e5      	bne.n	8000f2a <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f5e:	f3bf 8f4f 	dsb	sy
}
 8000f62:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <SCB_EnableDCache+0x84>)
 8000f66:	695b      	ldr	r3, [r3, #20]
 8000f68:	4a07      	ldr	r2, [pc, #28]	; (8000f88 <SCB_EnableDCache+0x84>)
 8000f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f6e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f70:	f3bf 8f4f 	dsb	sy
}
 8000f74:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f76:	f3bf 8f6f 	isb	sy
}
 8000f7a:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000f7c:	bf00      	nop
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000f90:	f7ff ff92 	bl	8000eb8 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000f94:	f7ff ffb6 	bl	8000f04 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f98:	f000 fa97 	bl	80014ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f9c:	f000 f810 	bl	8000fc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa0:	f7ff fe06 	bl	8000bb0 <MX_GPIO_Init>
  MX_LWIP_Init();
 8000fa4:	f003 ff6c 	bl	8004e80 <MX_LWIP_Init>
  /* USER CODE BEGIN 2 */

  SDRAM_Init();
 8000fa8:	f7ff fba8 	bl	80006fc <SDRAM_Init>
  Displayer_Init();
 8000fac:	f7ff fc56 	bl	800085c <Displayer_Init>
  Image_Control_Init();
 8000fb0:	f7ff fafa 	bl	80005a8 <Image_Control_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MX_LWIP_Process();
 8000fb4:	f004 f896 	bl	80050e4 <MX_LWIP_Process>
	  Image_Control_Runtime();
 8000fb8:	f7ff fafe 	bl	80005b8 <Image_Control_Runtime>
	  MX_LWIP_Process();
 8000fbc:	e7fa      	b.n	8000fb4 <main+0x28>
	...

08000fc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b0b4      	sub	sp, #208	; 0xd0
 8000fc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fc6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000fca:	2230      	movs	r2, #48	; 0x30
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f009 f83a 	bl	800a048 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fe4:	f107 0308 	add.w	r3, r7, #8
 8000fe8:	2284      	movs	r2, #132	; 0x84
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f009 f82b 	bl	800a048 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff2:	4b3f      	ldr	r3, [pc, #252]	; (80010f0 <SystemClock_Config+0x130>)
 8000ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff6:	4a3e      	ldr	r2, [pc, #248]	; (80010f0 <SystemClock_Config+0x130>)
 8000ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ffe:	4b3c      	ldr	r3, [pc, #240]	; (80010f0 <SystemClock_Config+0x130>)
 8001000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800100a:	4b3a      	ldr	r3, [pc, #232]	; (80010f4 <SystemClock_Config+0x134>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a39      	ldr	r2, [pc, #228]	; (80010f4 <SystemClock_Config+0x134>)
 8001010:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001014:	6013      	str	r3, [r2, #0]
 8001016:	4b37      	ldr	r3, [pc, #220]	; (80010f4 <SystemClock_Config+0x134>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800101e:	603b      	str	r3, [r7, #0]
 8001020:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001022:	2301      	movs	r3, #1
 8001024:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001028:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800102c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001030:	2302      	movs	r3, #2
 8001032:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001036:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800103a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 12;
 800103e:	230c      	movs	r3, #12
 8001040:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001044:	23c0      	movs	r3, #192	; 0xc0
 8001046:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800104a:	2302      	movs	r3, #2
 800104c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001050:	2309      	movs	r3, #9
 8001052:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001056:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800105a:	4618      	mov	r0, r3
 800105c:	f002 fa00 	bl	8003460 <HAL_RCC_OscConfig>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001066:	f000 f85b 	bl	8001120 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800106a:	f002 f9a9 	bl	80033c0 <HAL_PWREx_EnableOverDrive>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001074:	f000 f854 	bl	8001120 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001078:	230f      	movs	r3, #15
 800107a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800107e:	2302      	movs	r3, #2
 8001080:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001084:	2300      	movs	r3, #0
 8001086:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800108a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800108e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001092:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001096:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800109a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800109e:	2106      	movs	r1, #6
 80010a0:	4618      	mov	r0, r3
 80010a2:	f002 fc81 	bl	80039a8 <HAL_RCC_ClockConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 80010ac:	f000 f838 	bl	8001120 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_I2C3;
 80010b0:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <SystemClock_Config+0x138>)
 80010b2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 90;
 80010b4:	235a      	movs	r3, #90	; 0x5a
 80010b6:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 3;
 80010b8:	2303      	movs	r3, #3
 80010ba:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80010bc:	2302      	movs	r3, #2
 80010be:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80010c0:	2303      	movs	r3, #3
 80010c2:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80010c4:	2301      	movs	r3, #1
 80010c6:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80010c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010cc:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80010ce:	2300      	movs	r3, #0
 80010d0:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010d2:	f107 0308 	add.w	r3, r7, #8
 80010d6:	4618      	mov	r0, r3
 80010d8:	f002 fe5a 	bl	8003d90 <HAL_RCCEx_PeriphCLKConfig>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <SystemClock_Config+0x126>
  {
    Error_Handler();
 80010e2:	f000 f81d 	bl	8001120 <Error_Handler>
  }
}
 80010e6:	bf00      	nop
 80010e8:	37d0      	adds	r7, #208	; 0xd0
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40007000 	.word	0x40007000
 80010f8:	00010008 	.word	0x00010008

080010fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a04      	ldr	r2, [pc, #16]	; (800111c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d101      	bne.n	8001112 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800110e:	f000 f9e9 	bl	80014e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40010000 	.word	0x40010000

08001120 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001124:	b672      	cpsid	i
}
 8001126:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001128:	e7fe      	b.n	8001128 <Error_Handler+0x8>
	...

0800112c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001132:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <HAL_MspInit+0x44>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	4a0e      	ldr	r2, [pc, #56]	; (8001170 <HAL_MspInit+0x44>)
 8001138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800113c:	6413      	str	r3, [r2, #64]	; 0x40
 800113e:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <HAL_MspInit+0x44>)
 8001140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114a:	4b09      	ldr	r3, [pc, #36]	; (8001170 <HAL_MspInit+0x44>)
 800114c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114e:	4a08      	ldr	r2, [pc, #32]	; (8001170 <HAL_MspInit+0x44>)
 8001150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001154:	6453      	str	r3, [r2, #68]	; 0x44
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <HAL_MspInit+0x44>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40023800 	.word	0x40023800

08001174 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08c      	sub	sp, #48	; 0x30
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001184:	2200      	movs	r2, #0
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	2019      	movs	r0, #25
 800118a:	f000 faa7 	bl	80016dc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800118e:	2019      	movs	r0, #25
 8001190:	f000 fac0 	bl	8001714 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001194:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <HAL_InitTick+0xa0>)
 8001196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001198:	4a1e      	ldr	r2, [pc, #120]	; (8001214 <HAL_InitTick+0xa0>)
 800119a:	f043 0301 	orr.w	r3, r3, #1
 800119e:	6453      	str	r3, [r2, #68]	; 0x44
 80011a0:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <HAL_InitTick+0xa0>)
 80011a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011ac:	f107 0210 	add.w	r2, r7, #16
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	4611      	mov	r1, r2
 80011b6:	4618      	mov	r0, r3
 80011b8:	f002 fdb8 	bl	8003d2c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80011bc:	f002 fda2 	bl	8003d04 <HAL_RCC_GetPCLK2Freq>
 80011c0:	4603      	mov	r3, r0
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c8:	4a13      	ldr	r2, [pc, #76]	; (8001218 <HAL_InitTick+0xa4>)
 80011ca:	fba2 2303 	umull	r2, r3, r2, r3
 80011ce:	0c9b      	lsrs	r3, r3, #18
 80011d0:	3b01      	subs	r3, #1
 80011d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <HAL_InitTick+0xa8>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	; (8001220 <HAL_InitTick+0xac>)
 80011d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <HAL_InitTick+0xa8>)
 80011dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011e0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80011e2:	4a0e      	ldr	r2, [pc, #56]	; (800121c <HAL_InitTick+0xa8>)
 80011e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011e6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <HAL_InitTick+0xa8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <HAL_InitTick+0xa8>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80011f4:	4809      	ldr	r0, [pc, #36]	; (800121c <HAL_InitTick+0xa8>)
 80011f6:	f003 fa3a 	bl	800466e <HAL_TIM_Base_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d104      	bne.n	800120a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001200:	4806      	ldr	r0, [pc, #24]	; (800121c <HAL_InitTick+0xa8>)
 8001202:	f003 fa95 	bl	8004730 <HAL_TIM_Base_Start_IT>
 8001206:	4603      	mov	r3, r0
 8001208:	e000      	b.n	800120c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3730      	adds	r7, #48	; 0x30
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40023800 	.word	0x40023800
 8001218:	431bde83 	.word	0x431bde83
 800121c:	20000508 	.word	0x20000508
 8001220:	40010000 	.word	0x40010000

08001224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001228:	e7fe      	b.n	8001228 <NMI_Handler+0x4>

0800122a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800122e:	e7fe      	b.n	800122e <HardFault_Handler+0x4>

08001230 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001234:	e7fe      	b.n	8001234 <MemManage_Handler+0x4>

08001236 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800123a:	e7fe      	b.n	800123a <BusFault_Handler+0x4>

0800123c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001240:	e7fe      	b.n	8001240 <UsageFault_Handler+0x4>

08001242 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001242:	b480      	push	{r7}
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr

0800125e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
	...

0800127c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001280:	4802      	ldr	r0, [pc, #8]	; (800128c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001282:	f003 facd 	bl	8004820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000508 	.word	0x20000508

08001290 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001294:	4802      	ldr	r0, [pc, #8]	; (80012a0 <ETH_IRQHandler+0x10>)
 8001296:	f000 fe29 	bl	8001eec <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20001e74 	.word	0x20001e74

080012a4 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80012a8:	4802      	ldr	r0, [pc, #8]	; (80012b4 <I2C3_EV_IRQHandler+0x10>)
 80012aa:	f001 fd90 	bl	8002dce <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200004bc 	.word	0x200004bc

080012b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
	return 1;
 80012bc:	2301      	movs	r3, #1
}
 80012be:	4618      	mov	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <_kill>:

int _kill(int pid, int sig)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80012d2:	4b05      	ldr	r3, [pc, #20]	; (80012e8 <_kill+0x20>)
 80012d4:	2216      	movs	r2, #22
 80012d6:	601a      	str	r2, [r3, #0]
	return -1;
 80012d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012dc:	4618      	mov	r0, r3
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	200066f8 	.word	0x200066f8

080012ec <_exit>:

void _exit (int status)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80012f4:	f04f 31ff 	mov.w	r1, #4294967295
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff ffe5 	bl	80012c8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80012fe:	e7fe      	b.n	80012fe <_exit+0x12>

08001300 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
 8001310:	e00a      	b.n	8001328 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001312:	f3af 8000 	nop.w
 8001316:	4601      	mov	r1, r0
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	1c5a      	adds	r2, r3, #1
 800131c:	60ba      	str	r2, [r7, #8]
 800131e:	b2ca      	uxtb	r2, r1
 8001320:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	3301      	adds	r3, #1
 8001326:	617b      	str	r3, [r7, #20]
 8001328:	697a      	ldr	r2, [r7, #20]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	429a      	cmp	r2, r3
 800132e:	dbf0      	blt.n	8001312 <_read+0x12>
	}

return len;
 8001330:	687b      	ldr	r3, [r7, #4]
}
 8001332:	4618      	mov	r0, r3
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b086      	sub	sp, #24
 800133e:	af00      	add	r7, sp, #0
 8001340:	60f8      	str	r0, [r7, #12]
 8001342:	60b9      	str	r1, [r7, #8]
 8001344:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	e009      	b.n	8001360 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	1c5a      	adds	r2, r3, #1
 8001350:	60ba      	str	r2, [r7, #8]
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
 8001356:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	3301      	adds	r3, #1
 800135e:	617b      	str	r3, [r7, #20]
 8001360:	697a      	ldr	r2, [r7, #20]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	429a      	cmp	r2, r3
 8001366:	dbf1      	blt.n	800134c <_write+0x12>
	}
	return len;
 8001368:	687b      	ldr	r3, [r7, #4]
}
 800136a:	4618      	mov	r0, r3
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <_close>:

int _close(int file)
{
 8001372:	b480      	push	{r7}
 8001374:	b083      	sub	sp, #12
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
	return -1;
 800137a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800137e:	4618      	mov	r0, r3
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr

0800138a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800138a:	b480      	push	{r7}
 800138c:	b083      	sub	sp, #12
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
 8001392:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800139a:	605a      	str	r2, [r3, #4]
	return 0;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <_isatty>:

int _isatty(int file)
{
 80013aa:	b480      	push	{r7}
 80013ac:	b083      	sub	sp, #12
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
	return 1;
 80013b2:	2301      	movs	r3, #1
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
	return 0;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3714      	adds	r7, #20
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
	...

080013dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013dc:	b480      	push	{r7}
 80013de:	b087      	sub	sp, #28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013e4:	4a14      	ldr	r2, [pc, #80]	; (8001438 <_sbrk+0x5c>)
 80013e6:	4b15      	ldr	r3, [pc, #84]	; (800143c <_sbrk+0x60>)
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013f0:	4b13      	ldr	r3, [pc, #76]	; (8001440 <_sbrk+0x64>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d102      	bne.n	80013fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <_sbrk+0x64>)
 80013fa:	4a12      	ldr	r2, [pc, #72]	; (8001444 <_sbrk+0x68>)
 80013fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013fe:	4b10      	ldr	r3, [pc, #64]	; (8001440 <_sbrk+0x64>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4413      	add	r3, r2
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	429a      	cmp	r2, r3
 800140a:	d205      	bcs.n	8001418 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800140c:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <_sbrk+0x6c>)
 800140e:	220c      	movs	r2, #12
 8001410:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	e009      	b.n	800142c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <_sbrk+0x64>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800141e:	4b08      	ldr	r3, [pc, #32]	; (8001440 <_sbrk+0x64>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	4a06      	ldr	r2, [pc, #24]	; (8001440 <_sbrk+0x64>)
 8001428:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800142a:	68fb      	ldr	r3, [r7, #12]
}
 800142c:	4618      	mov	r0, r3
 800142e:	371c      	adds	r7, #28
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	20050000 	.word	0x20050000
 800143c:	00004000 	.word	0x00004000
 8001440:	2000009c 	.word	0x2000009c
 8001444:	20006708 	.word	0x20006708
 8001448:	200066f8 	.word	0x200066f8

0800144c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <SystemInit+0x28>)
 8001452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001456:	4a07      	ldr	r2, [pc, #28]	; (8001474 <SystemInit+0x28>)
 8001458:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800145c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <SystemInit+0x28>)
 8001462:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001466:	609a      	str	r2, [r3, #8]
#endif
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001478:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800147c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800147e:	e003      	b.n	8001488 <LoopCopyDataInit>

08001480 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001482:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001484:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001486:	3104      	adds	r1, #4

08001488 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001488:	480b      	ldr	r0, [pc, #44]	; (80014b8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800148c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800148e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001490:	d3f6      	bcc.n	8001480 <CopyDataInit>
  ldr  r2, =_sbss
 8001492:	4a0b      	ldr	r2, [pc, #44]	; (80014c0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001494:	e002      	b.n	800149c <LoopFillZerobss>

08001496 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001496:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001498:	f842 3b04 	str.w	r3, [r2], #4

0800149c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800149e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80014a0:	d3f9      	bcc.n	8001496 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014a2:	f7ff ffd3 	bl	800144c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014a6:	f008 fd87 	bl	8009fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014aa:	f7ff fd6f 	bl	8000f8c <main>
  bx  lr    
 80014ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014b0:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80014b4:	0800c8cc 	.word	0x0800c8cc
  ldr  r0, =_sdata
 80014b8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014bc:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 80014c0:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 80014c4:	20006708 	.word	0x20006708

080014c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014c8:	e7fe      	b.n	80014c8 <ADC_IRQHandler>

080014ca <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ce:	2003      	movs	r0, #3
 80014d0:	f000 f8f9 	bl	80016c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d4:	2000      	movs	r0, #0
 80014d6:	f7ff fe4d 	bl	8001174 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80014da:	f7ff fe27 	bl	800112c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <HAL_IncTick+0x20>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <HAL_IncTick+0x24>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4413      	add	r3, r2
 80014f4:	4a04      	ldr	r2, [pc, #16]	; (8001508 <HAL_IncTick+0x24>)
 80014f6:	6013      	str	r3, [r2, #0]
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	2000000c 	.word	0x2000000c
 8001508:	20000554 	.word	0x20000554

0800150c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  return uwTick;
 8001510:	4b03      	ldr	r3, [pc, #12]	; (8001520 <HAL_GetTick+0x14>)
 8001512:	681b      	ldr	r3, [r3, #0]
}
 8001514:	4618      	mov	r0, r3
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	20000554 	.word	0x20000554

08001524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800152c:	f7ff ffee 	bl	800150c <HAL_GetTick>
 8001530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800153c:	d005      	beq.n	800154a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800153e:	4b0a      	ldr	r3, [pc, #40]	; (8001568 <HAL_Delay+0x44>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	461a      	mov	r2, r3
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4413      	add	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800154a:	bf00      	nop
 800154c:	f7ff ffde 	bl	800150c <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	429a      	cmp	r2, r3
 800155a:	d8f7      	bhi.n	800154c <HAL_Delay+0x28>
  {
  }
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	2000000c 	.word	0x2000000c

0800156c <__NVIC_SetPriorityGrouping>:
{
 800156c:	b480      	push	{r7}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800157c:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <__NVIC_SetPriorityGrouping+0x40>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001582:	68ba      	ldr	r2, [r7, #8]
 8001584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001588:	4013      	ands	r3, r2
 800158a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001596:	4313      	orrs	r3, r2
 8001598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800159a:	4a04      	ldr	r2, [pc, #16]	; (80015ac <__NVIC_SetPriorityGrouping+0x40>)
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	60d3      	str	r3, [r2, #12]
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	e000ed00 	.word	0xe000ed00
 80015b0:	05fa0000 	.word	0x05fa0000

080015b4 <__NVIC_GetPriorityGrouping>:
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b8:	4b04      	ldr	r3, [pc, #16]	; (80015cc <__NVIC_GetPriorityGrouping+0x18>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	0a1b      	lsrs	r3, r3, #8
 80015be:	f003 0307 	and.w	r3, r3, #7
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <__NVIC_EnableIRQ>:
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	db0b      	blt.n	80015fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	f003 021f 	and.w	r2, r3, #31
 80015e8:	4907      	ldr	r1, [pc, #28]	; (8001608 <__NVIC_EnableIRQ+0x38>)
 80015ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	2001      	movs	r0, #1
 80015f2:	fa00 f202 	lsl.w	r2, r0, r2
 80015f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000e100 	.word	0xe000e100

0800160c <__NVIC_SetPriority>:
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	6039      	str	r1, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161c:	2b00      	cmp	r3, #0
 800161e:	db0a      	blt.n	8001636 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2da      	uxtb	r2, r3
 8001624:	490c      	ldr	r1, [pc, #48]	; (8001658 <__NVIC_SetPriority+0x4c>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	0112      	lsls	r2, r2, #4
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	440b      	add	r3, r1
 8001630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001634:	e00a      	b.n	800164c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4908      	ldr	r1, [pc, #32]	; (800165c <__NVIC_SetPriority+0x50>)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	3b04      	subs	r3, #4
 8001644:	0112      	lsls	r2, r2, #4
 8001646:	b2d2      	uxtb	r2, r2
 8001648:	440b      	add	r3, r1
 800164a:	761a      	strb	r2, [r3, #24]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000e100 	.word	0xe000e100
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <NVIC_EncodePriority>:
{
 8001660:	b480      	push	{r7}
 8001662:	b089      	sub	sp, #36	; 0x24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f1c3 0307 	rsb	r3, r3, #7
 800167a:	2b04      	cmp	r3, #4
 800167c:	bf28      	it	cs
 800167e:	2304      	movcs	r3, #4
 8001680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	3304      	adds	r3, #4
 8001686:	2b06      	cmp	r3, #6
 8001688:	d902      	bls.n	8001690 <NVIC_EncodePriority+0x30>
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3b03      	subs	r3, #3
 800168e:	e000      	b.n	8001692 <NVIC_EncodePriority+0x32>
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	f04f 32ff 	mov.w	r2, #4294967295
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43da      	mvns	r2, r3
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	401a      	ands	r2, r3
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a8:	f04f 31ff 	mov.w	r1, #4294967295
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	fa01 f303 	lsl.w	r3, r1, r3
 80016b2:	43d9      	mvns	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	4313      	orrs	r3, r2
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3724      	adds	r7, #36	; 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7ff ff4c 	bl	800156c <__NVIC_SetPriorityGrouping>
}
 80016d4:	bf00      	nop
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
 80016e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016ea:	2300      	movs	r3, #0
 80016ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016ee:	f7ff ff61 	bl	80015b4 <__NVIC_GetPriorityGrouping>
 80016f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	68b9      	ldr	r1, [r7, #8]
 80016f8:	6978      	ldr	r0, [r7, #20]
 80016fa:	f7ff ffb1 	bl	8001660 <NVIC_EncodePriority>
 80016fe:	4602      	mov	r2, r0
 8001700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001704:	4611      	mov	r1, r2
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ff80 	bl	800160c <__NVIC_SetPriority>
}
 800170c:	bf00      	nop
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff ff54 	bl	80015d0 <__NVIC_EnableIRQ>
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b088      	sub	sp, #32
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8001740:	4ba9      	ldr	r3, [pc, #676]	; (80019e8 <HAL_ETH_Init+0x2b8>)
 8001742:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8001748:	2300      	movs	r3, #0
 800174a:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e181      	b.n	8001a5a <HAL_ETH_Init+0x32a>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b00      	cmp	r3, #0
 8001760:	d106      	bne.n	8001770 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f003 fcc6 	bl	80050fc <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001770:	4b9e      	ldr	r3, [pc, #632]	; (80019ec <HAL_ETH_Init+0x2bc>)
 8001772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001774:	4a9d      	ldr	r2, [pc, #628]	; (80019ec <HAL_ETH_Init+0x2bc>)
 8001776:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800177a:	6453      	str	r3, [r2, #68]	; 0x44
 800177c:	4b9b      	ldr	r3, [pc, #620]	; (80019ec <HAL_ETH_Init+0x2bc>)
 800177e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001780:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001788:	4b99      	ldr	r3, [pc, #612]	; (80019f0 <HAL_ETH_Init+0x2c0>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	4a98      	ldr	r2, [pc, #608]	; (80019f0 <HAL_ETH_Init+0x2c0>)
 800178e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001792:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001794:	4b96      	ldr	r3, [pc, #600]	; (80019f0 <HAL_ETH_Init+0x2c0>)
 8001796:	685a      	ldr	r2, [r3, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a1b      	ldr	r3, [r3, #32]
 800179c:	4994      	ldr	r1, [pc, #592]	; (80019f0 <HAL_ETH_Init+0x2c0>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f042 0201 	orr.w	r2, r2, #1
 80017b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017b8:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80017ba:	f7ff fea7 	bl	800150c <HAL_GetTick>
 80017be:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80017c0:	e011      	b.n	80017e6 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80017c2:	f7ff fea3 	bl	800150c <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80017d0:	d909      	bls.n	80017e6 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2203      	movs	r2, #3
 80017d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e139      	b.n	8001a5a <HAL_ETH_Init+0x32a>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d1e4      	bne.n	80017c2 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	691b      	ldr	r3, [r3, #16]
 80017fe:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f023 031c 	bic.w	r3, r3, #28
 8001806:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001808:	f002 fa70 	bl	8003cec <HAL_RCC_GetHCLKFreq>
 800180c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	4a78      	ldr	r2, [pc, #480]	; (80019f4 <HAL_ETH_Init+0x2c4>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d908      	bls.n	8001828 <HAL_ETH_Init+0xf8>
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	4a77      	ldr	r2, [pc, #476]	; (80019f8 <HAL_ETH_Init+0x2c8>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d804      	bhi.n	8001828 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	f043 0308 	orr.w	r3, r3, #8
 8001824:	61fb      	str	r3, [r7, #28]
 8001826:	e027      	b.n	8001878 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	4a73      	ldr	r2, [pc, #460]	; (80019f8 <HAL_ETH_Init+0x2c8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d908      	bls.n	8001842 <HAL_ETH_Init+0x112>
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	4a6d      	ldr	r2, [pc, #436]	; (80019e8 <HAL_ETH_Init+0x2b8>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d204      	bcs.n	8001842 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	f043 030c 	orr.w	r3, r3, #12
 800183e:	61fb      	str	r3, [r7, #28]
 8001840:	e01a      	b.n	8001878 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	4a68      	ldr	r2, [pc, #416]	; (80019e8 <HAL_ETH_Init+0x2b8>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d303      	bcc.n	8001852 <HAL_ETH_Init+0x122>
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	4a6b      	ldr	r2, [pc, #428]	; (80019fc <HAL_ETH_Init+0x2cc>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d911      	bls.n	8001876 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	4a69      	ldr	r2, [pc, #420]	; (80019fc <HAL_ETH_Init+0x2cc>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d908      	bls.n	800186c <HAL_ETH_Init+0x13c>
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	4a68      	ldr	r2, [pc, #416]	; (8001a00 <HAL_ETH_Init+0x2d0>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d804      	bhi.n	800186c <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	f043 0304 	orr.w	r3, r3, #4
 8001868:	61fb      	str	r3, [r7, #28]
 800186a:	e005      	b.n	8001878 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f043 0310 	orr.w	r3, r3, #16
 8001872:	61fb      	str	r3, [r7, #28]
 8001874:	e000      	b.n	8001878 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8001876:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	69fa      	ldr	r2, [r7, #28]
 800187e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8001880:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001884:	2100      	movs	r1, #0
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f000 fc1d 	bl	80020c6 <HAL_ETH_WritePHYRegister>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00b      	beq.n	80018aa <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8001896:	6939      	ldr	r1, [r7, #16]
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 fdd3 	bl	8002444 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2201      	movs	r2, #1
 80018a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e0d7      	b.n	8001a5a <HAL_ETH_Init+0x32a>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80018aa:	20ff      	movs	r0, #255	; 0xff
 80018ac:	f7ff fe3a 	bl	8001524 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f000 80a5 	beq.w	8001a04 <HAL_ETH_Init+0x2d4>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80018ba:	f7ff fe27 	bl	800150c <HAL_GetTick>
 80018be:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	461a      	mov	r2, r3
 80018c6:	2101      	movs	r1, #1
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f000 fb94 	bl	8001ff6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80018ce:	f7ff fe1d 	bl	800150c <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80018dc:	4293      	cmp	r3, r2
 80018de:	d90f      	bls.n	8001900 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80018e4:	6939      	ldr	r1, [r7, #16]
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 fdac 	bl	8002444 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e0ac      	b.n	8001a5a <HAL_ETH_Init+0x32a>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f003 0304 	and.w	r3, r3, #4
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0da      	beq.n	80018c0 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800190a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800190e:	2100      	movs	r1, #0
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f000 fbd8 	bl	80020c6 <HAL_ETH_WritePHYRegister>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d00b      	beq.n	8001934 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001920:	6939      	ldr	r1, [r7, #16]
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 fd8e 	bl	8002444 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2201      	movs	r2, #1
 800192c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8001930:	2301      	movs	r3, #1
 8001932:	e092      	b.n	8001a5a <HAL_ETH_Init+0x32a>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8001934:	f7ff fdea 	bl	800150c <HAL_GetTick>
 8001938:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800193a:	f107 030c 	add.w	r3, r7, #12
 800193e:	461a      	mov	r2, r3
 8001940:	2101      	movs	r1, #1
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 fb57 	bl	8001ff6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8001948:	f7ff fde0 	bl	800150c <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	f241 3288 	movw	r2, #5000	; 0x1388
 8001956:	4293      	cmp	r3, r2
 8001958:	d90f      	bls.n	800197a <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800195e:	6939      	ldr	r1, [r7, #16]
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f000 fd6f 	bl	8002444 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e06f      	b.n	8001a5a <HAL_ETH_Init+0x32a>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	f003 0320 	and.w	r3, r3, #32
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0da      	beq.n	800193a <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001984:	f107 030c 	add.w	r3, r7, #12
 8001988:	461a      	mov	r2, r3
 800198a:	2110      	movs	r1, #16
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f000 fb32 	bl	8001ff6 <HAL_ETH_ReadPHYRegister>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d00b      	beq.n	80019b0 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800199c:	6939      	ldr	r1, [r7, #16]
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 fd50 	bl	8002444 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80019ac:	2301      	movs	r3, #1
 80019ae:	e054      	b.n	8001a5a <HAL_ETH_Init+0x32a>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f003 0304 	and.w	r3, r3, #4
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d004      	beq.n	80019c4 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	e002      	b.n	80019ca <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2200      	movs	r2, #0
 80019c8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
 80019da:	e035      	b.n	8001a48 <HAL_ETH_Init+0x318>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	e030      	b.n	8001a48 <HAL_ETH_Init+0x318>
 80019e6:	bf00      	nop
 80019e8:	03938700 	.word	0x03938700
 80019ec:	40023800 	.word	0x40023800
 80019f0:	40013800 	.word	0x40013800
 80019f4:	01312cff 	.word	0x01312cff
 80019f8:	02160ebf 	.word	0x02160ebf
 80019fc:	05f5e0ff 	.word	0x05f5e0ff
 8001a00:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	08db      	lsrs	r3, r3, #3
 8001a0a:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	085b      	lsrs	r3, r3, #1
 8001a12:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001a14:	4313      	orrs	r3, r2
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	461a      	mov	r2, r3
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f000 fb52 	bl	80020c6 <HAL_ETH_WritePHYRegister>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d00b      	beq.n	8001a40 <HAL_ETH_Init+0x310>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001a2c:	6939      	ldr	r1, [r7, #16]
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f000 fd08 	bl	8002444 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e00c      	b.n	8001a5a <HAL_ETH_Init+0x32a>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8001a40:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001a44:	f7ff fd6e 	bl	8001524 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8001a48:	6939      	ldr	r1, [r7, #16]
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 fcfa 	bl	8002444 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3720      	adds	r7, #32
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop

08001a64 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b087      	sub	sp, #28
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	60b9      	str	r1, [r7, #8]
 8001a6e:	607a      	str	r2, [r7, #4]
 8001a70:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d101      	bne.n	8001a84 <HAL_ETH_DMATxDescListInit+0x20>
 8001a80:	2302      	movs	r3, #2
 8001a82:	e052      	b.n	8001b2a <HAL_ETH_DMATxDescListInit+0xc6>
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2202      	movs	r2, #2
 8001a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	68ba      	ldr	r2, [r7, #8]
 8001a98:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e030      	b.n	8001b02 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the member (i) of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	015b      	lsls	r3, r3, #5
 8001aa4:	68ba      	ldr	r2, [r7, #8]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ab0:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001ab8:	fb02 f303 	mul.w	r3, r2, r3
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	4413      	add	r3, r2
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d105      	bne.n	8001ada <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	3b01      	subs	r3, #1
 8001ade:	697a      	ldr	r2, [r7, #20]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d208      	bcs.n	8001af6 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	015b      	lsls	r3, r3, #5
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	4413      	add	r3, r2
 8001aee:	461a      	mov	r2, r3
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	60da      	str	r2, [r3, #12]
 8001af4:	e002      	b.n	8001afc <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8001af6:	68ba      	ldr	r2, [r7, #8]
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	3301      	adds	r3, #1
 8001b00:	617b      	str	r3, [r7, #20]
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d3ca      	bcc.n	8001aa0 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	6819      	ldr	r1, [r3, #0]
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	f241 0310 	movw	r3, #4112	; 0x1010
 8001b14:	440b      	add	r3, r1
 8001b16:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	371c      	adds	r7, #28
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b087      	sub	sp, #28
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	60f8      	str	r0, [r7, #12]
 8001b3e:	60b9      	str	r1, [r7, #8]
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d101      	bne.n	8001b56 <HAL_ETH_DMARxDescListInit+0x20>
 8001b52:	2302      	movs	r3, #2
 8001b54:	e056      	b.n	8001c04 <HAL_ETH_DMARxDescListInit+0xce>
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2201      	movs	r2, #1
 8001b5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2202      	movs	r2, #2
 8001b62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	e034      	b.n	8001bdc <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the member (i) of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	015b      	lsls	r3, r3, #5
 8001b76:	68ba      	ldr	r2, [r7, #8]
 8001b78:	4413      	add	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001b82:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8001b8a:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001b92:	fb02 f303 	mul.w	r3, r2, r3
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d105      	bne.n	8001bb4 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d208      	bcs.n	8001bd0 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	015b      	lsls	r3, r3, #5
 8001bc4:	68ba      	ldr	r2, [r7, #8]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	461a      	mov	r2, r3
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	e002      	b.n	8001bd6 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8001bd0:	68ba      	ldr	r2, [r7, #8]
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	617b      	str	r3, [r7, #20]
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d3c6      	bcc.n	8001b72 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	6819      	ldr	r1, [r3, #0]
 8001be8:	68ba      	ldr	r2, [r7, #8]
 8001bea:	f241 030c 	movw	r3, #4108	; 0x100c
 8001bee:	440b      	add	r3, r1
 8001bf0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	371c      	adds	r7, #28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b087      	sub	sp, #28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	2300      	movs	r3, #0
 8001c24:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d101      	bne.n	8001c34 <HAL_ETH_TransmitFrame+0x24>
 8001c30:	2302      	movs	r3, #2
 8001c32:	e0cd      	b.n	8001dd0 <HAL_ETH_TransmitFrame+0x1c0>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2202      	movs	r2, #2
 8001c40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d109      	bne.n	8001c5e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e0b8      	b.n	8001dd0 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	da09      	bge.n	8001c7c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2212      	movs	r2, #18
 8001c6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e0a9      	b.n	8001dd0 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d915      	bls.n	8001cb2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	4a54      	ldr	r2, [pc, #336]	; (8001ddc <HAL_ETH_TransmitFrame+0x1cc>)
 8001c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8e:	0a9b      	lsrs	r3, r3, #10
 8001c90:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	4b51      	ldr	r3, [pc, #324]	; (8001ddc <HAL_ETH_TransmitFrame+0x1cc>)
 8001c96:	fba3 1302 	umull	r1, r3, r3, r2
 8001c9a:	0a9b      	lsrs	r3, r3, #10
 8001c9c:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8001ca0:	fb01 f303 	mul.w	r3, r1, r3
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	3301      	adds	r3, #1
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	e001      	b.n	8001cb6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d11c      	bne.n	8001cf6 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8001cca:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd0:	683a      	ldr	r2, [r7, #0]
 8001cd2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001cd6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001ce6:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	62da      	str	r2, [r3, #44]	; 0x2c
 8001cf4:	e04b      	b.n	8001d8e <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	e044      	b.n	8001d86 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d06:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d0a:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d107      	bne.n	8001d22 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d1c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d20:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d26:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001d2a:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d116      	bne.n	8001d64 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d40:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001d44:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	4a25      	ldr	r2, [pc, #148]	; (8001de0 <HAL_ETH_TransmitFrame+0x1d0>)
 8001d4a:	fb02 f203 	mul.w	r2, r2, r3
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	4413      	add	r3, r2
 8001d52:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8001d56:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001d62:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d6e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001d72:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	3301      	adds	r3, #1
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d3b6      	bcc.n	8001cfc <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	f241 0314 	movw	r3, #4116	; 0x1014
 8001d96:	4413      	add	r3, r2
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0304 	and.w	r3, r3, #4
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d00d      	beq.n	8001dbe <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	f241 0314 	movw	r3, #4116	; 0x1014
 8001daa:	4413      	add	r3, r2
 8001dac:	2204      	movs	r2, #4
 8001dae:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	f241 0304 	movw	r3, #4100	; 0x1004
 8001db8:	4413      	add	r3, r2
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	371c      	adds	r7, #28
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	ac02b00b 	.word	0xac02b00b
 8001de0:	fffffa0c 	.word	0xfffffa0c

08001de4 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d101      	bne.n	8001dfe <HAL_ETH_GetReceivedFrame+0x1a>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	e070      	b.n	8001ee0 <HAL_ETH_GetReceivedFrame+0xfc>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2201      	movs	r2, #1
 8001e02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	db5a      	blt.n	8001ece <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d030      	beq.n	8001e88 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2a:	1c5a      	adds	r2, r3, #1
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d103      	bne.n	8001e40 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	0c1b      	lsrs	r3, r3, #16
 8001e50:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001e54:	3b04      	subs	r3, #4
 8001e56:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	689a      	ldr	r2, [r3, #8]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	e02b      	b.n	8001ee0 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d010      	beq.n	8001eb8 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	629a      	str	r2, [r3, #40]	; 0x28
 8001eb6:	e00a      	b.n	8001ece <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3714      	adds	r7, #20
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	f241 0314 	movw	r3, #4116	; 0x1014
 8001efc:	4413      	add	r3, r2
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f04:	2b40      	cmp	r3, #64	; 0x40
 8001f06:	d112      	bne.n	8001f2e <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f000 f860 	bl	8001fce <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	f241 0314 	movw	r3, #4116	; 0x1014
 8001f16:	4413      	add	r3, r2
 8001f18:	2240      	movs	r2, #64	; 0x40
 8001f1a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001f2c:	e01b      	b.n	8001f66 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	f241 0314 	movw	r3, #4116	; 0x1014
 8001f36:	4413      	add	r3, r2
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d111      	bne.n	8001f66 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 f839 	bl	8001fba <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	f241 0314 	movw	r3, #4116	; 0x1014
 8001f50:	4413      	add	r3, r2
 8001f52:	2201      	movs	r2, #1
 8001f54:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	f241 0314 	movw	r3, #4116	; 0x1014
 8001f6e:	4413      	add	r3, r2
 8001f70:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f74:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	f241 0314 	movw	r3, #4116	; 0x1014
 8001f7e:	4413      	add	r3, r2
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f8a:	d112      	bne.n	8001fb2 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f828 	bl	8001fe2 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	f241 0314 	movw	r3, #4116	; 0x1014
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001fa0:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */ 
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b086      	sub	sp, #24
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	60f8      	str	r0, [r7, #12]
 8001ffe:	460b      	mov	r3, r1
 8002000:	607a      	str	r2, [r7, #4]
 8002002:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b82      	cmp	r3, #130	; 0x82
 8002016:	d101      	bne.n	800201c <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8002018:	2302      	movs	r3, #2
 800201a:	e050      	b.n	80020be <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2282      	movs	r2, #130	; 0x82
 8002020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	f003 031c 	and.w	r3, r3, #28
 8002032:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8a1b      	ldrh	r3, [r3, #16]
 8002038:	02db      	lsls	r3, r3, #11
 800203a:	b29b      	uxth	r3, r3
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	4313      	orrs	r3, r2
 8002040:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8002042:	897b      	ldrh	r3, [r7, #10]
 8002044:	019b      	lsls	r3, r3, #6
 8002046:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	4313      	orrs	r3, r2
 800204e:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	f023 0302 	bic.w	r3, r3, #2
 8002056:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	f043 0301 	orr.w	r3, r3, #1
 800205e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002068:	f7ff fa50 	bl	800150c <HAL_GetTick>
 800206c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800206e:	e015      	b.n	800209c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8002070:	f7ff fa4c 	bl	800150c <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800207e:	d309      	bcc.n	8002094 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e014      	b.n	80020be <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1e4      	bne.n	8002070 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	695b      	ldr	r3, [r3, #20]
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	461a      	mov	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b086      	sub	sp, #24
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	460b      	mov	r3, r1
 80020d0:	607a      	str	r2, [r7, #4]
 80020d2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b42      	cmp	r3, #66	; 0x42
 80020e6:	d101      	bne.n	80020ec <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80020e8:	2302      	movs	r3, #2
 80020ea:	e04e      	b.n	800218a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2242      	movs	r2, #66	; 0x42
 80020f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	f003 031c 	and.w	r3, r3, #28
 8002102:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	8a1b      	ldrh	r3, [r3, #16]
 8002108:	02db      	lsls	r3, r3, #11
 800210a:	b29b      	uxth	r3, r3
 800210c:	697a      	ldr	r2, [r7, #20]
 800210e:	4313      	orrs	r3, r2
 8002110:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8002112:	897b      	ldrh	r3, [r7, #10]
 8002114:	019b      	lsls	r3, r3, #6
 8002116:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	4313      	orrs	r3, r2
 800211e:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	f043 0302 	orr.w	r3, r3, #2
 8002126:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	b29a      	uxth	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002142:	f7ff f9e3 	bl	800150c <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002148:	e015      	b.n	8002176 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800214a:	f7ff f9df 	bl	800150c <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002158:	d309      	bcc.n	800216e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2201      	movs	r2, #1
 800215e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e00d      	b.n	800218a <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	f003 0301 	and.w	r3, r3, #1
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1e4      	bne.n	800214a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8002192:	b580      	push	{r7, lr}
 8002194:	b082      	sub	sp, #8
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d101      	bne.n	80021a8 <HAL_ETH_Start+0x16>
 80021a4:	2302      	movs	r3, #2
 80021a6:	e01f      	b.n	80021e8 <HAL_ETH_Start+0x56>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2201      	movs	r2, #1
 80021ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2202      	movs	r2, #2
 80021b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 fb45 	bl	8002848 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 fb7c 	bl	80028bc <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 fc13 	bl	80029f0 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 fbb0 	bl	8002930 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 fbdd 	bl	8002990 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d101      	bne.n	8002206 <HAL_ETH_Stop+0x16>
 8002202:	2302      	movs	r3, #2
 8002204:	e01f      	b.n	8002246 <HAL_ETH_Stop+0x56>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2201      	movs	r2, #1
 800220a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2202      	movs	r2, #2
 8002212:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 fba2 	bl	8002960 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 fbcf 	bl	80029c0 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 fb67 	bl	80028f6 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 fbe1 	bl	80029f0 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 fb27 	bl	8002882 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
	...

08002250 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800225a:	2300      	movs	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002264:	2b01      	cmp	r3, #1
 8002266:	d101      	bne.n	800226c <HAL_ETH_ConfigMAC+0x1c>
 8002268:	2302      	movs	r3, #2
 800226a:	e0e4      	b.n	8002436 <HAL_ETH_ConfigMAC+0x1e6>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2202      	movs	r2, #2
 8002278:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 80b1 	beq.w	80023e6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	4b6c      	ldr	r3, [pc, #432]	; (8002440 <HAL_ETH_ConfigMAC+0x1f0>)
 8002290:	4013      	ands	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800229c:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 80022a2:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 80022a8:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 80022ae:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 80022b4:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 80022ba:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 80022c0:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 80022c6:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 80022cc:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 80022d2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 80022d8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 80022de:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 80022e0:	68fa      	ldr	r2, [r7, #12]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80022f6:	2001      	movs	r0, #1
 80022f8:	f7ff f914 	bl	8001524 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	68fa      	ldr	r2, [r7, #12]
 8002302:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800230c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8002312:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8002318:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800231e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8002324:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800232a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8002336:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8002338:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8002342:	2001      	movs	r0, #1
 8002344:	f7ff f8ee 	bl	8001524 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002358:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002362:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002372:	4013      	ands	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8002380:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8002386:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800238c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8002392:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8002398:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	4313      	orrs	r3, r2
 800239e:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80023b0:	2001      	movs	r0, #1
 80023b2:	f7ff f8b7 	bl	8001524 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80023d6:	2001      	movs	r0, #1
 80023d8:	f7ff f8a4 	bl	8001524 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	61da      	str	r2, [r3, #28]
 80023e4:	e01e      	b.n	8002424 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80023f4:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	4313      	orrs	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002416:	2001      	movs	r0, #1
 8002418:	f7ff f884 	bl	8001524 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	ff20810f 	.word	0xff20810f

08002444 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b0b0      	sub	sp, #192	; 0xc0
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 800244e:	2300      	movs	r3, #0
 8002450:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d007      	beq.n	800246a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002460:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002468:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800246a:	2300      	movs	r3, #0
 800246c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800246e:	2300      	movs	r3, #0
 8002470:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8002472:	2300      	movs	r3, #0
 8002474:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8002476:	2300      	movs	r3, #0
 8002478:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800247a:	2300      	movs	r3, #0
 800247c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800247e:	2300      	movs	r3, #0
 8002480:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d103      	bne.n	8002492 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800248a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800248e:	663b      	str	r3, [r7, #96]	; 0x60
 8002490:	e001      	b.n	8002496 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8002492:	2300      	movs	r3, #0
 8002494:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8002496:	f44f 7300 	mov.w	r3, #512	; 0x200
 800249a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800249c:	2300      	movs	r3, #0
 800249e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80024a0:	2300      	movs	r3, #0
 80024a2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80024a4:	2300      	movs	r3, #0
 80024a6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80024a8:	2300      	movs	r3, #0
 80024aa:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80024ac:	2300      	movs	r3, #0
 80024ae:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80024b0:	2340      	movs	r3, #64	; 0x40
 80024b2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80024c6:	2300      	movs	r3, #0
 80024c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80024cc:	2300      	movs	r3, #0
 80024ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 80024d8:	2300      	movs	r3, #0
 80024da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 80024de:	2300      	movs	r3, #0
 80024e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80024e4:	2380      	movs	r3, #128	; 0x80
 80024e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80024ea:	2300      	movs	r3, #0
 80024ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80024f6:	2300      	movs	r3, #0
 80024f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80024fc:	2300      	movs	r3, #0
 80024fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8002502:	2300      	movs	r3, #0
 8002504:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8002508:	2300      	movs	r3, #0
 800250a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8002518:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800251c:	4bab      	ldr	r3, [pc, #684]	; (80027cc <ETH_MACDMAConfig+0x388>)
 800251e:	4013      	ands	r3, r2
 8002520:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002524:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8002526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002528:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800252a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800252c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800252e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8002530:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8002536:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8002538:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800253a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800253c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800253e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8002544:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8002546:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8002548:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800254a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800254c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800254e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8002550:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8002552:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8002554:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8002556:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8002558:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800255a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800255e:	4313      	orrs	r3, r2
 8002560:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800256c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002578:	2001      	movs	r0, #1
 800257a:	f7fe ffd3 	bl	8001524 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002586:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002588:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800258a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800258c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800258e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8002590:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8002592:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8002596:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8002598:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800259c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800259e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80025a2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80025a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80025a8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80025ac:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80025b4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80025b6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80025c2:	2001      	movs	r0, #1
 80025c4:	f7fe ffae 	bl	8001524 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80025d0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80025da:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80025e4:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80025f0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80025f4:	f64f 7341 	movw	r3, #65345	; 0xff41
 80025f8:	4013      	ands	r3, r2
 80025fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80025fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002602:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8002604:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002608:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800260a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800260e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8002610:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8002614:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8002616:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800261a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800261c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8002620:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002622:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002634:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002640:	2001      	movs	r0, #1
 8002642:	f7fe ff6f 	bl	8001524 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800264e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002650:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8002654:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	430a      	orrs	r2, r1
 800265e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800266a:	2001      	movs	r0, #1
 800266c:	f7fe ff5a 	bl	8001524 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002678:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800267e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002682:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8002684:	2300      	movs	r3, #0
 8002686:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8002688:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800268c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800268e:	2300      	movs	r3, #0
 8002690:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8002696:	2300      	movs	r3, #0
 8002698:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800269a:	2300      	movs	r3, #0
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800269e:	2304      	movs	r3, #4
 80026a0:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80026a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80026a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026ac:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80026ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80026b2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80026b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026b8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 80026be:	2300      	movs	r3, #0
 80026c0:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80026c2:	2300      	movs	r3, #0
 80026c4:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	f241 0318 	movw	r3, #4120	; 0x1018
 80026ce:	4413      	add	r3, r2
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80026d6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80026da:	4b3d      	ldr	r3, [pc, #244]	; (80027d0 <ETH_MACDMAConfig+0x38c>)
 80026dc:	4013      	ands	r3, r2
 80026de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80026e2:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80026e4:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80026e6:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80026e8:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80026ea:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80026ec:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80026ee:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80026f0:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80026f2:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80026f4:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80026f6:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80026f8:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80026fa:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80026fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80026fe:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8002700:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8002702:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8002704:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002708:	4313      	orrs	r3, r2
 800270a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	f241 0318 	movw	r3, #4120	; 0x1018
 8002716:	4413      	add	r3, r2
 8002718:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800271c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	f241 0318 	movw	r3, #4120	; 0x1018
 8002726:	4413      	add	r3, r2
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800272e:	2001      	movs	r0, #1
 8002730:	f7fe fef8 	bl	8001524 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	f241 0318 	movw	r3, #4120	; 0x1018
 800273c:	4413      	add	r3, r2
 800273e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002742:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002744:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8002746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002748:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800274a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800274c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800274e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002750:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8002752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8002754:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8002756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002758:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800275a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800275c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 800275e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002768:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800276c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800277c:	2001      	movs	r0, #1
 800277e:	f7fe fed1 	bl	8001524 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800278a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800278e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d10d      	bne.n	80027b4 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	f241 031c 	movw	r3, #4124	; 0x101c
 80027a0:	4413      	add	r3, r2
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6811      	ldr	r1, [r2, #0]
 80027a8:	4a0a      	ldr	r2, [pc, #40]	; (80027d4 <ETH_MACDMAConfig+0x390>)
 80027aa:	431a      	orrs	r2, r3
 80027ac:	f241 031c 	movw	r3, #4124	; 0x101c
 80027b0:	440b      	add	r3, r1
 80027b2:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	461a      	mov	r2, r3
 80027ba:	2100      	movs	r1, #0
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f000 f80b 	bl	80027d8 <ETH_MACAddressConfig>
}
 80027c2:	bf00      	nop
 80027c4:	37c0      	adds	r7, #192	; 0xc0
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	ff20810f 	.word	0xff20810f
 80027d0:	f8de3f23 	.word	0xf8de3f23
 80027d4:	00010040 	.word	0x00010040

080027d8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80027d8:	b480      	push	{r7}
 80027da:	b087      	sub	sp, #28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3305      	adds	r3, #5
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	021b      	lsls	r3, r3, #8
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	3204      	adds	r2, #4
 80027f0:	7812      	ldrb	r2, [r2, #0]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	4b11      	ldr	r3, [pc, #68]	; (8002840 <ETH_MACAddressConfig+0x68>)
 80027fa:	4413      	add	r3, r2
 80027fc:	461a      	mov	r2, r3
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	3303      	adds	r3, #3
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	061a      	lsls	r2, r3, #24
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	3302      	adds	r3, #2
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	041b      	lsls	r3, r3, #16
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3301      	adds	r3, #1
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	021b      	lsls	r3, r3, #8
 800281c:	4313      	orrs	r3, r2
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	7812      	ldrb	r2, [r2, #0]
 8002822:	4313      	orrs	r3, r2
 8002824:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <ETH_MACAddressConfig+0x6c>)
 800282a:	4413      	add	r3, r2
 800282c:	461a      	mov	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	6013      	str	r3, [r2, #0]
}
 8002832:	bf00      	nop
 8002834:	371c      	adds	r7, #28
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	40028040 	.word	0x40028040
 8002844:	40028044 	.word	0x40028044

08002848 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f042 0208 	orr.w	r2, r2, #8
 8002862:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800286c:	2001      	movs	r0, #1
 800286e:	f7fe fe59 	bl	8001524 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	601a      	str	r2, [r3, #0]
}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8002882:	b580      	push	{r7, lr}
 8002884:	b084      	sub	sp, #16
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0208 	bic.w	r2, r2, #8
 800289c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80028a6:	2001      	movs	r0, #1
 80028a8:	f7fe fe3c 	bl	8001524 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68fa      	ldr	r2, [r7, #12]
 80028b2:	601a      	str	r2, [r3, #0]
}
 80028b4:	bf00      	nop
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0204 	orr.w	r2, r2, #4
 80028d6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80028e0:	2001      	movs	r0, #1
 80028e2:	f7fe fe1f 	bl	8001524 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	601a      	str	r2, [r3, #0]
}
 80028ee:	bf00      	nop
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b084      	sub	sp, #16
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80028fe:	2300      	movs	r3, #0
 8002900:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 0204 	bic.w	r2, r2, #4
 8002910:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800291a:	2001      	movs	r0, #1
 800291c:	f7fe fe02 	bl	8001524 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	601a      	str	r2, [r3, #0]
}
 8002928:	bf00      	nop
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002940:	4413      	add	r3, r2
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6811      	ldr	r1, [r2, #0]
 8002948:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800294c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002950:	440b      	add	r3, r1
 8002952:	601a      	str	r2, [r3, #0]
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002970:	4413      	add	r3, r2
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	6811      	ldr	r1, [r2, #0]
 8002978:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800297c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002980:	440b      	add	r3, r1
 8002982:	601a      	str	r2, [r3, #0]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	f241 0318 	movw	r3, #4120	; 0x1018
 80029a0:	4413      	add	r3, r2
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6811      	ldr	r1, [r2, #0]
 80029a8:	f043 0202 	orr.w	r2, r3, #2
 80029ac:	f241 0318 	movw	r3, #4120	; 0x1018
 80029b0:	440b      	add	r3, r1
 80029b2:	601a      	str	r2, [r3, #0]
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	f241 0318 	movw	r3, #4120	; 0x1018
 80029d0:	4413      	add	r3, r2
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	6811      	ldr	r1, [r2, #0]
 80029d8:	f023 0202 	bic.w	r2, r3, #2
 80029dc:	f241 0318 	movw	r3, #4120	; 0x1018
 80029e0:	440b      	add	r3, r1
 80029e2:	601a      	str	r2, [r3, #0]
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	f241 0318 	movw	r3, #4120	; 0x1018
 8002a04:	4413      	add	r3, r2
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6811      	ldr	r1, [r2, #0]
 8002a0c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002a10:	f241 0318 	movw	r3, #4120	; 0x1018
 8002a14:	440b      	add	r3, r1
 8002a16:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002a20:	4413      	add	r3, r2
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a26:	2001      	movs	r0, #1
 8002a28:	f7fe fd7c 	bl	8001524 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6819      	ldr	r1, [r3, #0]
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	f241 0318 	movw	r3, #4120	; 0x1018
 8002a36:	440b      	add	r3, r1
 8002a38:	601a      	str	r2, [r3, #0]
}
 8002a3a:	bf00      	nop
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b089      	sub	sp, #36	; 0x24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002a56:	2300      	movs	r3, #0
 8002a58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61fb      	str	r3, [r7, #28]
 8002a62:	e175      	b.n	8002d50 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002a64:	2201      	movs	r2, #1
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	f040 8164 	bne.w	8002d4a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d00b      	beq.n	8002aa2 <HAL_GPIO_Init+0x5e>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d007      	beq.n	8002aa2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a96:	2b11      	cmp	r3, #17
 8002a98:	d003      	beq.n	8002aa2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b12      	cmp	r3, #18
 8002aa0:	d130      	bne.n	8002b04 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	2203      	movs	r2, #3
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	68da      	ldr	r2, [r3, #12]
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ad8:	2201      	movs	r2, #1
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	091b      	lsrs	r3, r3, #4
 8002aee:	f003 0201 	and.w	r2, r3, #1
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	2203      	movs	r2, #3
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d003      	beq.n	8002b44 <HAL_GPIO_Init+0x100>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2b12      	cmp	r3, #18
 8002b42:	d123      	bne.n	8002b8c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	08da      	lsrs	r2, r3, #3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3208      	adds	r2, #8
 8002b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	220f      	movs	r2, #15
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	43db      	mvns	r3, r3
 8002b62:	69ba      	ldr	r2, [r7, #24]
 8002b64:	4013      	ands	r3, r2
 8002b66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	08da      	lsrs	r2, r3, #3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3208      	adds	r2, #8
 8002b86:	69b9      	ldr	r1, [r7, #24]
 8002b88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	2203      	movs	r2, #3
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 0203 	and.w	r2, r3, #3
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 80be 	beq.w	8002d4a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bce:	4b66      	ldr	r3, [pc, #408]	; (8002d68 <HAL_GPIO_Init+0x324>)
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd2:	4a65      	ldr	r2, [pc, #404]	; (8002d68 <HAL_GPIO_Init+0x324>)
 8002bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bda:	4b63      	ldr	r3, [pc, #396]	; (8002d68 <HAL_GPIO_Init+0x324>)
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002be6:	4a61      	ldr	r2, [pc, #388]	; (8002d6c <HAL_GPIO_Init+0x328>)
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	089b      	lsrs	r3, r3, #2
 8002bec:	3302      	adds	r3, #2
 8002bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	f003 0303 	and.w	r3, r3, #3
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	220f      	movs	r2, #15
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	43db      	mvns	r3, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4013      	ands	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a58      	ldr	r2, [pc, #352]	; (8002d70 <HAL_GPIO_Init+0x32c>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d037      	beq.n	8002c82 <HAL_GPIO_Init+0x23e>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a57      	ldr	r2, [pc, #348]	; (8002d74 <HAL_GPIO_Init+0x330>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d031      	beq.n	8002c7e <HAL_GPIO_Init+0x23a>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a56      	ldr	r2, [pc, #344]	; (8002d78 <HAL_GPIO_Init+0x334>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d02b      	beq.n	8002c7a <HAL_GPIO_Init+0x236>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a55      	ldr	r2, [pc, #340]	; (8002d7c <HAL_GPIO_Init+0x338>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d025      	beq.n	8002c76 <HAL_GPIO_Init+0x232>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a54      	ldr	r2, [pc, #336]	; (8002d80 <HAL_GPIO_Init+0x33c>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d01f      	beq.n	8002c72 <HAL_GPIO_Init+0x22e>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a53      	ldr	r2, [pc, #332]	; (8002d84 <HAL_GPIO_Init+0x340>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d019      	beq.n	8002c6e <HAL_GPIO_Init+0x22a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a52      	ldr	r2, [pc, #328]	; (8002d88 <HAL_GPIO_Init+0x344>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d013      	beq.n	8002c6a <HAL_GPIO_Init+0x226>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a51      	ldr	r2, [pc, #324]	; (8002d8c <HAL_GPIO_Init+0x348>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d00d      	beq.n	8002c66 <HAL_GPIO_Init+0x222>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a50      	ldr	r2, [pc, #320]	; (8002d90 <HAL_GPIO_Init+0x34c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d007      	beq.n	8002c62 <HAL_GPIO_Init+0x21e>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a4f      	ldr	r2, [pc, #316]	; (8002d94 <HAL_GPIO_Init+0x350>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d101      	bne.n	8002c5e <HAL_GPIO_Init+0x21a>
 8002c5a:	2309      	movs	r3, #9
 8002c5c:	e012      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c5e:	230a      	movs	r3, #10
 8002c60:	e010      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c62:	2308      	movs	r3, #8
 8002c64:	e00e      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c66:	2307      	movs	r3, #7
 8002c68:	e00c      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c6a:	2306      	movs	r3, #6
 8002c6c:	e00a      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c6e:	2305      	movs	r3, #5
 8002c70:	e008      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c72:	2304      	movs	r3, #4
 8002c74:	e006      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c76:	2303      	movs	r3, #3
 8002c78:	e004      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	e002      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <HAL_GPIO_Init+0x240>
 8002c82:	2300      	movs	r3, #0
 8002c84:	69fa      	ldr	r2, [r7, #28]
 8002c86:	f002 0203 	and.w	r2, r2, #3
 8002c8a:	0092      	lsls	r2, r2, #2
 8002c8c:	4093      	lsls	r3, r2
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002c94:	4935      	ldr	r1, [pc, #212]	; (8002d6c <HAL_GPIO_Init+0x328>)
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	089b      	lsrs	r3, r3, #2
 8002c9a:	3302      	adds	r3, #2
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ca2:	4b3d      	ldr	r3, [pc, #244]	; (8002d98 <HAL_GPIO_Init+0x354>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	43db      	mvns	r3, r3
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d003      	beq.n	8002cc6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cc6:	4a34      	ldr	r2, [pc, #208]	; (8002d98 <HAL_GPIO_Init+0x354>)
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ccc:	4b32      	ldr	r3, [pc, #200]	; (8002d98 <HAL_GPIO_Init+0x354>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cf0:	4a29      	ldr	r2, [pc, #164]	; (8002d98 <HAL_GPIO_Init+0x354>)
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cf6:	4b28      	ldr	r3, [pc, #160]	; (8002d98 <HAL_GPIO_Init+0x354>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4013      	ands	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d1a:	4a1f      	ldr	r2, [pc, #124]	; (8002d98 <HAL_GPIO_Init+0x354>)
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d20:	4b1d      	ldr	r3, [pc, #116]	; (8002d98 <HAL_GPIO_Init+0x354>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d003      	beq.n	8002d44 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d44:	4a14      	ldr	r2, [pc, #80]	; (8002d98 <HAL_GPIO_Init+0x354>)
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	61fb      	str	r3, [r7, #28]
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	2b0f      	cmp	r3, #15
 8002d54:	f67f ae86 	bls.w	8002a64 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	3724      	adds	r7, #36	; 0x24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40023800 	.word	0x40023800
 8002d6c:	40013800 	.word	0x40013800
 8002d70:	40020000 	.word	0x40020000
 8002d74:	40020400 	.word	0x40020400
 8002d78:	40020800 	.word	0x40020800
 8002d7c:	40020c00 	.word	0x40020c00
 8002d80:	40021000 	.word	0x40021000
 8002d84:	40021400 	.word	0x40021400
 8002d88:	40021800 	.word	0x40021800
 8002d8c:	40021c00 	.word	0x40021c00
 8002d90:	40022000 	.word	0x40022000
 8002d94:	40022400 	.word	0x40022400
 8002d98:	40013c00 	.word	0x40013c00

08002d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	807b      	strh	r3, [r7, #2]
 8002da8:	4613      	mov	r3, r2
 8002daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dac:	787b      	ldrb	r3, [r7, #1]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d003      	beq.n	8002dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002db2:	887a      	ldrh	r2, [r7, #2]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002db8:	e003      	b.n	8002dc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002dba:	887b      	ldrh	r3, [r7, #2]
 8002dbc:	041a      	lsls	r2, r3, #16
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	619a      	str	r2, [r3, #24]
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b084      	sub	sp, #16
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d005      	beq.n	8002dfa <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	68f9      	ldr	r1, [r7, #12]
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	4798      	blx	r3
  }
}
 8002dfa:	bf00      	nop
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
	...

08002e04 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e0bf      	b.n	8002f96 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d106      	bne.n	8002e30 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7fd ff84 	bl	8000d38 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2202      	movs	r2, #2
 8002e34:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699a      	ldr	r2, [r3, #24]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8002e46:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6999      	ldr	r1, [r3, #24]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002e5c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6899      	ldr	r1, [r3, #8]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	4b4a      	ldr	r3, [pc, #296]	; (8002fa0 <HAL_LTDC_Init+0x19c>)
 8002e78:	400b      	ands	r3, r1
 8002e7a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	041b      	lsls	r3, r3, #16
 8002e82:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6899      	ldr	r1, [r3, #8]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699a      	ldr	r2, [r3, #24]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	431a      	orrs	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68d9      	ldr	r1, [r3, #12]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b3e      	ldr	r3, [pc, #248]	; (8002fa0 <HAL_LTDC_Init+0x19c>)
 8002ea6:	400b      	ands	r3, r1
 8002ea8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	041b      	lsls	r3, r3, #16
 8002eb0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68d9      	ldr	r1, [r3, #12]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a1a      	ldr	r2, [r3, #32]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6919      	ldr	r1, [r3, #16]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4b33      	ldr	r3, [pc, #204]	; (8002fa0 <HAL_LTDC_Init+0x19c>)
 8002ed4:	400b      	ands	r3, r1
 8002ed6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002edc:	041b      	lsls	r3, r3, #16
 8002ede:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6919      	ldr	r1, [r3, #16]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	431a      	orrs	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6959      	ldr	r1, [r3, #20]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	4b27      	ldr	r3, [pc, #156]	; (8002fa0 <HAL_LTDC_Init+0x19c>)
 8002f02:	400b      	ands	r3, r1
 8002f04:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0a:	041b      	lsls	r3, r3, #16
 8002f0c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6959      	ldr	r1, [r3, #20]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f2a:	021b      	lsls	r3, r3, #8
 8002f2c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002f34:	041b      	lsls	r3, r3, #16
 8002f36:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002f46:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f4e:	68ba      	ldr	r2, [r7, #8]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0206 	orr.w	r2, r2, #6
 8002f72:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	699a      	ldr	r2, [r3, #24]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f042 0201 	orr.w	r2, r2, #1
 8002f82:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	f000f800 	.word	0xf000f800

08002fa4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002fa4:	b5b0      	push	{r4, r5, r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d101      	bne.n	8002fbe <HAL_LTDC_ConfigLayer+0x1a>
 8002fba:	2302      	movs	r3, #2
 8002fbc:	e02c      	b.n	8003018 <HAL_LTDC_ConfigLayer+0x74>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2202      	movs	r2, #2
 8002fca:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2134      	movs	r1, #52	; 0x34
 8002fd4:	fb01 f303 	mul.w	r3, r1, r3
 8002fd8:	4413      	add	r3, r2
 8002fda:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	4614      	mov	r4, r2
 8002fe2:	461d      	mov	r5, r3
 8002fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fe8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ff0:	682b      	ldr	r3, [r5, #0]
 8002ff2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	68b9      	ldr	r1, [r7, #8]
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 f847 	bl	800308c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2201      	movs	r2, #1
 8003004:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003016:	2300      	movs	r3, #0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bdb0      	pop	{r4, r5, r7, pc}

08003020 <HAL_LTDC_SetAddress>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1).
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003032:	2b01      	cmp	r3, #1
 8003034:	d101      	bne.n	800303a <HAL_LTDC_SetAddress+0x1a>
 8003036:	2302      	movs	r3, #2
 8003038:	e024      	b.n	8003084 <HAL_LTDC_SetAddress+0x64>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2202      	movs	r2, #2
 8003046:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2234      	movs	r2, #52	; 0x34
 800304e:	fb02 f303 	mul.w	r3, r2, r3
 8003052:	3338      	adds	r3, #56	; 0x38
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	4413      	add	r3, r2
 8003058:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6979      	ldr	r1, [r7, #20]
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f000 f811 	bl	800308c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2201      	movs	r2, #1
 8003070:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800308c:	b480      	push	{r7}
 800308e:	b089      	sub	sp, #36	; 0x24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	0c1b      	lsrs	r3, r3, #16
 80030a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a8:	4413      	add	r3, r2
 80030aa:	041b      	lsls	r3, r3, #16
 80030ac:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	461a      	mov	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	01db      	lsls	r3, r3, #7
 80030b8:	4413      	add	r3, r2
 80030ba:	3384      	adds	r3, #132	; 0x84
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	4611      	mov	r1, r2
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	01d2      	lsls	r2, r2, #7
 80030c8:	440a      	add	r2, r1
 80030ca:	3284      	adds	r2, #132	; 0x84
 80030cc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80030d0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	0c1b      	lsrs	r3, r3, #16
 80030de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e2:	4413      	add	r3, r2
 80030e4:	1c5a      	adds	r2, r3, #1
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4619      	mov	r1, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	01db      	lsls	r3, r3, #7
 80030f0:	440b      	add	r3, r1
 80030f2:	3384      	adds	r3, #132	; 0x84
 80030f4:	4619      	mov	r1, r3
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	68da      	ldr	r2, [r3, #12]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800310a:	4413      	add	r3, r2
 800310c:	041b      	lsls	r3, r3, #16
 800310e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	461a      	mov	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	01db      	lsls	r3, r3, #7
 800311a:	4413      	add	r3, r2
 800311c:	3384      	adds	r3, #132	; 0x84
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	6812      	ldr	r2, [r2, #0]
 8003124:	4611      	mov	r1, r2
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	01d2      	lsls	r2, r2, #7
 800312a:	440a      	add	r2, r1
 800312c:	3284      	adds	r2, #132	; 0x84
 800312e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003132:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003142:	4413      	add	r3, r2
 8003144:	1c5a      	adds	r2, r3, #1
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4619      	mov	r1, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	01db      	lsls	r3, r3, #7
 8003150:	440b      	add	r3, r1
 8003152:	3384      	adds	r3, #132	; 0x84
 8003154:	4619      	mov	r1, r3
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	4313      	orrs	r3, r2
 800315a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	01db      	lsls	r3, r3, #7
 8003166:	4413      	add	r3, r2
 8003168:	3384      	adds	r3, #132	; 0x84
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	6812      	ldr	r2, [r2, #0]
 8003170:	4611      	mov	r1, r2
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	01d2      	lsls	r2, r2, #7
 8003176:	440a      	add	r2, r1
 8003178:	3284      	adds	r2, #132	; 0x84
 800317a:	f023 0307 	bic.w	r3, r3, #7
 800317e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	461a      	mov	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	01db      	lsls	r3, r3, #7
 800318a:	4413      	add	r3, r2
 800318c:	3384      	adds	r3, #132	; 0x84
 800318e:	461a      	mov	r2, r3
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800319c:	021b      	lsls	r3, r3, #8
 800319e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80031a6:	041b      	lsls	r3, r3, #16
 80031a8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	061b      	lsls	r3, r3, #24
 80031b0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	461a      	mov	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	01db      	lsls	r3, r3, #7
 80031bc:	4413      	add	r3, r2
 80031be:	3384      	adds	r3, #132	; 0x84
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	461a      	mov	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	01db      	lsls	r3, r3, #7
 80031cc:	4413      	add	r3, r2
 80031ce:	3384      	adds	r3, #132	; 0x84
 80031d0:	461a      	mov	r2, r3
 80031d2:	2300      	movs	r3, #0
 80031d4:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031dc:	461a      	mov	r2, r3
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	431a      	orrs	r2, r3
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	431a      	orrs	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4619      	mov	r1, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	01db      	lsls	r3, r3, #7
 80031f0:	440b      	add	r3, r1
 80031f2:	3384      	adds	r3, #132	; 0x84
 80031f4:	4619      	mov	r1, r3
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	461a      	mov	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	01db      	lsls	r3, r3, #7
 8003206:	4413      	add	r3, r2
 8003208:	3384      	adds	r3, #132	; 0x84
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	6812      	ldr	r2, [r2, #0]
 8003210:	4611      	mov	r1, r2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	01d2      	lsls	r2, r2, #7
 8003216:	440a      	add	r2, r1
 8003218:	3284      	adds	r2, #132	; 0x84
 800321a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800321e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	01db      	lsls	r3, r3, #7
 800322a:	4413      	add	r3, r2
 800322c:	3384      	adds	r3, #132	; 0x84
 800322e:	461a      	mov	r2, r3
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	695b      	ldr	r3, [r3, #20]
 8003234:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	461a      	mov	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	01db      	lsls	r3, r3, #7
 8003240:	4413      	add	r3, r2
 8003242:	3384      	adds	r3, #132	; 0x84
 8003244:	69da      	ldr	r2, [r3, #28]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4619      	mov	r1, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	01db      	lsls	r3, r3, #7
 8003250:	440b      	add	r3, r1
 8003252:	3384      	adds	r3, #132	; 0x84
 8003254:	4619      	mov	r1, r3
 8003256:	4b58      	ldr	r3, [pc, #352]	; (80033b8 <LTDC_SetConfig+0x32c>)
 8003258:	4013      	ands	r3, r2
 800325a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	69da      	ldr	r2, [r3, #28]
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	6a1b      	ldr	r3, [r3, #32]
 8003264:	68f9      	ldr	r1, [r7, #12]
 8003266:	6809      	ldr	r1, [r1, #0]
 8003268:	4608      	mov	r0, r1
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	01c9      	lsls	r1, r1, #7
 800326e:	4401      	add	r1, r0
 8003270:	3184      	adds	r1, #132	; 0x84
 8003272:	4313      	orrs	r3, r2
 8003274:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	461a      	mov	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	01db      	lsls	r3, r3, #7
 8003280:	4413      	add	r3, r2
 8003282:	3384      	adds	r3, #132	; 0x84
 8003284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	461a      	mov	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	01db      	lsls	r3, r3, #7
 8003290:	4413      	add	r3, r2
 8003292:	3384      	adds	r3, #132	; 0x84
 8003294:	461a      	mov	r2, r3
 8003296:	2300      	movs	r3, #0
 8003298:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	461a      	mov	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	01db      	lsls	r3, r3, #7
 80032a4:	4413      	add	r3, r2
 80032a6:	3384      	adds	r3, #132	; 0x84
 80032a8:	461a      	mov	r2, r3
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ae:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d102      	bne.n	80032be <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80032b8:	2304      	movs	r3, #4
 80032ba:	61fb      	str	r3, [r7, #28]
 80032bc:	e01b      	b.n	80032f6 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d102      	bne.n	80032cc <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80032c6:	2303      	movs	r3, #3
 80032c8:	61fb      	str	r3, [r7, #28]
 80032ca:	e014      	b.n	80032f6 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	691b      	ldr	r3, [r3, #16]
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d00b      	beq.n	80032ec <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d007      	beq.n	80032ec <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80032e0:	2b03      	cmp	r3, #3
 80032e2:	d003      	beq.n	80032ec <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80032e8:	2b07      	cmp	r3, #7
 80032ea:	d102      	bne.n	80032f2 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80032ec:	2302      	movs	r3, #2
 80032ee:	61fb      	str	r3, [r7, #28]
 80032f0:	e001      	b.n	80032f6 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80032f2:	2301      	movs	r3, #1
 80032f4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	01db      	lsls	r3, r3, #7
 8003300:	4413      	add	r3, r2
 8003302:	3384      	adds	r3, #132	; 0x84
 8003304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	6812      	ldr	r2, [r2, #0]
 800330a:	4611      	mov	r1, r2
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	01d2      	lsls	r2, r2, #7
 8003310:	440a      	add	r2, r1
 8003312:	3284      	adds	r2, #132	; 0x84
 8003314:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8003318:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331e:	69fa      	ldr	r2, [r7, #28]
 8003320:	fb02 f303 	mul.w	r3, r2, r3
 8003324:	041a      	lsls	r2, r3, #16
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	6859      	ldr	r1, [r3, #4]
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	1acb      	subs	r3, r1, r3
 8003330:	69f9      	ldr	r1, [r7, #28]
 8003332:	fb01 f303 	mul.w	r3, r1, r3
 8003336:	3303      	adds	r3, #3
 8003338:	68f9      	ldr	r1, [r7, #12]
 800333a:	6809      	ldr	r1, [r1, #0]
 800333c:	4608      	mov	r0, r1
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	01c9      	lsls	r1, r1, #7
 8003342:	4401      	add	r1, r0
 8003344:	3184      	adds	r1, #132	; 0x84
 8003346:	4313      	orrs	r3, r2
 8003348:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	01db      	lsls	r3, r3, #7
 8003354:	4413      	add	r3, r2
 8003356:	3384      	adds	r3, #132	; 0x84
 8003358:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4619      	mov	r1, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	01db      	lsls	r3, r3, #7
 8003364:	440b      	add	r3, r1
 8003366:	3384      	adds	r3, #132	; 0x84
 8003368:	4619      	mov	r1, r3
 800336a:	4b14      	ldr	r3, [pc, #80]	; (80033bc <LTDC_SetConfig+0x330>)
 800336c:	4013      	ands	r3, r2
 800336e:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	461a      	mov	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	01db      	lsls	r3, r3, #7
 800337a:	4413      	add	r3, r2
 800337c:	3384      	adds	r3, #132	; 0x84
 800337e:	461a      	mov	r2, r3
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003384:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	461a      	mov	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	01db      	lsls	r3, r3, #7
 8003390:	4413      	add	r3, r2
 8003392:	3384      	adds	r3, #132	; 0x84
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	6812      	ldr	r2, [r2, #0]
 800339a:	4611      	mov	r1, r2
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	01d2      	lsls	r2, r2, #7
 80033a0:	440a      	add	r2, r1
 80033a2:	3284      	adds	r2, #132	; 0x84
 80033a4:	f043 0301 	orr.w	r3, r3, #1
 80033a8:	6013      	str	r3, [r2, #0]
}
 80033aa:	bf00      	nop
 80033ac:	3724      	adds	r7, #36	; 0x24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	fffff8f8 	.word	0xfffff8f8
 80033bc:	fffff800 	.word	0xfffff800

080033c0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80033ca:	4b23      	ldr	r3, [pc, #140]	; (8003458 <HAL_PWREx_EnableOverDrive+0x98>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ce:	4a22      	ldr	r2, [pc, #136]	; (8003458 <HAL_PWREx_EnableOverDrive+0x98>)
 80033d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033d4:	6413      	str	r3, [r2, #64]	; 0x40
 80033d6:	4b20      	ldr	r3, [pc, #128]	; (8003458 <HAL_PWREx_EnableOverDrive+0x98>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033de:	603b      	str	r3, [r7, #0]
 80033e0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80033e2:	4b1e      	ldr	r3, [pc, #120]	; (800345c <HAL_PWREx_EnableOverDrive+0x9c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a1d      	ldr	r2, [pc, #116]	; (800345c <HAL_PWREx_EnableOverDrive+0x9c>)
 80033e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033ec:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033ee:	f7fe f88d 	bl	800150c <HAL_GetTick>
 80033f2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80033f4:	e009      	b.n	800340a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80033f6:	f7fe f889 	bl	800150c <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003404:	d901      	bls.n	800340a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e022      	b.n	8003450 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800340a:	4b14      	ldr	r3, [pc, #80]	; (800345c <HAL_PWREx_EnableOverDrive+0x9c>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003416:	d1ee      	bne.n	80033f6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003418:	4b10      	ldr	r3, [pc, #64]	; (800345c <HAL_PWREx_EnableOverDrive+0x9c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a0f      	ldr	r2, [pc, #60]	; (800345c <HAL_PWREx_EnableOverDrive+0x9c>)
 800341e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003422:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003424:	f7fe f872 	bl	800150c <HAL_GetTick>
 8003428:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800342a:	e009      	b.n	8003440 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800342c:	f7fe f86e 	bl	800150c <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800343a:	d901      	bls.n	8003440 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e007      	b.n	8003450 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003440:	4b06      	ldr	r3, [pc, #24]	; (800345c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003448:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800344c:	d1ee      	bne.n	800342c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40023800 	.word	0x40023800
 800345c:	40007000 	.word	0x40007000

08003460 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003468:	2300      	movs	r3, #0
 800346a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e291      	b.n	800399a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 8087 	beq.w	8003592 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003484:	4b96      	ldr	r3, [pc, #600]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	f003 030c 	and.w	r3, r3, #12
 800348c:	2b04      	cmp	r3, #4
 800348e:	d00c      	beq.n	80034aa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003490:	4b93      	ldr	r3, [pc, #588]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f003 030c 	and.w	r3, r3, #12
 8003498:	2b08      	cmp	r3, #8
 800349a:	d112      	bne.n	80034c2 <HAL_RCC_OscConfig+0x62>
 800349c:	4b90      	ldr	r3, [pc, #576]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034a8:	d10b      	bne.n	80034c2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034aa:	4b8d      	ldr	r3, [pc, #564]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d06c      	beq.n	8003590 <HAL_RCC_OscConfig+0x130>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d168      	bne.n	8003590 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e26b      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ca:	d106      	bne.n	80034da <HAL_RCC_OscConfig+0x7a>
 80034cc:	4b84      	ldr	r3, [pc, #528]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a83      	ldr	r2, [pc, #524]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80034d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d6:	6013      	str	r3, [r2, #0]
 80034d8:	e02e      	b.n	8003538 <HAL_RCC_OscConfig+0xd8>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10c      	bne.n	80034fc <HAL_RCC_OscConfig+0x9c>
 80034e2:	4b7f      	ldr	r3, [pc, #508]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a7e      	ldr	r2, [pc, #504]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80034e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	4b7c      	ldr	r3, [pc, #496]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a7b      	ldr	r2, [pc, #492]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80034f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034f8:	6013      	str	r3, [r2, #0]
 80034fa:	e01d      	b.n	8003538 <HAL_RCC_OscConfig+0xd8>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003504:	d10c      	bne.n	8003520 <HAL_RCC_OscConfig+0xc0>
 8003506:	4b76      	ldr	r3, [pc, #472]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a75      	ldr	r2, [pc, #468]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 800350c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	4b73      	ldr	r3, [pc, #460]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a72      	ldr	r2, [pc, #456]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800351c:	6013      	str	r3, [r2, #0]
 800351e:	e00b      	b.n	8003538 <HAL_RCC_OscConfig+0xd8>
 8003520:	4b6f      	ldr	r3, [pc, #444]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a6e      	ldr	r2, [pc, #440]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003526:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800352a:	6013      	str	r3, [r2, #0]
 800352c:	4b6c      	ldr	r3, [pc, #432]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a6b      	ldr	r2, [pc, #428]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003532:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d013      	beq.n	8003568 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003540:	f7fd ffe4 	bl	800150c <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003548:	f7fd ffe0 	bl	800150c <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b64      	cmp	r3, #100	; 0x64
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e21f      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800355a:	4b61      	ldr	r3, [pc, #388]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0f0      	beq.n	8003548 <HAL_RCC_OscConfig+0xe8>
 8003566:	e014      	b.n	8003592 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003568:	f7fd ffd0 	bl	800150c <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003570:	f7fd ffcc 	bl	800150c <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b64      	cmp	r3, #100	; 0x64
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e20b      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003582:	4b57      	ldr	r3, [pc, #348]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0x110>
 800358e:	e000      	b.n	8003592 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d069      	beq.n	8003672 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800359e:	4b50      	ldr	r3, [pc, #320]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 030c 	and.w	r3, r3, #12
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00b      	beq.n	80035c2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035aa:	4b4d      	ldr	r3, [pc, #308]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 030c 	and.w	r3, r3, #12
 80035b2:	2b08      	cmp	r3, #8
 80035b4:	d11c      	bne.n	80035f0 <HAL_RCC_OscConfig+0x190>
 80035b6:	4b4a      	ldr	r3, [pc, #296]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d116      	bne.n	80035f0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035c2:	4b47      	ldr	r3, [pc, #284]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <HAL_RCC_OscConfig+0x17a>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d001      	beq.n	80035da <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e1df      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035da:	4b41      	ldr	r3, [pc, #260]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	00db      	lsls	r3, r3, #3
 80035e8:	493d      	ldr	r1, [pc, #244]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ee:	e040      	b.n	8003672 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d023      	beq.n	8003640 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035f8:	4b39      	ldr	r3, [pc, #228]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a38      	ldr	r2, [pc, #224]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80035fe:	f043 0301 	orr.w	r3, r3, #1
 8003602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003604:	f7fd ff82 	bl	800150c <HAL_GetTick>
 8003608:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800360a:	e008      	b.n	800361e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800360c:	f7fd ff7e 	bl	800150c <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	2b02      	cmp	r3, #2
 8003618:	d901      	bls.n	800361e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	e1bd      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800361e:	4b30      	ldr	r3, [pc, #192]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d0f0      	beq.n	800360c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800362a:	4b2d      	ldr	r3, [pc, #180]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	691b      	ldr	r3, [r3, #16]
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	4929      	ldr	r1, [pc, #164]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 800363a:	4313      	orrs	r3, r2
 800363c:	600b      	str	r3, [r1, #0]
 800363e:	e018      	b.n	8003672 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003640:	4b27      	ldr	r3, [pc, #156]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a26      	ldr	r2, [pc, #152]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003646:	f023 0301 	bic.w	r3, r3, #1
 800364a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364c:	f7fd ff5e 	bl	800150c <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003654:	f7fd ff5a 	bl	800150c <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e199      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003666:	4b1e      	ldr	r3, [pc, #120]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d1f0      	bne.n	8003654 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0308 	and.w	r3, r3, #8
 800367a:	2b00      	cmp	r3, #0
 800367c:	d038      	beq.n	80036f0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d019      	beq.n	80036ba <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003686:	4b16      	ldr	r3, [pc, #88]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 8003688:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800368a:	4a15      	ldr	r2, [pc, #84]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 800368c:	f043 0301 	orr.w	r3, r3, #1
 8003690:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003692:	f7fd ff3b 	bl	800150c <HAL_GetTick>
 8003696:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003698:	e008      	b.n	80036ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800369a:	f7fd ff37 	bl	800150c <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e176      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ac:	4b0c      	ldr	r3, [pc, #48]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80036ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0f0      	beq.n	800369a <HAL_RCC_OscConfig+0x23a>
 80036b8:	e01a      	b.n	80036f0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036ba:	4b09      	ldr	r3, [pc, #36]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80036bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036be:	4a08      	ldr	r2, [pc, #32]	; (80036e0 <HAL_RCC_OscConfig+0x280>)
 80036c0:	f023 0301 	bic.w	r3, r3, #1
 80036c4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c6:	f7fd ff21 	bl	800150c <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036cc:	e00a      	b.n	80036e4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036ce:	f7fd ff1d 	bl	800150c <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d903      	bls.n	80036e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e15c      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
 80036e0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036e4:	4b91      	ldr	r3, [pc, #580]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80036e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1ee      	bne.n	80036ce <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	f000 80a4 	beq.w	8003846 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036fe:	4b8b      	ldr	r3, [pc, #556]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10d      	bne.n	8003726 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800370a:	4b88      	ldr	r3, [pc, #544]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 800370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370e:	4a87      	ldr	r2, [pc, #540]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003714:	6413      	str	r3, [r2, #64]	; 0x40
 8003716:	4b85      	ldr	r3, [pc, #532]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371e:	60bb      	str	r3, [r7, #8]
 8003720:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003722:	2301      	movs	r3, #1
 8003724:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003726:	4b82      	ldr	r3, [pc, #520]	; (8003930 <HAL_RCC_OscConfig+0x4d0>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372e:	2b00      	cmp	r3, #0
 8003730:	d118      	bne.n	8003764 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003732:	4b7f      	ldr	r3, [pc, #508]	; (8003930 <HAL_RCC_OscConfig+0x4d0>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7e      	ldr	r2, [pc, #504]	; (8003930 <HAL_RCC_OscConfig+0x4d0>)
 8003738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800373c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800373e:	f7fd fee5 	bl	800150c <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003746:	f7fd fee1 	bl	800150c <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b64      	cmp	r3, #100	; 0x64
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e120      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003758:	4b75      	ldr	r3, [pc, #468]	; (8003930 <HAL_RCC_OscConfig+0x4d0>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f0      	beq.n	8003746 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d106      	bne.n	800377a <HAL_RCC_OscConfig+0x31a>
 800376c:	4b6f      	ldr	r3, [pc, #444]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 800376e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003770:	4a6e      	ldr	r2, [pc, #440]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	6713      	str	r3, [r2, #112]	; 0x70
 8003778:	e02d      	b.n	80037d6 <HAL_RCC_OscConfig+0x376>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10c      	bne.n	800379c <HAL_RCC_OscConfig+0x33c>
 8003782:	4b6a      	ldr	r3, [pc, #424]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003786:	4a69      	ldr	r2, [pc, #420]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	6713      	str	r3, [r2, #112]	; 0x70
 800378e:	4b67      	ldr	r3, [pc, #412]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003792:	4a66      	ldr	r2, [pc, #408]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003794:	f023 0304 	bic.w	r3, r3, #4
 8003798:	6713      	str	r3, [r2, #112]	; 0x70
 800379a:	e01c      	b.n	80037d6 <HAL_RCC_OscConfig+0x376>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2b05      	cmp	r3, #5
 80037a2:	d10c      	bne.n	80037be <HAL_RCC_OscConfig+0x35e>
 80037a4:	4b61      	ldr	r3, [pc, #388]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037a8:	4a60      	ldr	r2, [pc, #384]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037aa:	f043 0304 	orr.w	r3, r3, #4
 80037ae:	6713      	str	r3, [r2, #112]	; 0x70
 80037b0:	4b5e      	ldr	r3, [pc, #376]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b4:	4a5d      	ldr	r2, [pc, #372]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	6713      	str	r3, [r2, #112]	; 0x70
 80037bc:	e00b      	b.n	80037d6 <HAL_RCC_OscConfig+0x376>
 80037be:	4b5b      	ldr	r3, [pc, #364]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c2:	4a5a      	ldr	r2, [pc, #360]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037c4:	f023 0301 	bic.w	r3, r3, #1
 80037c8:	6713      	str	r3, [r2, #112]	; 0x70
 80037ca:	4b58      	ldr	r3, [pc, #352]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ce:	4a57      	ldr	r2, [pc, #348]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037d0:	f023 0304 	bic.w	r3, r3, #4
 80037d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d015      	beq.n	800380a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037de:	f7fd fe95 	bl	800150c <HAL_GetTick>
 80037e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e4:	e00a      	b.n	80037fc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e6:	f7fd fe91 	bl	800150c <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e0ce      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037fc:	4b4b      	ldr	r3, [pc, #300]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80037fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0ee      	beq.n	80037e6 <HAL_RCC_OscConfig+0x386>
 8003808:	e014      	b.n	8003834 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380a:	f7fd fe7f 	bl	800150c <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003810:	e00a      	b.n	8003828 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003812:	f7fd fe7b 	bl	800150c <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003820:	4293      	cmp	r3, r2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e0b8      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003828:	4b40      	ldr	r3, [pc, #256]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 800382a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1ee      	bne.n	8003812 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003834:	7dfb      	ldrb	r3, [r7, #23]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d105      	bne.n	8003846 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800383a:	4b3c      	ldr	r3, [pc, #240]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	4a3b      	ldr	r2, [pc, #236]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003844:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 80a4 	beq.w	8003998 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003850:	4b36      	ldr	r3, [pc, #216]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 030c 	and.w	r3, r3, #12
 8003858:	2b08      	cmp	r3, #8
 800385a:	d06b      	beq.n	8003934 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	2b02      	cmp	r3, #2
 8003862:	d149      	bne.n	80038f8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003864:	4b31      	ldr	r3, [pc, #196]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a30      	ldr	r2, [pc, #192]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 800386a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800386e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003870:	f7fd fe4c 	bl	800150c <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003876:	e008      	b.n	800388a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003878:	f7fd fe48 	bl	800150c <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b02      	cmp	r3, #2
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e087      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800388a:	4b28      	ldr	r3, [pc, #160]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1f0      	bne.n	8003878 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	69da      	ldr	r2, [r3, #28]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a4:	019b      	lsls	r3, r3, #6
 80038a6:	431a      	orrs	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ac:	085b      	lsrs	r3, r3, #1
 80038ae:	3b01      	subs	r3, #1
 80038b0:	041b      	lsls	r3, r3, #16
 80038b2:	431a      	orrs	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b8:	061b      	lsls	r3, r3, #24
 80038ba:	4313      	orrs	r3, r2
 80038bc:	4a1b      	ldr	r2, [pc, #108]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80038be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80038c2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038c4:	4b19      	ldr	r3, [pc, #100]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a18      	ldr	r2, [pc, #96]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80038ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d0:	f7fd fe1c 	bl	800150c <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d8:	f7fd fe18 	bl	800150c <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e057      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038ea:	4b10      	ldr	r3, [pc, #64]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x478>
 80038f6:	e04f      	b.n	8003998 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038f8:	4b0c      	ldr	r3, [pc, #48]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a0b      	ldr	r2, [pc, #44]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 80038fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003902:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003904:	f7fd fe02 	bl	800150c <HAL_GetTick>
 8003908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800390a:	e008      	b.n	800391e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800390c:	f7fd fdfe 	bl	800150c <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d901      	bls.n	800391e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e03d      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800391e:	4b03      	ldr	r3, [pc, #12]	; (800392c <HAL_RCC_OscConfig+0x4cc>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1f0      	bne.n	800390c <HAL_RCC_OscConfig+0x4ac>
 800392a:	e035      	b.n	8003998 <HAL_RCC_OscConfig+0x538>
 800392c:	40023800 	.word	0x40023800
 8003930:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003934:	4b1b      	ldr	r3, [pc, #108]	; (80039a4 <HAL_RCC_OscConfig+0x544>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d028      	beq.n	8003994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800394c:	429a      	cmp	r2, r3
 800394e:	d121      	bne.n	8003994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395a:	429a      	cmp	r2, r3
 800395c:	d11a      	bne.n	8003994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003964:	4013      	ands	r3, r2
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800396a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800396c:	4293      	cmp	r3, r2
 800396e:	d111      	bne.n	8003994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800397a:	085b      	lsrs	r3, r3, #1
 800397c:	3b01      	subs	r3, #1
 800397e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003980:	429a      	cmp	r2, r3
 8003982:	d107      	bne.n	8003994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003990:	429a      	cmp	r2, r3
 8003992:	d001      	beq.n	8003998 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3718      	adds	r7, #24
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40023800 	.word	0x40023800

080039a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e0d0      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039c0:	4b6a      	ldr	r3, [pc, #424]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 030f 	and.w	r3, r3, #15
 80039c8:	683a      	ldr	r2, [r7, #0]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d910      	bls.n	80039f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ce:	4b67      	ldr	r3, [pc, #412]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f023 020f 	bic.w	r2, r3, #15
 80039d6:	4965      	ldr	r1, [pc, #404]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	4313      	orrs	r3, r2
 80039dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039de:	4b63      	ldr	r3, [pc, #396]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d001      	beq.n	80039f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e0b8      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0302 	and.w	r3, r3, #2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d020      	beq.n	8003a3e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0304 	and.w	r3, r3, #4
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d005      	beq.n	8003a14 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a08:	4b59      	ldr	r3, [pc, #356]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	4a58      	ldr	r2, [pc, #352]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0308 	and.w	r3, r3, #8
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a20:	4b53      	ldr	r3, [pc, #332]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	4a52      	ldr	r2, [pc, #328]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a2a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a2c:	4b50      	ldr	r3, [pc, #320]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	494d      	ldr	r1, [pc, #308]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d040      	beq.n	8003acc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d107      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a52:	4b47      	ldr	r3, [pc, #284]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d115      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e07f      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d107      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a6a:	4b41      	ldr	r3, [pc, #260]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d109      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e073      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7a:	4b3d      	ldr	r3, [pc, #244]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e06b      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a8a:	4b39      	ldr	r3, [pc, #228]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f023 0203 	bic.w	r2, r3, #3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	4936      	ldr	r1, [pc, #216]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a9c:	f7fd fd36 	bl	800150c <HAL_GetTick>
 8003aa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aa2:	e00a      	b.n	8003aba <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa4:	f7fd fd32 	bl	800150c <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e053      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aba:	4b2d      	ldr	r3, [pc, #180]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 020c 	and.w	r2, r3, #12
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d1eb      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003acc:	4b27      	ldr	r3, [pc, #156]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 030f 	and.w	r3, r3, #15
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d210      	bcs.n	8003afc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ada:	4b24      	ldr	r3, [pc, #144]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 020f 	bic.w	r2, r3, #15
 8003ae2:	4922      	ldr	r1, [pc, #136]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aea:	4b20      	ldr	r3, [pc, #128]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e032      	b.n	8003b62 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d008      	beq.n	8003b1a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b08:	4b19      	ldr	r3, [pc, #100]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	4916      	ldr	r1, [pc, #88]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d009      	beq.n	8003b3a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b26:	4b12      	ldr	r3, [pc, #72]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	490e      	ldr	r1, [pc, #56]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b3a:	f000 f821 	bl	8003b80 <HAL_RCC_GetSysClockFreq>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	4b0b      	ldr	r3, [pc, #44]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	091b      	lsrs	r3, r3, #4
 8003b46:	f003 030f 	and.w	r3, r3, #15
 8003b4a:	490a      	ldr	r1, [pc, #40]	; (8003b74 <HAL_RCC_ClockConfig+0x1cc>)
 8003b4c:	5ccb      	ldrb	r3, [r1, r3]
 8003b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b52:	4a09      	ldr	r2, [pc, #36]	; (8003b78 <HAL_RCC_ClockConfig+0x1d0>)
 8003b54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b56:	4b09      	ldr	r3, [pc, #36]	; (8003b7c <HAL_RCC_ClockConfig+0x1d4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fd fb0a 	bl	8001174 <HAL_InitTick>

  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40023c00 	.word	0x40023c00
 8003b70:	40023800 	.word	0x40023800
 8003b74:	0800c6c4 	.word	0x0800c6c4
 8003b78:	20000004 	.word	0x20000004
 8003b7c:	20000008 	.word	0x20000008

08003b80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b80:	b5b0      	push	{r4, r5, r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003b86:	2100      	movs	r1, #0
 8003b88:	6079      	str	r1, [r7, #4]
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	60f9      	str	r1, [r7, #12]
 8003b8e:	2100      	movs	r1, #0
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003b92:	2100      	movs	r1, #0
 8003b94:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b96:	4952      	ldr	r1, [pc, #328]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003b98:	6889      	ldr	r1, [r1, #8]
 8003b9a:	f001 010c 	and.w	r1, r1, #12
 8003b9e:	2908      	cmp	r1, #8
 8003ba0:	d00d      	beq.n	8003bbe <HAL_RCC_GetSysClockFreq+0x3e>
 8003ba2:	2908      	cmp	r1, #8
 8003ba4:	f200 8094 	bhi.w	8003cd0 <HAL_RCC_GetSysClockFreq+0x150>
 8003ba8:	2900      	cmp	r1, #0
 8003baa:	d002      	beq.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x32>
 8003bac:	2904      	cmp	r1, #4
 8003bae:	d003      	beq.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x38>
 8003bb0:	e08e      	b.n	8003cd0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bb2:	4b4c      	ldr	r3, [pc, #304]	; (8003ce4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003bb4:	60bb      	str	r3, [r7, #8]
      break;
 8003bb6:	e08e      	b.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bb8:	4b4b      	ldr	r3, [pc, #300]	; (8003ce8 <HAL_RCC_GetSysClockFreq+0x168>)
 8003bba:	60bb      	str	r3, [r7, #8]
      break;
 8003bbc:	e08b      	b.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bbe:	4948      	ldr	r1, [pc, #288]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003bc0:	6849      	ldr	r1, [r1, #4]
 8003bc2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003bc6:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003bc8:	4945      	ldr	r1, [pc, #276]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003bca:	6849      	ldr	r1, [r1, #4]
 8003bcc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003bd0:	2900      	cmp	r1, #0
 8003bd2:	d024      	beq.n	8003c1e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bd4:	4942      	ldr	r1, [pc, #264]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003bd6:	6849      	ldr	r1, [r1, #4]
 8003bd8:	0989      	lsrs	r1, r1, #6
 8003bda:	4608      	mov	r0, r1
 8003bdc:	f04f 0100 	mov.w	r1, #0
 8003be0:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003be4:	f04f 0500 	mov.w	r5, #0
 8003be8:	ea00 0204 	and.w	r2, r0, r4
 8003bec:	ea01 0305 	and.w	r3, r1, r5
 8003bf0:	493d      	ldr	r1, [pc, #244]	; (8003ce8 <HAL_RCC_GetSysClockFreq+0x168>)
 8003bf2:	fb01 f003 	mul.w	r0, r1, r3
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	fb01 f102 	mul.w	r1, r1, r2
 8003bfc:	1844      	adds	r4, r0, r1
 8003bfe:	493a      	ldr	r1, [pc, #232]	; (8003ce8 <HAL_RCC_GetSysClockFreq+0x168>)
 8003c00:	fba2 0101 	umull	r0, r1, r2, r1
 8003c04:	1863      	adds	r3, r4, r1
 8003c06:	4619      	mov	r1, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	f04f 0300 	mov.w	r3, #0
 8003c10:	f7fc fb4e 	bl	80002b0 <__aeabi_uldivmod>
 8003c14:	4602      	mov	r2, r0
 8003c16:	460b      	mov	r3, r1
 8003c18:	4613      	mov	r3, r2
 8003c1a:	60fb      	str	r3, [r7, #12]
 8003c1c:	e04a      	b.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c1e:	4b30      	ldr	r3, [pc, #192]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	099b      	lsrs	r3, r3, #6
 8003c24:	461a      	mov	r2, r3
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c2e:	f04f 0100 	mov.w	r1, #0
 8003c32:	ea02 0400 	and.w	r4, r2, r0
 8003c36:	ea03 0501 	and.w	r5, r3, r1
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	4629      	mov	r1, r5
 8003c3e:	f04f 0200 	mov.w	r2, #0
 8003c42:	f04f 0300 	mov.w	r3, #0
 8003c46:	014b      	lsls	r3, r1, #5
 8003c48:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c4c:	0142      	lsls	r2, r0, #5
 8003c4e:	4610      	mov	r0, r2
 8003c50:	4619      	mov	r1, r3
 8003c52:	1b00      	subs	r0, r0, r4
 8003c54:	eb61 0105 	sbc.w	r1, r1, r5
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	f04f 0300 	mov.w	r3, #0
 8003c60:	018b      	lsls	r3, r1, #6
 8003c62:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c66:	0182      	lsls	r2, r0, #6
 8003c68:	1a12      	subs	r2, r2, r0
 8003c6a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c6e:	f04f 0000 	mov.w	r0, #0
 8003c72:	f04f 0100 	mov.w	r1, #0
 8003c76:	00d9      	lsls	r1, r3, #3
 8003c78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c7c:	00d0      	lsls	r0, r2, #3
 8003c7e:	4602      	mov	r2, r0
 8003c80:	460b      	mov	r3, r1
 8003c82:	1912      	adds	r2, r2, r4
 8003c84:	eb45 0303 	adc.w	r3, r5, r3
 8003c88:	f04f 0000 	mov.w	r0, #0
 8003c8c:	f04f 0100 	mov.w	r1, #0
 8003c90:	0299      	lsls	r1, r3, #10
 8003c92:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003c96:	0290      	lsls	r0, r2, #10
 8003c98:	4602      	mov	r2, r0
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	4610      	mov	r0, r2
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	f04f 0300 	mov.w	r3, #0
 8003ca8:	f7fc fb02 	bl	80002b0 <__aeabi_uldivmod>
 8003cac:	4602      	mov	r2, r0
 8003cae:	460b      	mov	r3, r1
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003cb4:	4b0a      	ldr	r3, [pc, #40]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	0c1b      	lsrs	r3, r3, #16
 8003cba:	f003 0303 	and.w	r3, r3, #3
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ccc:	60bb      	str	r3, [r7, #8]
      break;
 8003cce:	e002      	b.n	8003cd6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003cd0:	4b04      	ldr	r3, [pc, #16]	; (8003ce4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003cd2:	60bb      	str	r3, [r7, #8]
      break;
 8003cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cd6:	68bb      	ldr	r3, [r7, #8]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bdb0      	pop	{r4, r5, r7, pc}
 8003ce0:	40023800 	.word	0x40023800
 8003ce4:	00f42400 	.word	0x00f42400
 8003ce8:	017d7840 	.word	0x017d7840

08003cec <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cf0:	4b03      	ldr	r3, [pc, #12]	; (8003d00 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	20000004 	.word	0x20000004

08003d04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d08:	f7ff fff0 	bl	8003cec <HAL_RCC_GetHCLKFreq>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	4b05      	ldr	r3, [pc, #20]	; (8003d24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	0b5b      	lsrs	r3, r3, #13
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	4903      	ldr	r1, [pc, #12]	; (8003d28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d1a:	5ccb      	ldrb	r3, [r1, r3]
 8003d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40023800 	.word	0x40023800
 8003d28:	0800c6d4 	.word	0x0800c6d4

08003d2c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	220f      	movs	r2, #15
 8003d3a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d3c:	4b12      	ldr	r3, [pc, #72]	; (8003d88 <HAL_RCC_GetClockConfig+0x5c>)
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f003 0203 	and.w	r2, r3, #3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d48:	4b0f      	ldr	r3, [pc, #60]	; (8003d88 <HAL_RCC_GetClockConfig+0x5c>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d54:	4b0c      	ldr	r3, [pc, #48]	; (8003d88 <HAL_RCC_GetClockConfig+0x5c>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003d60:	4b09      	ldr	r3, [pc, #36]	; (8003d88 <HAL_RCC_GetClockConfig+0x5c>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	08db      	lsrs	r3, r3, #3
 8003d66:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d6e:	4b07      	ldr	r3, [pc, #28]	; (8003d8c <HAL_RCC_GetClockConfig+0x60>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 020f 	and.w	r2, r3, #15
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	601a      	str	r2, [r3, #0]
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	40023c00 	.word	0x40023c00

08003d90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b088      	sub	sp, #32
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003da0:	2300      	movs	r3, #0
 8003da2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003da4:	2300      	movs	r3, #0
 8003da6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003da8:	2300      	movs	r3, #0
 8003daa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d012      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003db8:	4b69      	ldr	r3, [pc, #420]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	4a68      	ldr	r2, [pc, #416]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dbe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003dc2:	6093      	str	r3, [r2, #8]
 8003dc4:	4b66      	ldr	r3, [pc, #408]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dcc:	4964      	ldr	r1, [pc, #400]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d017      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003dea:	4b5d      	ldr	r3, [pc, #372]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003df0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df8:	4959      	ldr	r1, [pc, #356]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e08:	d101      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003e16:	2301      	movs	r3, #1
 8003e18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d017      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e26:	4b4e      	ldr	r3, [pc, #312]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e2c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e34:	494a      	ldr	r1, [pc, #296]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e44:	d101      	bne.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003e46:	2301      	movs	r3, #1
 8003e48:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003e52:	2301      	movs	r3, #1
 8003e54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003e62:	2301      	movs	r3, #1
 8003e64:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0320 	and.w	r3, r3, #32
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 808b 	beq.w	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e74:	4b3a      	ldr	r3, [pc, #232]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e78:	4a39      	ldr	r2, [pc, #228]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e7e:	6413      	str	r3, [r2, #64]	; 0x40
 8003e80:	4b37      	ldr	r3, [pc, #220]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e88:	60bb      	str	r3, [r7, #8]
 8003e8a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e8c:	4b35      	ldr	r3, [pc, #212]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a34      	ldr	r2, [pc, #208]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e98:	f7fd fb38 	bl	800150c <HAL_GetTick>
 8003e9c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea0:	f7fd fb34 	bl	800150c <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b64      	cmp	r3, #100	; 0x64
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e357      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003eb2:	4b2c      	ldr	r3, [pc, #176]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0f0      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ebe:	4b28      	ldr	r3, [pc, #160]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ec6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d035      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d02e      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003edc:	4b20      	ldr	r3, [pc, #128]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ee4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ee6:	4b1e      	ldr	r3, [pc, #120]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eea:	4a1d      	ldr	r2, [pc, #116]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ef0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ef2:	4b1b      	ldr	r3, [pc, #108]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef6:	4a1a      	ldr	r2, [pc, #104]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ef8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003efc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003efe:	4a18      	ldr	r2, [pc, #96]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f04:	4b16      	ldr	r3, [pc, #88]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d114      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fd fafc 	bl	800150c <HAL_GetTick>
 8003f14:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f16:	e00a      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f18:	f7fd faf8 	bl	800150c <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d901      	bls.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e319      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f2e:	4b0c      	ldr	r3, [pc, #48]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d0ee      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f46:	d111      	bne.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003f48:	4b05      	ldr	r3, [pc, #20]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f54:	4b04      	ldr	r3, [pc, #16]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003f56:	400b      	ands	r3, r1
 8003f58:	4901      	ldr	r1, [pc, #4]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	608b      	str	r3, [r1, #8]
 8003f5e:	e00b      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003f60:	40023800 	.word	0x40023800
 8003f64:	40007000 	.word	0x40007000
 8003f68:	0ffffcff 	.word	0x0ffffcff
 8003f6c:	4bb1      	ldr	r3, [pc, #708]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	4ab0      	ldr	r2, [pc, #704]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003f72:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003f76:	6093      	str	r3, [r2, #8]
 8003f78:	4bae      	ldr	r3, [pc, #696]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003f7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f84:	49ab      	ldr	r1, [pc, #684]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003f86:	4313      	orrs	r3, r2
 8003f88:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0310 	and.w	r3, r3, #16
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d010      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f96:	4ba7      	ldr	r3, [pc, #668]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003f98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f9c:	4aa5      	ldr	r2, [pc, #660]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003f9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fa2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003fa6:	4ba3      	ldr	r3, [pc, #652]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003fa8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb0:	49a0      	ldr	r1, [pc, #640]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00a      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fc4:	4b9b      	ldr	r3, [pc, #620]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fd2:	4998      	ldr	r1, [pc, #608]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fe6:	4b93      	ldr	r3, [pc, #588]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ff4:	498f      	ldr	r1, [pc, #572]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00a      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004008:	4b8a      	ldr	r3, [pc, #552]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800400a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800400e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004016:	4987      	ldr	r1, [pc, #540]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800402a:	4b82      	ldr	r3, [pc, #520]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800402c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004030:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004038:	497e      	ldr	r1, [pc, #504]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800403a:	4313      	orrs	r3, r2
 800403c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800404c:	4b79      	ldr	r3, [pc, #484]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004052:	f023 0203 	bic.w	r2, r3, #3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405a:	4976      	ldr	r1, [pc, #472]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800405c:	4313      	orrs	r3, r2
 800405e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800406e:	4b71      	ldr	r3, [pc, #452]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004074:	f023 020c 	bic.w	r2, r3, #12
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800407c:	496d      	ldr	r1, [pc, #436]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800407e:	4313      	orrs	r3, r2
 8004080:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00a      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004090:	4b68      	ldr	r3, [pc, #416]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004096:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800409e:	4965      	ldr	r1, [pc, #404]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040b2:	4b60      	ldr	r3, [pc, #384]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80040b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040c0:	495c      	ldr	r1, [pc, #368]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00a      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040d4:	4b57      	ldr	r3, [pc, #348]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80040d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e2:	4954      	ldr	r1, [pc, #336]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80040f6:	4b4f      	ldr	r3, [pc, #316]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80040f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040fc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004104:	494b      	ldr	r1, [pc, #300]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004106:	4313      	orrs	r3, r2
 8004108:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00a      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004118:	4b46      	ldr	r3, [pc, #280]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800411a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800411e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004126:	4943      	ldr	r1, [pc, #268]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004128:	4313      	orrs	r3, r2
 800412a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00a      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800413a:	4b3e      	ldr	r3, [pc, #248]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800413c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004140:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004148:	493a      	ldr	r1, [pc, #232]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00a      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800415c:	4b35      	ldr	r3, [pc, #212]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004162:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800416a:	4932      	ldr	r1, [pc, #200]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800416c:	4313      	orrs	r3, r2
 800416e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d011      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800417e:	4b2d      	ldr	r3, [pc, #180]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004180:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004184:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800418c:	4929      	ldr	r1, [pc, #164]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800418e:	4313      	orrs	r3, r2
 8004190:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004198:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800419c:	d101      	bne.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800419e:	2301      	movs	r3, #1
 80041a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0308 	and.w	r3, r3, #8
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80041ae:	2301      	movs	r3, #1
 80041b0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00a      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041be:	4b1d      	ldr	r3, [pc, #116]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041cc:	4919      	ldr	r1, [pc, #100]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041ce:	4313      	orrs	r3, r2
 80041d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00b      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80041e0:	4b14      	ldr	r3, [pc, #80]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041f0:	4910      	ldr	r1, [pc, #64]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d006      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004206:	2b00      	cmp	r3, #0
 8004208:	f000 80d9 	beq.w	80043be <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800420c:	4b09      	ldr	r3, [pc, #36]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a08      	ldr	r2, [pc, #32]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004212:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004216:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004218:	f7fd f978 	bl	800150c <HAL_GetTick>
 800421c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800421e:	e00b      	b.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004220:	f7fd f974 	bl	800150c <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b64      	cmp	r3, #100	; 0x64
 800422c:	d904      	bls.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e197      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004232:	bf00      	nop
 8004234:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004238:	4b6c      	ldr	r3, [pc, #432]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1ed      	bne.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b00      	cmp	r3, #0
 800424e:	d021      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004254:	2b00      	cmp	r3, #0
 8004256:	d11d      	bne.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004258:	4b64      	ldr	r3, [pc, #400]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800425a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800425e:	0c1b      	lsrs	r3, r3, #16
 8004260:	f003 0303 	and.w	r3, r3, #3
 8004264:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004266:	4b61      	ldr	r3, [pc, #388]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004268:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800426c:	0e1b      	lsrs	r3, r3, #24
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	019a      	lsls	r2, r3, #6
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	041b      	lsls	r3, r3, #16
 800427e:	431a      	orrs	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	061b      	lsls	r3, r3, #24
 8004284:	431a      	orrs	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	071b      	lsls	r3, r3, #28
 800428c:	4957      	ldr	r1, [pc, #348]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800428e:	4313      	orrs	r3, r2
 8004290:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d004      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042a8:	d00a      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d02e      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042be:	d129      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80042c0:	4b4a      	ldr	r3, [pc, #296]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042c6:	0c1b      	lsrs	r3, r3, #16
 80042c8:	f003 0303 	and.w	r3, r3, #3
 80042cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80042ce:	4b47      	ldr	r3, [pc, #284]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042d4:	0f1b      	lsrs	r3, r3, #28
 80042d6:	f003 0307 	and.w	r3, r3, #7
 80042da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	019a      	lsls	r2, r3, #6
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	041b      	lsls	r3, r3, #16
 80042e6:	431a      	orrs	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	061b      	lsls	r3, r3, #24
 80042ee:	431a      	orrs	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	071b      	lsls	r3, r3, #28
 80042f4:	493d      	ldr	r1, [pc, #244]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80042fc:	4b3b      	ldr	r3, [pc, #236]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004302:	f023 021f 	bic.w	r2, r3, #31
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	3b01      	subs	r3, #1
 800430c:	4937      	ldr	r1, [pc, #220]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d01d      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004320:	4b32      	ldr	r3, [pc, #200]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004322:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004326:	0e1b      	lsrs	r3, r3, #24
 8004328:	f003 030f 	and.w	r3, r3, #15
 800432c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800432e:	4b2f      	ldr	r3, [pc, #188]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004330:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004334:	0f1b      	lsrs	r3, r3, #28
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	019a      	lsls	r2, r3, #6
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	041b      	lsls	r3, r3, #16
 8004348:	431a      	orrs	r2, r3
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	061b      	lsls	r3, r3, #24
 800434e:	431a      	orrs	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	071b      	lsls	r3, r3, #28
 8004354:	4925      	ldr	r1, [pc, #148]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004356:	4313      	orrs	r3, r2
 8004358:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d011      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	019a      	lsls	r2, r3, #6
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	041b      	lsls	r3, r3, #16
 8004374:	431a      	orrs	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	061b      	lsls	r3, r3, #24
 800437c:	431a      	orrs	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	071b      	lsls	r3, r3, #28
 8004384:	4919      	ldr	r1, [pc, #100]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004386:	4313      	orrs	r3, r2
 8004388:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800438c:	4b17      	ldr	r3, [pc, #92]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a16      	ldr	r2, [pc, #88]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004392:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004396:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004398:	f7fd f8b8 	bl	800150c <HAL_GetTick>
 800439c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800439e:	e008      	b.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043a0:	f7fd f8b4 	bl	800150c <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b64      	cmp	r3, #100	; 0x64
 80043ac:	d901      	bls.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e0d7      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043b2:	4b0e      	ldr	r3, [pc, #56]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d0f0      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	f040 80cd 	bne.w	8004560 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80043c6:	4b09      	ldr	r3, [pc, #36]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a08      	ldr	r2, [pc, #32]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043d2:	f7fd f89b 	bl	800150c <HAL_GetTick>
 80043d6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80043d8:	e00a      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80043da:	f7fd f897 	bl	800150c <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b64      	cmp	r3, #100	; 0x64
 80043e6:	d903      	bls.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e0ba      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80043ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80043f0:	4b5e      	ldr	r3, [pc, #376]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043fc:	d0ed      	beq.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800440e:	2b00      	cmp	r3, #0
 8004410:	d009      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800441a:	2b00      	cmp	r3, #0
 800441c:	d02e      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	2b00      	cmp	r3, #0
 8004424:	d12a      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004426:	4b51      	ldr	r3, [pc, #324]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004428:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800442c:	0c1b      	lsrs	r3, r3, #16
 800442e:	f003 0303 	and.w	r3, r3, #3
 8004432:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004434:	4b4d      	ldr	r3, [pc, #308]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800443a:	0f1b      	lsrs	r3, r3, #28
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	019a      	lsls	r2, r3, #6
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	041b      	lsls	r3, r3, #16
 800444c:	431a      	orrs	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	061b      	lsls	r3, r3, #24
 8004454:	431a      	orrs	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	071b      	lsls	r3, r3, #28
 800445a:	4944      	ldr	r1, [pc, #272]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800445c:	4313      	orrs	r3, r2
 800445e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004462:	4b42      	ldr	r3, [pc, #264]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004464:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004468:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004470:	3b01      	subs	r3, #1
 8004472:	021b      	lsls	r3, r3, #8
 8004474:	493d      	ldr	r1, [pc, #244]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d022      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800448c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004490:	d11d      	bne.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004492:	4b36      	ldr	r3, [pc, #216]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004498:	0e1b      	lsrs	r3, r3, #24
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80044a0:	4b32      	ldr	r3, [pc, #200]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a6:	0f1b      	lsrs	r3, r3, #28
 80044a8:	f003 0307 	and.w	r3, r3, #7
 80044ac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	019a      	lsls	r2, r3, #6
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
 80044b8:	041b      	lsls	r3, r3, #16
 80044ba:	431a      	orrs	r2, r3
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	061b      	lsls	r3, r3, #24
 80044c0:	431a      	orrs	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	071b      	lsls	r3, r3, #28
 80044c6:	4929      	ldr	r1, [pc, #164]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0308 	and.w	r3, r3, #8
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d028      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80044da:	4b24      	ldr	r3, [pc, #144]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e0:	0e1b      	lsrs	r3, r3, #24
 80044e2:	f003 030f 	and.w	r3, r3, #15
 80044e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80044e8:	4b20      	ldr	r3, [pc, #128]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ee:	0c1b      	lsrs	r3, r3, #16
 80044f0:	f003 0303 	and.w	r3, r3, #3
 80044f4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	019a      	lsls	r2, r3, #6
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	041b      	lsls	r3, r3, #16
 8004500:	431a      	orrs	r2, r3
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	061b      	lsls	r3, r3, #24
 8004506:	431a      	orrs	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	69db      	ldr	r3, [r3, #28]
 800450c:	071b      	lsls	r3, r3, #28
 800450e:	4917      	ldr	r1, [pc, #92]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004516:	4b15      	ldr	r3, [pc, #84]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004518:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800451c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004524:	4911      	ldr	r1, [pc, #68]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004526:	4313      	orrs	r3, r2
 8004528:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800452c:	4b0f      	ldr	r3, [pc, #60]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a0e      	ldr	r2, [pc, #56]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004532:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004536:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004538:	f7fc ffe8 	bl	800150c <HAL_GetTick>
 800453c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004540:	f7fc ffe4 	bl	800150c <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b64      	cmp	r3, #100	; 0x64
 800454c:	d901      	bls.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e007      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004552:	4b06      	ldr	r3, [pc, #24]	; (800456c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800455a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800455e:	d1ef      	bne.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3720      	adds	r7, #32
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	40023800 	.word	0x40023800

08004570 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d101      	bne.n	8004584 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e025      	b.n	80045d0 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d106      	bne.n	800459e <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f7fc faff 	bl	8000b9c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2202      	movs	r2, #2
 80045a2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3304      	adds	r3, #4
 80045ae:	4619      	mov	r1, r3
 80045b0:	4610      	mov	r0, r2
 80045b2:	f000 fb3b 	bl	8004c2c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6818      	ldr	r0, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	461a      	mov	r2, r3
 80045c0:	6839      	ldr	r1, [r7, #0]
 80045c2:	f000 fba5 	bl	8004d10 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3708      	adds	r7, #8
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d101      	bne.n	80045f4 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 80045f0:	2302      	movs	r3, #2
 80045f2:	e018      	b.n	8004626 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	4618      	mov	r0, r3
 8004606:	f000 fc03 	bl	8004e10 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2b02      	cmp	r3, #2
 8004610:	d104      	bne.n	800461c <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2205      	movs	r2, #5
 8004616:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800461a:	e003      	b.n	8004624 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_SDRAM_SetAutoRefreshNumber>:
  *                the configuration information for SDRAM module.  
  * @param  AutoRefreshNumber The SDRAM auto Refresh number       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SetAutoRefreshNumber(SDRAM_HandleTypeDef *hsdram, uint32_t AutoRefreshNumber)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b082      	sub	sp, #8
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b02      	cmp	r3, #2
 8004642:	d101      	bne.n	8004648 <HAL_SDRAM_SetAutoRefreshNumber+0x1a>
  {
    return HAL_BUSY;
 8004644:	2302      	movs	r3, #2
 8004646:	e00e      	b.n	8004666 <HAL_SDRAM_SetAutoRefreshNumber+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2202      	movs	r2, #2
 800464c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Set the Auto-Refresh number */
  FMC_SDRAM_SetAutoRefreshNumber(hsdram->Instance ,AutoRefreshNumber);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6839      	ldr	r1, [r7, #0]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 fbfe 	bl	8004e58 <FMC_SDRAM_SetAutoRefreshNumber>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b082      	sub	sp, #8
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e049      	b.n	8004714 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004686:	b2db      	uxtb	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	d106      	bne.n	800469a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 f841 	bl	800471c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2202      	movs	r2, #2
 800469e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	3304      	adds	r3, #4
 80046aa:	4619      	mov	r1, r3
 80046ac:	4610      	mov	r0, r2
 80046ae:	f000 f9ff 	bl	8004ab0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2201      	movs	r2, #1
 80046ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004712:	2300      	movs	r3, #0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800471c:	b480      	push	{r7}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b01      	cmp	r3, #1
 8004742:	d001      	beq.n	8004748 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e054      	b.n	80047f2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0201 	orr.w	r2, r2, #1
 800475e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a26      	ldr	r2, [pc, #152]	; (8004800 <HAL_TIM_Base_Start_IT+0xd0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d022      	beq.n	80047b0 <HAL_TIM_Base_Start_IT+0x80>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004772:	d01d      	beq.n	80047b0 <HAL_TIM_Base_Start_IT+0x80>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a22      	ldr	r2, [pc, #136]	; (8004804 <HAL_TIM_Base_Start_IT+0xd4>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d018      	beq.n	80047b0 <HAL_TIM_Base_Start_IT+0x80>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a21      	ldr	r2, [pc, #132]	; (8004808 <HAL_TIM_Base_Start_IT+0xd8>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d013      	beq.n	80047b0 <HAL_TIM_Base_Start_IT+0x80>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a1f      	ldr	r2, [pc, #124]	; (800480c <HAL_TIM_Base_Start_IT+0xdc>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00e      	beq.n	80047b0 <HAL_TIM_Base_Start_IT+0x80>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a1e      	ldr	r2, [pc, #120]	; (8004810 <HAL_TIM_Base_Start_IT+0xe0>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d009      	beq.n	80047b0 <HAL_TIM_Base_Start_IT+0x80>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a1c      	ldr	r2, [pc, #112]	; (8004814 <HAL_TIM_Base_Start_IT+0xe4>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d004      	beq.n	80047b0 <HAL_TIM_Base_Start_IT+0x80>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a1b      	ldr	r2, [pc, #108]	; (8004818 <HAL_TIM_Base_Start_IT+0xe8>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d115      	bne.n	80047dc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689a      	ldr	r2, [r3, #8]
 80047b6:	4b19      	ldr	r3, [pc, #100]	; (800481c <HAL_TIM_Base_Start_IT+0xec>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2b06      	cmp	r3, #6
 80047c0:	d015      	beq.n	80047ee <HAL_TIM_Base_Start_IT+0xbe>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047c8:	d011      	beq.n	80047ee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f042 0201 	orr.w	r2, r2, #1
 80047d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047da:	e008      	b.n	80047ee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f042 0201 	orr.w	r2, r2, #1
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	e000      	b.n	80047f0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3714      	adds	r7, #20
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40010000 	.word	0x40010000
 8004804:	40000400 	.word	0x40000400
 8004808:	40000800 	.word	0x40000800
 800480c:	40000c00 	.word	0x40000c00
 8004810:	40010400 	.word	0x40010400
 8004814:	40014000 	.word	0x40014000
 8004818:	40001800 	.word	0x40001800
 800481c:	00010007 	.word	0x00010007

08004820 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b02      	cmp	r3, #2
 8004834:	d122      	bne.n	800487c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b02      	cmp	r3, #2
 8004842:	d11b      	bne.n	800487c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f06f 0202 	mvn.w	r2, #2
 800484c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2201      	movs	r2, #1
 8004852:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	f003 0303 	and.w	r3, r3, #3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f905 	bl	8004a72 <HAL_TIM_IC_CaptureCallback>
 8004868:	e005      	b.n	8004876 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f8f7 	bl	8004a5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 f908 	bl	8004a86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b04      	cmp	r3, #4
 8004888:	d122      	bne.n	80048d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f003 0304 	and.w	r3, r3, #4
 8004894:	2b04      	cmp	r3, #4
 8004896:	d11b      	bne.n	80048d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f06f 0204 	mvn.w	r2, #4
 80048a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2202      	movs	r2, #2
 80048a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f8db 	bl	8004a72 <HAL_TIM_IC_CaptureCallback>
 80048bc:	e005      	b.n	80048ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f8cd 	bl	8004a5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 f8de 	bl	8004a86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d122      	bne.n	8004924 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	f003 0308 	and.w	r3, r3, #8
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d11b      	bne.n	8004924 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f06f 0208 	mvn.w	r2, #8
 80048f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2204      	movs	r2, #4
 80048fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d003      	beq.n	8004912 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f8b1 	bl	8004a72 <HAL_TIM_IC_CaptureCallback>
 8004910:	e005      	b.n	800491e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f8a3 	bl	8004a5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f000 f8b4 	bl	8004a86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	f003 0310 	and.w	r3, r3, #16
 800492e:	2b10      	cmp	r3, #16
 8004930:	d122      	bne.n	8004978 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	f003 0310 	and.w	r3, r3, #16
 800493c:	2b10      	cmp	r3, #16
 800493e:	d11b      	bne.n	8004978 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f06f 0210 	mvn.w	r2, #16
 8004948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2208      	movs	r2, #8
 800494e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800495a:	2b00      	cmp	r3, #0
 800495c:	d003      	beq.n	8004966 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f887 	bl	8004a72 <HAL_TIM_IC_CaptureCallback>
 8004964:	e005      	b.n	8004972 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 f879 	bl	8004a5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f88a 	bl	8004a86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b01      	cmp	r3, #1
 8004984:	d10e      	bne.n	80049a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b01      	cmp	r3, #1
 8004992:	d107      	bne.n	80049a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f06f 0201 	mvn.w	r2, #1
 800499c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fc fbac 	bl	80010fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ae:	2b80      	cmp	r3, #128	; 0x80
 80049b0:	d10e      	bne.n	80049d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049bc:	2b80      	cmp	r3, #128	; 0x80
 80049be:	d107      	bne.n	80049d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f91a 	bl	8004c04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049de:	d10e      	bne.n	80049fe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ea:	2b80      	cmp	r3, #128	; 0x80
 80049ec:	d107      	bne.n	80049fe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80049f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f000 f90d 	bl	8004c18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a08:	2b40      	cmp	r3, #64	; 0x40
 8004a0a:	d10e      	bne.n	8004a2a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a16:	2b40      	cmp	r3, #64	; 0x40
 8004a18:	d107      	bne.n	8004a2a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 f838 	bl	8004a9a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	f003 0320 	and.w	r3, r3, #32
 8004a34:	2b20      	cmp	r3, #32
 8004a36:	d10e      	bne.n	8004a56 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	f003 0320 	and.w	r3, r3, #32
 8004a42:	2b20      	cmp	r3, #32
 8004a44:	d107      	bne.n	8004a56 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f06f 0220 	mvn.w	r2, #32
 8004a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 f8cd 	bl	8004bf0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a56:	bf00      	nop
 8004a58:	3708      	adds	r7, #8
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b083      	sub	sp, #12
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a66:	bf00      	nop
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b083      	sub	sp, #12
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a8e:	bf00      	nop
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
	...

08004ab0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a40      	ldr	r2, [pc, #256]	; (8004bc4 <TIM_Base_SetConfig+0x114>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d013      	beq.n	8004af0 <TIM_Base_SetConfig+0x40>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ace:	d00f      	beq.n	8004af0 <TIM_Base_SetConfig+0x40>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a3d      	ldr	r2, [pc, #244]	; (8004bc8 <TIM_Base_SetConfig+0x118>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d00b      	beq.n	8004af0 <TIM_Base_SetConfig+0x40>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a3c      	ldr	r2, [pc, #240]	; (8004bcc <TIM_Base_SetConfig+0x11c>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d007      	beq.n	8004af0 <TIM_Base_SetConfig+0x40>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a3b      	ldr	r2, [pc, #236]	; (8004bd0 <TIM_Base_SetConfig+0x120>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d003      	beq.n	8004af0 <TIM_Base_SetConfig+0x40>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a3a      	ldr	r2, [pc, #232]	; (8004bd4 <TIM_Base_SetConfig+0x124>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d108      	bne.n	8004b02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004af6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a2f      	ldr	r2, [pc, #188]	; (8004bc4 <TIM_Base_SetConfig+0x114>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d02b      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b10:	d027      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a2c      	ldr	r2, [pc, #176]	; (8004bc8 <TIM_Base_SetConfig+0x118>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d023      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a2b      	ldr	r2, [pc, #172]	; (8004bcc <TIM_Base_SetConfig+0x11c>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d01f      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a2a      	ldr	r2, [pc, #168]	; (8004bd0 <TIM_Base_SetConfig+0x120>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d01b      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a29      	ldr	r2, [pc, #164]	; (8004bd4 <TIM_Base_SetConfig+0x124>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d017      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a28      	ldr	r2, [pc, #160]	; (8004bd8 <TIM_Base_SetConfig+0x128>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d013      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a27      	ldr	r2, [pc, #156]	; (8004bdc <TIM_Base_SetConfig+0x12c>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d00f      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a26      	ldr	r2, [pc, #152]	; (8004be0 <TIM_Base_SetConfig+0x130>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d00b      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a25      	ldr	r2, [pc, #148]	; (8004be4 <TIM_Base_SetConfig+0x134>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d007      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a24      	ldr	r2, [pc, #144]	; (8004be8 <TIM_Base_SetConfig+0x138>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d003      	beq.n	8004b62 <TIM_Base_SetConfig+0xb2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a23      	ldr	r2, [pc, #140]	; (8004bec <TIM_Base_SetConfig+0x13c>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d108      	bne.n	8004b74 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a0a      	ldr	r2, [pc, #40]	; (8004bc4 <TIM_Base_SetConfig+0x114>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d003      	beq.n	8004ba8 <TIM_Base_SetConfig+0xf8>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a0c      	ldr	r2, [pc, #48]	; (8004bd4 <TIM_Base_SetConfig+0x124>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d103      	bne.n	8004bb0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	615a      	str	r2, [r3, #20]
}
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop
 8004bc4:	40010000 	.word	0x40010000
 8004bc8:	40000400 	.word	0x40000400
 8004bcc:	40000800 	.word	0x40000800
 8004bd0:	40000c00 	.word	0x40000c00
 8004bd4:	40010400 	.word	0x40010400
 8004bd8:	40014000 	.word	0x40014000
 8004bdc:	40014400 	.word	0x40014400
 8004be0:	40014800 	.word	0x40014800
 8004be4:	40001800 	.word	0x40001800
 8004be8:	40001c00 	.word	0x40001c00
 8004bec:	40002000 	.word	0x40002000

08004bf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c20:	bf00      	nop
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 8004c36:	2300      	movs	r3, #0
 8004c38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d027      	beq.n	8004c96 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4b2f      	ldr	r3, [pc, #188]	; (8004d0c <FMC_SDRAM_Init+0xe0>)
 8004c50:	4013      	ands	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004c5c:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 8004c62:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8004c68:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 8004c6e:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8004c74:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8004c7a:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 8004c80:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8004c86:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	e032      	b.n	8004cfc <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004ca2:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004cac:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8004cb2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	4b12      	ldr	r3, [pc, #72]	; (8004d0c <FMC_SDRAM_Init+0xe0>)
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004cd0:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8004cd6:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8004cdc:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 8004ce2:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8004ce8:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	68ba      	ldr	r2, [r7, #8]
 8004cfa:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	ffff8000 	.word	0xffff8000

08004d10 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8004d20:	2300      	movs	r3, #0
 8004d22:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d02e      	beq.n	8004d88 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004d36:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004d46:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8004d50:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8004d5a:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	3b01      	subs	r3, #1
 8004d62:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8004d64:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8004d6e:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	609a      	str	r2, [r3, #8]
 8004d86:	e039      	b.n	8004dfc <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	4b1e      	ldr	r3, [pc, #120]	; (8004e0c <FMC_SDRAM_Timing_Init+0xfc>)
 8004d92:	4013      	ands	r3, r2
 8004d94:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	3b01      	subs	r3, #1
 8004da4:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8004da6:	4313      	orrs	r3, r2
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004dba:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004dca:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8004dd4:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8004dde:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004de8:	4313      	orrs	r3, r2
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	371c      	adds	r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	ff0f0fff 	.word	0xff0f0fff

08004e10 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{ 
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	691a      	ldr	r2, [r3, #16]
 8004e20:	4b0c      	ldr	r3, [pc, #48]	; (8004e54 <FMC_SDRAM_SendCommand+0x44>)
 8004e22:	4013      	ands	r3, r2
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	6811      	ldr	r1, [r2, #0]
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	6852      	ldr	r2, [r2, #4]
 8004e2c:	4311      	orrs	r1, r2
 8004e2e:	68ba      	ldr	r2, [r7, #8]
 8004e30:	6892      	ldr	r2, [r2, #8]
 8004e32:	3a01      	subs	r2, #1
 8004e34:	0152      	lsls	r2, r2, #5
 8004e36:	4311      	orrs	r1, r2
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	68d2      	ldr	r2, [r2, #12]
 8004e3c:	0252      	lsls	r2, r2, #9
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	431a      	orrs	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	611a      	str	r2, [r3, #16]
             FMC_SDCMR_NRFS | FMC_SDCMR_MRD), ((Command->CommandMode) | 
             (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
             ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  
  return HAL_OK;  
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3714      	adds	r7, #20
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	ffc00000 	.word	0xffc00000

08004e58 <FMC_SDRAM_SetAutoRefreshNumber>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  AutoRefreshNumber Specifies the auto Refresh number.       
  * @retval None
  */
HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
  
  /* Set the Auto-refresh number in command register */
  Device->SDCMR |= (AutoRefreshNumber << 5); 
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691a      	ldr	r2, [r3, #16]
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	015b      	lsls	r3, r3, #5
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	611a      	str	r2, [r3, #16]

  return HAL_OK;  
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
	...

08004e80 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8004e86:	4b8d      	ldr	r3, [pc, #564]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004e88:	22c0      	movs	r2, #192	; 0xc0
 8004e8a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8004e8c:	4b8b      	ldr	r3, [pc, #556]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004e8e:	22a8      	movs	r2, #168	; 0xa8
 8004e90:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8004e92:	4b8a      	ldr	r3, [pc, #552]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004e94:	2201      	movs	r2, #1
 8004e96:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 68;
 8004e98:	4b88      	ldr	r3, [pc, #544]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004e9a:	2244      	movs	r2, #68	; 0x44
 8004e9c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8004e9e:	4b88      	ldr	r3, [pc, #544]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004ea0:	22ff      	movs	r2, #255	; 0xff
 8004ea2:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8004ea4:	4b86      	ldr	r3, [pc, #536]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004ea6:	22ff      	movs	r2, #255	; 0xff
 8004ea8:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8004eaa:	4b85      	ldr	r3, [pc, #532]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004eac:	22ff      	movs	r2, #255	; 0xff
 8004eae:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8004eb0:	4b83      	ldr	r3, [pc, #524]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8004eb6:	4b83      	ldr	r3, [pc, #524]	; (80050c4 <MX_LWIP_Init+0x244>)
 8004eb8:	22c0      	movs	r2, #192	; 0xc0
 8004eba:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8004ebc:	4b81      	ldr	r3, [pc, #516]	; (80050c4 <MX_LWIP_Init+0x244>)
 8004ebe:	22a8      	movs	r2, #168	; 0xa8
 8004ec0:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8004ec2:	4b80      	ldr	r3, [pc, #512]	; (80050c4 <MX_LWIP_Init+0x244>)
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8004ec8:	4b7e      	ldr	r3, [pc, #504]	; (80050c4 <MX_LWIP_Init+0x244>)
 8004eca:	2201      	movs	r2, #1
 8004ecc:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 8004ece:	f000 fca8 	bl	8005822 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8004ed2:	4b7a      	ldr	r3, [pc, #488]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	061a      	lsls	r2, r3, #24
 8004ed8:	4b78      	ldr	r3, [pc, #480]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004eda:	785b      	ldrb	r3, [r3, #1]
 8004edc:	041b      	lsls	r3, r3, #16
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	4b76      	ldr	r3, [pc, #472]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004ee2:	789b      	ldrb	r3, [r3, #2]
 8004ee4:	021b      	lsls	r3, r3, #8
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	4a74      	ldr	r2, [pc, #464]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004eea:	78d2      	ldrb	r2, [r2, #3]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	061a      	lsls	r2, r3, #24
 8004ef0:	4b72      	ldr	r3, [pc, #456]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	0619      	lsls	r1, r3, #24
 8004ef6:	4b71      	ldr	r3, [pc, #452]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004ef8:	785b      	ldrb	r3, [r3, #1]
 8004efa:	041b      	lsls	r3, r3, #16
 8004efc:	4319      	orrs	r1, r3
 8004efe:	4b6f      	ldr	r3, [pc, #444]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f00:	789b      	ldrb	r3, [r3, #2]
 8004f02:	021b      	lsls	r3, r3, #8
 8004f04:	430b      	orrs	r3, r1
 8004f06:	496d      	ldr	r1, [pc, #436]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f08:	78c9      	ldrb	r1, [r1, #3]
 8004f0a:	430b      	orrs	r3, r1
 8004f0c:	021b      	lsls	r3, r3, #8
 8004f0e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004f12:	431a      	orrs	r2, r3
 8004f14:	4b69      	ldr	r3, [pc, #420]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	0619      	lsls	r1, r3, #24
 8004f1a:	4b68      	ldr	r3, [pc, #416]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f1c:	785b      	ldrb	r3, [r3, #1]
 8004f1e:	041b      	lsls	r3, r3, #16
 8004f20:	4319      	orrs	r1, r3
 8004f22:	4b66      	ldr	r3, [pc, #408]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f24:	789b      	ldrb	r3, [r3, #2]
 8004f26:	021b      	lsls	r3, r3, #8
 8004f28:	430b      	orrs	r3, r1
 8004f2a:	4964      	ldr	r1, [pc, #400]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f2c:	78c9      	ldrb	r1, [r1, #3]
 8004f2e:	430b      	orrs	r3, r1
 8004f30:	0a1b      	lsrs	r3, r3, #8
 8004f32:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004f36:	431a      	orrs	r2, r3
 8004f38:	4b60      	ldr	r3, [pc, #384]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	0619      	lsls	r1, r3, #24
 8004f3e:	4b5f      	ldr	r3, [pc, #380]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f40:	785b      	ldrb	r3, [r3, #1]
 8004f42:	041b      	lsls	r3, r3, #16
 8004f44:	4319      	orrs	r1, r3
 8004f46:	4b5d      	ldr	r3, [pc, #372]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f48:	789b      	ldrb	r3, [r3, #2]
 8004f4a:	021b      	lsls	r3, r3, #8
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	495b      	ldr	r1, [pc, #364]	; (80050bc <MX_LWIP_Init+0x23c>)
 8004f50:	78c9      	ldrb	r1, [r1, #3]
 8004f52:	430b      	orrs	r3, r1
 8004f54:	0e1b      	lsrs	r3, r3, #24
 8004f56:	4313      	orrs	r3, r2
 8004f58:	4a5b      	ldr	r2, [pc, #364]	; (80050c8 <MX_LWIP_Init+0x248>)
 8004f5a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8004f5c:	4b58      	ldr	r3, [pc, #352]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	061a      	lsls	r2, r3, #24
 8004f62:	4b57      	ldr	r3, [pc, #348]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004f64:	785b      	ldrb	r3, [r3, #1]
 8004f66:	041b      	lsls	r3, r3, #16
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	4b55      	ldr	r3, [pc, #340]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004f6c:	789b      	ldrb	r3, [r3, #2]
 8004f6e:	021b      	lsls	r3, r3, #8
 8004f70:	4313      	orrs	r3, r2
 8004f72:	4a53      	ldr	r2, [pc, #332]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004f74:	78d2      	ldrb	r2, [r2, #3]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	061a      	lsls	r2, r3, #24
 8004f7a:	4b51      	ldr	r3, [pc, #324]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	0619      	lsls	r1, r3, #24
 8004f80:	4b4f      	ldr	r3, [pc, #316]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004f82:	785b      	ldrb	r3, [r3, #1]
 8004f84:	041b      	lsls	r3, r3, #16
 8004f86:	4319      	orrs	r1, r3
 8004f88:	4b4d      	ldr	r3, [pc, #308]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004f8a:	789b      	ldrb	r3, [r3, #2]
 8004f8c:	021b      	lsls	r3, r3, #8
 8004f8e:	430b      	orrs	r3, r1
 8004f90:	494b      	ldr	r1, [pc, #300]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004f92:	78c9      	ldrb	r1, [r1, #3]
 8004f94:	430b      	orrs	r3, r1
 8004f96:	021b      	lsls	r3, r3, #8
 8004f98:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	4b48      	ldr	r3, [pc, #288]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	0619      	lsls	r1, r3, #24
 8004fa4:	4b46      	ldr	r3, [pc, #280]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004fa6:	785b      	ldrb	r3, [r3, #1]
 8004fa8:	041b      	lsls	r3, r3, #16
 8004faa:	4319      	orrs	r1, r3
 8004fac:	4b44      	ldr	r3, [pc, #272]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004fae:	789b      	ldrb	r3, [r3, #2]
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	430b      	orrs	r3, r1
 8004fb4:	4942      	ldr	r1, [pc, #264]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004fb6:	78c9      	ldrb	r1, [r1, #3]
 8004fb8:	430b      	orrs	r3, r1
 8004fba:	0a1b      	lsrs	r3, r3, #8
 8004fbc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	4b3f      	ldr	r3, [pc, #252]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	0619      	lsls	r1, r3, #24
 8004fc8:	4b3d      	ldr	r3, [pc, #244]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004fca:	785b      	ldrb	r3, [r3, #1]
 8004fcc:	041b      	lsls	r3, r3, #16
 8004fce:	4319      	orrs	r1, r3
 8004fd0:	4b3b      	ldr	r3, [pc, #236]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004fd2:	789b      	ldrb	r3, [r3, #2]
 8004fd4:	021b      	lsls	r3, r3, #8
 8004fd6:	430b      	orrs	r3, r1
 8004fd8:	4939      	ldr	r1, [pc, #228]	; (80050c0 <MX_LWIP_Init+0x240>)
 8004fda:	78c9      	ldrb	r1, [r1, #3]
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	0e1b      	lsrs	r3, r3, #24
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	4a3a      	ldr	r2, [pc, #232]	; (80050cc <MX_LWIP_Init+0x24c>)
 8004fe4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8004fe6:	4b37      	ldr	r3, [pc, #220]	; (80050c4 <MX_LWIP_Init+0x244>)
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	061a      	lsls	r2, r3, #24
 8004fec:	4b35      	ldr	r3, [pc, #212]	; (80050c4 <MX_LWIP_Init+0x244>)
 8004fee:	785b      	ldrb	r3, [r3, #1]
 8004ff0:	041b      	lsls	r3, r3, #16
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	4b33      	ldr	r3, [pc, #204]	; (80050c4 <MX_LWIP_Init+0x244>)
 8004ff6:	789b      	ldrb	r3, [r3, #2]
 8004ff8:	021b      	lsls	r3, r3, #8
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	4a31      	ldr	r2, [pc, #196]	; (80050c4 <MX_LWIP_Init+0x244>)
 8004ffe:	78d2      	ldrb	r2, [r2, #3]
 8005000:	4313      	orrs	r3, r2
 8005002:	061a      	lsls	r2, r3, #24
 8005004:	4b2f      	ldr	r3, [pc, #188]	; (80050c4 <MX_LWIP_Init+0x244>)
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	0619      	lsls	r1, r3, #24
 800500a:	4b2e      	ldr	r3, [pc, #184]	; (80050c4 <MX_LWIP_Init+0x244>)
 800500c:	785b      	ldrb	r3, [r3, #1]
 800500e:	041b      	lsls	r3, r3, #16
 8005010:	4319      	orrs	r1, r3
 8005012:	4b2c      	ldr	r3, [pc, #176]	; (80050c4 <MX_LWIP_Init+0x244>)
 8005014:	789b      	ldrb	r3, [r3, #2]
 8005016:	021b      	lsls	r3, r3, #8
 8005018:	430b      	orrs	r3, r1
 800501a:	492a      	ldr	r1, [pc, #168]	; (80050c4 <MX_LWIP_Init+0x244>)
 800501c:	78c9      	ldrb	r1, [r1, #3]
 800501e:	430b      	orrs	r3, r1
 8005020:	021b      	lsls	r3, r3, #8
 8005022:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005026:	431a      	orrs	r2, r3
 8005028:	4b26      	ldr	r3, [pc, #152]	; (80050c4 <MX_LWIP_Init+0x244>)
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	0619      	lsls	r1, r3, #24
 800502e:	4b25      	ldr	r3, [pc, #148]	; (80050c4 <MX_LWIP_Init+0x244>)
 8005030:	785b      	ldrb	r3, [r3, #1]
 8005032:	041b      	lsls	r3, r3, #16
 8005034:	4319      	orrs	r1, r3
 8005036:	4b23      	ldr	r3, [pc, #140]	; (80050c4 <MX_LWIP_Init+0x244>)
 8005038:	789b      	ldrb	r3, [r3, #2]
 800503a:	021b      	lsls	r3, r3, #8
 800503c:	430b      	orrs	r3, r1
 800503e:	4921      	ldr	r1, [pc, #132]	; (80050c4 <MX_LWIP_Init+0x244>)
 8005040:	78c9      	ldrb	r1, [r1, #3]
 8005042:	430b      	orrs	r3, r1
 8005044:	0a1b      	lsrs	r3, r3, #8
 8005046:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800504a:	431a      	orrs	r2, r3
 800504c:	4b1d      	ldr	r3, [pc, #116]	; (80050c4 <MX_LWIP_Init+0x244>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	0619      	lsls	r1, r3, #24
 8005052:	4b1c      	ldr	r3, [pc, #112]	; (80050c4 <MX_LWIP_Init+0x244>)
 8005054:	785b      	ldrb	r3, [r3, #1]
 8005056:	041b      	lsls	r3, r3, #16
 8005058:	4319      	orrs	r1, r3
 800505a:	4b1a      	ldr	r3, [pc, #104]	; (80050c4 <MX_LWIP_Init+0x244>)
 800505c:	789b      	ldrb	r3, [r3, #2]
 800505e:	021b      	lsls	r3, r3, #8
 8005060:	430b      	orrs	r3, r1
 8005062:	4918      	ldr	r1, [pc, #96]	; (80050c4 <MX_LWIP_Init+0x244>)
 8005064:	78c9      	ldrb	r1, [r1, #3]
 8005066:	430b      	orrs	r3, r1
 8005068:	0e1b      	lsrs	r3, r3, #24
 800506a:	4313      	orrs	r3, r2
 800506c:	4a18      	ldr	r2, [pc, #96]	; (80050d0 <MX_LWIP_Init+0x250>)
 800506e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8005070:	4b18      	ldr	r3, [pc, #96]	; (80050d4 <MX_LWIP_Init+0x254>)
 8005072:	9302      	str	r3, [sp, #8]
 8005074:	4b18      	ldr	r3, [pc, #96]	; (80050d8 <MX_LWIP_Init+0x258>)
 8005076:	9301      	str	r3, [sp, #4]
 8005078:	2300      	movs	r3, #0
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	4b14      	ldr	r3, [pc, #80]	; (80050d0 <MX_LWIP_Init+0x250>)
 800507e:	4a13      	ldr	r2, [pc, #76]	; (80050cc <MX_LWIP_Init+0x24c>)
 8005080:	4911      	ldr	r1, [pc, #68]	; (80050c8 <MX_LWIP_Init+0x248>)
 8005082:	4816      	ldr	r0, [pc, #88]	; (80050dc <MX_LWIP_Init+0x25c>)
 8005084:	f001 f870 	bl	8006168 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8005088:	4814      	ldr	r0, [pc, #80]	; (80050dc <MX_LWIP_Init+0x25c>)
 800508a:	f001 fa1f 	bl	80064cc <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800508e:	4b13      	ldr	r3, [pc, #76]	; (80050dc <MX_LWIP_Init+0x25c>)
 8005090:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005094:	089b      	lsrs	r3, r3, #2
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b00      	cmp	r3, #0
 800509e:	d003      	beq.n	80050a8 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 80050a0:	480e      	ldr	r0, [pc, #56]	; (80050dc <MX_LWIP_Init+0x25c>)
 80050a2:	f001 fa23 	bl	80064ec <netif_set_up>
 80050a6:	e002      	b.n	80050ae <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 80050a8:	480c      	ldr	r0, [pc, #48]	; (80050dc <MX_LWIP_Init+0x25c>)
 80050aa:	f001 fa8b 	bl	80065c4 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 80050ae:	490c      	ldr	r1, [pc, #48]	; (80050e0 <MX_LWIP_Init+0x260>)
 80050b0:	480a      	ldr	r0, [pc, #40]	; (80050dc <MX_LWIP_Init+0x25c>)
 80050b2:	f001 fab9 	bl	8006628 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80050b6:	bf00      	nop
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	20000598 	.word	0x20000598
 80050c0:	20000594 	.word	0x20000594
 80050c4:	20000558 	.word	0x20000558
 80050c8:	20000590 	.word	0x20000590
 80050cc:	2000059c 	.word	0x2000059c
 80050d0:	200005a0 	.word	0x200005a0
 80050d4:	08009e0d 	.word	0x08009e0d
 80050d8:	08005681 	.word	0x08005681
 80050dc:	2000055c 	.word	0x2000055c
 80050e0:	080056ed 	.word	0x080056ed

080050e4 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 80050e8:	4803      	ldr	r0, [pc, #12]	; (80050f8 <MX_LWIP_Process+0x14>)
 80050ea:	f000 faa9 	bl	8005640 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 80050ee:	f002 f9b7 	bl	8007460 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 80050f2:	bf00      	nop
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	2000055c 	.word	0x2000055c

080050fc <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b08e      	sub	sp, #56	; 0x38
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005104:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]
 800510c:	605a      	str	r2, [r3, #4]
 800510e:	609a      	str	r2, [r3, #8]
 8005110:	60da      	str	r2, [r3, #12]
 8005112:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a44      	ldr	r2, [pc, #272]	; (800522c <HAL_ETH_MspInit+0x130>)
 800511a:	4293      	cmp	r3, r2
 800511c:	f040 8081 	bne.w	8005222 <HAL_ETH_MspInit+0x126>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8005120:	4b43      	ldr	r3, [pc, #268]	; (8005230 <HAL_ETH_MspInit+0x134>)
 8005122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005124:	4a42      	ldr	r2, [pc, #264]	; (8005230 <HAL_ETH_MspInit+0x134>)
 8005126:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800512a:	6313      	str	r3, [r2, #48]	; 0x30
 800512c:	4b40      	ldr	r3, [pc, #256]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800512e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005130:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005134:	623b      	str	r3, [r7, #32]
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	4b3d      	ldr	r3, [pc, #244]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800513a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513c:	4a3c      	ldr	r2, [pc, #240]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800513e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005142:	6313      	str	r3, [r2, #48]	; 0x30
 8005144:	4b3a      	ldr	r3, [pc, #232]	; (8005230 <HAL_ETH_MspInit+0x134>)
 8005146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005148:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800514c:	61fb      	str	r3, [r7, #28]
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	4b37      	ldr	r3, [pc, #220]	; (8005230 <HAL_ETH_MspInit+0x134>)
 8005152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005154:	4a36      	ldr	r2, [pc, #216]	; (8005230 <HAL_ETH_MspInit+0x134>)
 8005156:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800515a:	6313      	str	r3, [r2, #48]	; 0x30
 800515c:	4b34      	ldr	r3, [pc, #208]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800515e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005160:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005164:	61bb      	str	r3, [r7, #24]
 8005166:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005168:	4b31      	ldr	r3, [pc, #196]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800516a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800516c:	4a30      	ldr	r2, [pc, #192]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800516e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005172:	6313      	str	r3, [r2, #48]	; 0x30
 8005174:	4b2e      	ldr	r3, [pc, #184]	; (8005230 <HAL_ETH_MspInit+0x134>)
 8005176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800517c:	617b      	str	r3, [r7, #20]
 800517e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005180:	4b2b      	ldr	r3, [pc, #172]	; (8005230 <HAL_ETH_MspInit+0x134>)
 8005182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005184:	4a2a      	ldr	r2, [pc, #168]	; (8005230 <HAL_ETH_MspInit+0x134>)
 8005186:	f043 0304 	orr.w	r3, r3, #4
 800518a:	6313      	str	r3, [r2, #48]	; 0x30
 800518c:	4b28      	ldr	r3, [pc, #160]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800518e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	613b      	str	r3, [r7, #16]
 8005196:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005198:	4b25      	ldr	r3, [pc, #148]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800519a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519c:	4a24      	ldr	r2, [pc, #144]	; (8005230 <HAL_ETH_MspInit+0x134>)
 800519e:	f043 0301 	orr.w	r3, r3, #1
 80051a2:	6313      	str	r3, [r2, #48]	; 0x30
 80051a4:	4b22      	ldr	r3, [pc, #136]	; (8005230 <HAL_ETH_MspInit+0x134>)
 80051a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	60fb      	str	r3, [r7, #12]
 80051ae:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_11;
 80051b0:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80051b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051b6:	2302      	movs	r3, #2
 80051b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ba:	2300      	movs	r3, #0
 80051bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051be:	2303      	movs	r3, #3
 80051c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80051c2:	230b      	movs	r3, #11
 80051c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80051c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051ca:	4619      	mov	r1, r3
 80051cc:	4819      	ldr	r0, [pc, #100]	; (8005234 <HAL_ETH_MspInit+0x138>)
 80051ce:	f7fd fc39 	bl	8002a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80051d2:	2332      	movs	r3, #50	; 0x32
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051d6:	2302      	movs	r3, #2
 80051d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051da:	2300      	movs	r3, #0
 80051dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051de:	2303      	movs	r3, #3
 80051e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80051e2:	230b      	movs	r3, #11
 80051e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80051e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051ea:	4619      	mov	r1, r3
 80051ec:	4812      	ldr	r0, [pc, #72]	; (8005238 <HAL_ETH_MspInit+0x13c>)
 80051ee:	f7fd fc29 	bl	8002a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80051f2:	2386      	movs	r3, #134	; 0x86
 80051f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051f6:	2302      	movs	r3, #2
 80051f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051fa:	2300      	movs	r3, #0
 80051fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051fe:	2303      	movs	r3, #3
 8005200:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005202:	230b      	movs	r3, #11
 8005204:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800520a:	4619      	mov	r1, r3
 800520c:	480b      	ldr	r0, [pc, #44]	; (800523c <HAL_ETH_MspInit+0x140>)
 800520e:	f7fd fc19 	bl	8002a44 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 8005212:	2200      	movs	r2, #0
 8005214:	2100      	movs	r1, #0
 8005216:	203d      	movs	r0, #61	; 0x3d
 8005218:	f7fc fa60 	bl	80016dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800521c:	203d      	movs	r0, #61	; 0x3d
 800521e:	f7fc fa79 	bl	8001714 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8005222:	bf00      	nop
 8005224:	3738      	adds	r7, #56	; 0x38
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	40028000 	.word	0x40028000
 8005230:	40023800 	.word	0x40023800
 8005234:	40021800 	.word	0x40021800
 8005238:	40020800 	.word	0x40020800
 800523c:	40020000 	.word	0x40020000

08005240 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8005248:	2300      	movs	r3, #0
 800524a:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800524c:	4b4d      	ldr	r3, [pc, #308]	; (8005384 <low_level_init+0x144>)
 800524e:	4a4e      	ldr	r2, [pc, #312]	; (8005388 <low_level_init+0x148>)
 8005250:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8005252:	4b4c      	ldr	r3, [pc, #304]	; (8005384 <low_level_init+0x144>)
 8005254:	2201      	movs	r2, #1
 8005256:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8005258:	4b4a      	ldr	r3, [pc, #296]	; (8005384 <low_level_init+0x144>)
 800525a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800525e:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8005260:	4b48      	ldr	r3, [pc, #288]	; (8005384 <low_level_init+0x144>)
 8005262:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005266:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8005268:	4b46      	ldr	r3, [pc, #280]	; (8005384 <low_level_init+0x144>)
 800526a:	2200      	movs	r2, #0
 800526c:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800526e:	2300      	movs	r3, #0
 8005270:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8005272:	2380      	movs	r3, #128	; 0x80
 8005274:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8005276:	23e1      	movs	r3, #225	; 0xe1
 8005278:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x23;
 800527a:	2323      	movs	r3, #35	; 0x23
 800527c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x45;
 800527e:	2345      	movs	r3, #69	; 0x45
 8005280:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x67;
 8005282:	2367      	movs	r3, #103	; 0x67
 8005284:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8005286:	4a3f      	ldr	r2, [pc, #252]	; (8005384 <low_level_init+0x144>)
 8005288:	f107 0308 	add.w	r3, r7, #8
 800528c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800528e:	4b3d      	ldr	r3, [pc, #244]	; (8005384 <low_level_init+0x144>)
 8005290:	2200      	movs	r2, #0
 8005292:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8005294:	4b3b      	ldr	r3, [pc, #236]	; (8005384 <low_level_init+0x144>)
 8005296:	2200      	movs	r2, #0
 8005298:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800529a:	4b3a      	ldr	r3, [pc, #232]	; (8005384 <low_level_init+0x144>)
 800529c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80052a0:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80052a2:	4838      	ldr	r0, [pc, #224]	; (8005384 <low_level_init+0x144>)
 80052a4:	f7fc fa44 	bl	8001730 <HAL_ETH_Init>
 80052a8:	4603      	mov	r3, r0
 80052aa:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 80052ac:	7dfb      	ldrb	r3, [r7, #23]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d108      	bne.n	80052c4 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80052b8:	f043 0304 	orr.w	r3, r3, #4
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 80052c4:	2304      	movs	r3, #4
 80052c6:	4a31      	ldr	r2, [pc, #196]	; (800538c <low_level_init+0x14c>)
 80052c8:	4931      	ldr	r1, [pc, #196]	; (8005390 <low_level_init+0x150>)
 80052ca:	482e      	ldr	r0, [pc, #184]	; (8005384 <low_level_init+0x144>)
 80052cc:	f7fc fbca 	bl	8001a64 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 80052d0:	2304      	movs	r3, #4
 80052d2:	4a30      	ldr	r2, [pc, #192]	; (8005394 <low_level_init+0x154>)
 80052d4:	4930      	ldr	r1, [pc, #192]	; (8005398 <low_level_init+0x158>)
 80052d6:	482b      	ldr	r0, [pc, #172]	; (8005384 <low_level_init+0x144>)
 80052d8:	f7fc fc2d 	bl	8001b36 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2206      	movs	r2, #6
 80052e0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80052e4:	4b27      	ldr	r3, [pc, #156]	; (8005384 <low_level_init+0x144>)
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	781a      	ldrb	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80052f0:	4b24      	ldr	r3, [pc, #144]	; (8005384 <low_level_init+0x144>)
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	785a      	ldrb	r2, [r3, #1]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80052fc:	4b21      	ldr	r3, [pc, #132]	; (8005384 <low_level_init+0x144>)
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	789a      	ldrb	r2, [r3, #2]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8005308:	4b1e      	ldr	r3, [pc, #120]	; (8005384 <low_level_init+0x144>)
 800530a:	695b      	ldr	r3, [r3, #20]
 800530c:	78da      	ldrb	r2, [r3, #3]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8005314:	4b1b      	ldr	r3, [pc, #108]	; (8005384 <low_level_init+0x144>)
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	791a      	ldrb	r2, [r3, #4]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8005320:	4b18      	ldr	r3, [pc, #96]	; (8005384 <low_level_init+0x144>)
 8005322:	695b      	ldr	r3, [r3, #20]
 8005324:	795a      	ldrb	r2, [r3, #5]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005332:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800533a:	f043 030a 	orr.w	r3, r3, #10
 800533e:	b2da      	uxtb	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8005346:	480f      	ldr	r0, [pc, #60]	; (8005384 <low_level_init+0x144>)
 8005348:	f7fc ff23 	bl	8002192 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800534c:	f107 0310 	add.w	r3, r7, #16
 8005350:	461a      	mov	r2, r3
 8005352:	211d      	movs	r1, #29
 8005354:	480b      	ldr	r0, [pc, #44]	; (8005384 <low_level_init+0x144>)
 8005356:	f7fc fe4e 	bl	8001ff6 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	f043 030b 	orr.w	r3, r3, #11
 8005360:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	461a      	mov	r2, r3
 8005366:	211d      	movs	r1, #29
 8005368:	4806      	ldr	r0, [pc, #24]	; (8005384 <low_level_init+0x144>)
 800536a:	f7fc feac 	bl	80020c6 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800536e:	f107 0310 	add.w	r3, r7, #16
 8005372:	461a      	mov	r2, r3
 8005374:	211d      	movs	r1, #29
 8005376:	4803      	ldr	r0, [pc, #12]	; (8005384 <low_level_init+0x144>)
 8005378:	f7fc fe3d 	bl	8001ff6 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800537c:	bf00      	nop
 800537e:	3718      	adds	r7, #24
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	20001e74 	.word	0x20001e74
 8005388:	40028000 	.word	0x40028000
 800538c:	20001ebc 	.word	0x20001ebc
 8005390:	200005a4 	.word	0x200005a4
 8005394:	20000624 	.word	0x20000624
 8005398:	20001df4 	.word	0x20001df4

0800539c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	; 0x28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80053a6:	4b4b      	ldr	r3, [pc, #300]	; (80054d4 <low_level_output+0x138>)
 80053a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 80053ae:	2300      	movs	r3, #0
 80053b0:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 80053b2:	2300      	movs	r3, #0
 80053b4:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 80053b6:	2300      	movs	r3, #0
 80053b8:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 80053ba:	2300      	movs	r3, #0
 80053bc:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 80053be:	4b45      	ldr	r3, [pc, #276]	; (80054d4 <low_level_output+0x138>)
 80053c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c2:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 80053c4:	2300      	movs	r3, #0
 80053c6:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	623b      	str	r3, [r7, #32]
 80053cc:	e05a      	b.n	8005484 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	da03      	bge.n	80053de <low_level_output+0x42>
      {
        errval = ERR_USE;
 80053d6:	23f8      	movs	r3, #248	; 0xf8
 80053d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 80053dc:	e05c      	b.n	8005498 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	895b      	ldrh	r3, [r3, #10]
 80053e2:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 80053e4:	2300      	movs	r3, #0
 80053e6:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80053e8:	e02f      	b.n	800544a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80053ea:	69fa      	ldr	r2, [r7, #28]
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	18d0      	adds	r0, r2, r3
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	685a      	ldr	r2, [r3, #4]
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	18d1      	adds	r1, r2, r3
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80053fe:	1a9b      	subs	r3, r3, r2
 8005400:	461a      	mov	r2, r3
 8005402:	f004 fe13 	bl	800a02c <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	da03      	bge.n	800541c <low_level_output+0x80>
        {
          errval = ERR_USE;
 8005414:	23f8      	movs	r3, #248	; 0xf8
 8005416:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800541a:	e03d      	b.n	8005498 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4413      	add	r3, r2
 8005428:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800542c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005438:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005444:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8005446:	2300      	movs	r3, #0
 8005448:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	4413      	add	r3, r2
 8005450:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005454:	4293      	cmp	r3, r2
 8005456:	d8c8      	bhi.n	80053ea <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8005458:	69fa      	ldr	r2, [r7, #28]
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	18d0      	adds	r0, r2, r3
 800545e:	6a3b      	ldr	r3, [r7, #32]
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	4413      	add	r3, r2
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	4619      	mov	r1, r3
 800546a:	f004 fddf 	bl	800a02c <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	4413      	add	r3, r2
 8005474:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	4413      	add	r3, r2
 800547c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800547e:	6a3b      	ldr	r3, [r7, #32]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	623b      	str	r3, [r7, #32]
 8005484:	6a3b      	ldr	r3, [r7, #32]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d1a1      	bne.n	80053ce <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800548a:	6979      	ldr	r1, [r7, #20]
 800548c:	4811      	ldr	r0, [pc, #68]	; (80054d4 <low_level_output+0x138>)
 800548e:	f7fc fbbf 	bl	8001c10 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8005492:	2300      	movs	r3, #0
 8005494:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8005498:	4b0e      	ldr	r3, [pc, #56]	; (80054d4 <low_level_output+0x138>)
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	f241 0314 	movw	r3, #4116	; 0x1014
 80054a0:	4413      	add	r3, r2
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0320 	and.w	r3, r3, #32
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d00d      	beq.n	80054c8 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 80054ac:	4b09      	ldr	r3, [pc, #36]	; (80054d4 <low_level_output+0x138>)
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	f241 0314 	movw	r3, #4116	; 0x1014
 80054b4:	4413      	add	r3, r2
 80054b6:	2220      	movs	r2, #32
 80054b8:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 80054ba:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <low_level_output+0x138>)
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	f241 0304 	movw	r3, #4100	; 0x1004
 80054c2:	4413      	add	r3, r2
 80054c4:	2200      	movs	r2, #0
 80054c6:	601a      	str	r2, [r3, #0]
  }
  return errval;
 80054c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3728      	adds	r7, #40	; 0x28
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	20001e74 	.word	0x20001e74

080054d8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b08c      	sub	sp, #48	; 0x30
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80054e0:	2300      	movs	r3, #0
 80054e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 80054e4:	2300      	movs	r3, #0
 80054e6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 80054e8:	2300      	movs	r3, #0
 80054ea:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 80054ec:	2300      	movs	r3, #0
 80054ee:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 80054f0:	2300      	movs	r3, #0
 80054f2:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 80054f4:	2300      	movs	r3, #0
 80054f6:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 80054f8:	2300      	movs	r3, #0
 80054fa:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 80054fc:	484f      	ldr	r0, [pc, #316]	; (800563c <low_level_input+0x164>)
 80054fe:	f7fc fc71 	bl	8001de4 <HAL_ETH_GetReceivedFrame>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <low_level_input+0x34>

    return NULL;
 8005508:	2300      	movs	r3, #0
 800550a:	e092      	b.n	8005632 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800550c:	4b4b      	ldr	r3, [pc, #300]	; (800563c <low_level_input+0x164>)
 800550e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005510:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8005512:	4b4a      	ldr	r3, [pc, #296]	; (800563c <low_level_input+0x164>)
 8005514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005516:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8005518:	89fb      	ldrh	r3, [r7, #14]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d007      	beq.n	800552e <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800551e:	89fb      	ldrh	r3, [r7, #14]
 8005520:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8005524:	4619      	mov	r1, r3
 8005526:	2000      	movs	r0, #0
 8005528:	f001 f8c8 	bl	80066bc <pbuf_alloc>
 800552c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800552e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005530:	2b00      	cmp	r3, #0
 8005532:	d04b      	beq.n	80055cc <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8005534:	4b41      	ldr	r3, [pc, #260]	; (800563c <low_level_input+0x164>)
 8005536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005538:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800553a:	2300      	movs	r3, #0
 800553c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800553e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005540:	62bb      	str	r3, [r7, #40]	; 0x28
 8005542:	e040      	b.n	80055c6 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8005544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005546:	895b      	ldrh	r3, [r3, #10]
 8005548:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800554a:	2300      	movs	r3, #0
 800554c:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800554e:	e021      	b.n	8005594 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8005550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	18d0      	adds	r0, r2, r3
 8005558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	18d1      	adds	r1, r2, r3
 800555e:	69fa      	ldr	r2, [r7, #28]
 8005560:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8005564:	1a9b      	subs	r3, r3, r2
 8005566:	461a      	mov	r2, r3
 8005568:	f004 fd60 	bl	800a02c <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800556c:	6a3b      	ldr	r3, [r7, #32]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8005572:	6a3b      	ldr	r3, [r7, #32]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8005578:	69fa      	ldr	r2, [r7, #28]
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	4413      	add	r3, r2
 800557e:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8005582:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8005584:	69ba      	ldr	r2, [r7, #24]
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800558e:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8005590:	2300      	movs	r3, #0
 8005592:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	4413      	add	r3, r2
 800559a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800559e:	4293      	cmp	r3, r2
 80055a0:	d8d6      	bhi.n	8005550 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 80055a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a4:	685a      	ldr	r2, [r3, #4]
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	18d0      	adds	r0, r2, r3
 80055aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	4413      	add	r3, r2
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	4619      	mov	r1, r3
 80055b4:	f004 fd3a 	bl	800a02c <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 80055b8:	69fa      	ldr	r2, [r7, #28]
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	4413      	add	r3, r2
 80055be:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80055c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80055c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1bb      	bne.n	8005544 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80055cc:	4b1b      	ldr	r3, [pc, #108]	; (800563c <low_level_input+0x164>)
 80055ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d0:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80055d2:	2300      	movs	r3, #0
 80055d4:	613b      	str	r3, [r7, #16]
 80055d6:	e00b      	b.n	80055f0 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80055d8:	6a3b      	ldr	r3, [r7, #32]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	3301      	adds	r3, #1
 80055ee:	613b      	str	r3, [r7, #16]
 80055f0:	4b12      	ldr	r3, [pc, #72]	; (800563c <low_level_input+0x164>)
 80055f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d3ee      	bcc.n	80055d8 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 80055fa:	4b10      	ldr	r3, [pc, #64]	; (800563c <low_level_input+0x164>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8005600:	4b0e      	ldr	r3, [pc, #56]	; (800563c <low_level_input+0x164>)
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	f241 0314 	movw	r3, #4116	; 0x1014
 8005608:	4413      	add	r3, r2
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005610:	2b00      	cmp	r3, #0
 8005612:	d00d      	beq.n	8005630 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8005614:	4b09      	ldr	r3, [pc, #36]	; (800563c <low_level_input+0x164>)
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	f241 0314 	movw	r3, #4116	; 0x1014
 800561c:	4413      	add	r3, r2
 800561e:	2280      	movs	r2, #128	; 0x80
 8005620:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8005622:	4b06      	ldr	r3, [pc, #24]	; (800563c <low_level_input+0x164>)
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	f241 0308 	movw	r3, #4104	; 0x1008
 800562a:	4413      	add	r3, r2
 800562c:	2200      	movs	r2, #0
 800562e:	601a      	str	r2, [r3, #0]
  }
  return p;
 8005630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005632:	4618      	mov	r0, r3
 8005634:	3730      	adds	r7, #48	; 0x30
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	20001e74 	.word	0x20001e74

08005640 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff ff45 	bl	80054d8 <low_level_input>
 800564e:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d010      	beq.n	8005678 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	6879      	ldr	r1, [r7, #4]
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	4798      	blx	r3
 8005660:	4603      	mov	r3, r0
 8005662:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 8005664:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d006      	beq.n	800567a <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f001 fb07 	bl	8006c80 <pbuf_free>
    p = NULL;
 8005672:	2300      	movs	r3, #0
 8005674:	60fb      	str	r3, [r7, #12]
 8005676:	e000      	b.n	800567a <ethernetif_input+0x3a>
  if (p == NULL) return;
 8005678:	bf00      	nop
  }
}
 800567a:	3710      	adds	r7, #16
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d106      	bne.n	800569c <ethernetif_init+0x1c>
 800568e:	4b0e      	ldr	r3, [pc, #56]	; (80056c8 <ethernetif_init+0x48>)
 8005690:	f240 220d 	movw	r2, #525	; 0x20d
 8005694:	490d      	ldr	r1, [pc, #52]	; (80056cc <ethernetif_init+0x4c>)
 8005696:	480e      	ldr	r0, [pc, #56]	; (80056d0 <ethernetif_init+0x50>)
 8005698:	f004 fd88 	bl	800a1ac <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2273      	movs	r2, #115	; 0x73
 80056a0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2274      	movs	r2, #116	; 0x74
 80056a8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a09      	ldr	r2, [pc, #36]	; (80056d4 <ethernetif_init+0x54>)
 80056b0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a08      	ldr	r2, [pc, #32]	; (80056d8 <ethernetif_init+0x58>)
 80056b6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7ff fdc1 	bl	8005240 <low_level_init>

  return ERR_OK;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3708      	adds	r7, #8
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	0800b094 	.word	0x0800b094
 80056cc:	0800b0b0 	.word	0x0800b0b0
 80056d0:	0800b0c0 	.word	0x0800b0c0
 80056d4:	080082d1 	.word	0x080082d1
 80056d8:	0800539d 	.word	0x0800539d

080056dc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80056e0:	f7fb ff14 	bl	800150c <HAL_GetTick>
 80056e4:	4603      	mov	r3, r0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	bd80      	pop	{r7, pc}
	...

080056ec <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 80056f8:	2300      	movs	r3, #0
 80056fa:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005702:	089b      	lsrs	r3, r3, #2
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	b2db      	uxtb	r3, r3
 800570a:	2b00      	cmp	r3, #0
 800570c:	d05d      	beq.n	80057ca <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800570e:	4b34      	ldr	r3, [pc, #208]	; (80057e0 <ethernetif_update_config+0xf4>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d03f      	beq.n	8005796 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8005716:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800571a:	2100      	movs	r1, #0
 800571c:	4830      	ldr	r0, [pc, #192]	; (80057e0 <ethernetif_update_config+0xf4>)
 800571e:	f7fc fcd2 	bl	80020c6 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8005722:	f7fb fef3 	bl	800150c <HAL_GetTick>
 8005726:	4603      	mov	r3, r0
 8005728:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800572a:	f107 0308 	add.w	r3, r7, #8
 800572e:	461a      	mov	r2, r3
 8005730:	2101      	movs	r1, #1
 8005732:	482b      	ldr	r0, [pc, #172]	; (80057e0 <ethernetif_update_config+0xf4>)
 8005734:	f7fc fc5f 	bl	8001ff6 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8005738:	f7fb fee8 	bl	800150c <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005746:	d828      	bhi.n	800579a <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	f003 0320 	and.w	r3, r3, #32
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0eb      	beq.n	800572a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8005752:	f107 0308 	add.w	r3, r7, #8
 8005756:	461a      	mov	r2, r3
 8005758:	2110      	movs	r1, #16
 800575a:	4821      	ldr	r0, [pc, #132]	; (80057e0 <ethernetif_update_config+0xf4>)
 800575c:	f7fc fc4b 	bl	8001ff6 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d004      	beq.n	8005774 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800576a:	4b1d      	ldr	r3, [pc, #116]	; (80057e0 <ethernetif_update_config+0xf4>)
 800576c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005770:	60da      	str	r2, [r3, #12]
 8005772:	e002      	b.n	800577a <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8005774:	4b1a      	ldr	r3, [pc, #104]	; (80057e0 <ethernetif_update_config+0xf4>)
 8005776:	2200      	movs	r2, #0
 8005778:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d003      	beq.n	800578c <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8005784:	4b16      	ldr	r3, [pc, #88]	; (80057e0 <ethernetif_update_config+0xf4>)
 8005786:	2200      	movs	r2, #0
 8005788:	609a      	str	r2, [r3, #8]
 800578a:	e016      	b.n	80057ba <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800578c:	4b14      	ldr	r3, [pc, #80]	; (80057e0 <ethernetif_update_config+0xf4>)
 800578e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005792:	609a      	str	r2, [r3, #8]
 8005794:	e011      	b.n	80057ba <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8005796:	bf00      	nop
 8005798:	e000      	b.n	800579c <ethernetif_update_config+0xb0>
          goto error;
 800579a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800579c:	4b10      	ldr	r3, [pc, #64]	; (80057e0 <ethernetif_update_config+0xf4>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	08db      	lsrs	r3, r3, #3
 80057a2:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 80057a4:	4b0e      	ldr	r3, [pc, #56]	; (80057e0 <ethernetif_update_config+0xf4>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	085b      	lsrs	r3, r3, #1
 80057aa:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 80057ac:	4313      	orrs	r3, r2
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	461a      	mov	r2, r3
 80057b2:	2100      	movs	r1, #0
 80057b4:	480a      	ldr	r0, [pc, #40]	; (80057e0 <ethernetif_update_config+0xf4>)
 80057b6:	f7fc fc86 	bl	80020c6 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 80057ba:	2100      	movs	r1, #0
 80057bc:	4808      	ldr	r0, [pc, #32]	; (80057e0 <ethernetif_update_config+0xf4>)
 80057be:	f7fc fd47 	bl	8002250 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 80057c2:	4807      	ldr	r0, [pc, #28]	; (80057e0 <ethernetif_update_config+0xf4>)
 80057c4:	f7fc fce5 	bl	8002192 <HAL_ETH_Start>
 80057c8:	e002      	b.n	80057d0 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 80057ca:	4805      	ldr	r0, [pc, #20]	; (80057e0 <ethernetif_update_config+0xf4>)
 80057cc:	f7fc fd10 	bl	80021f0 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f807 	bl	80057e4 <ethernetif_notify_conn_changed>
}
 80057d6:	bf00      	nop
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	20001e74 	.word	0x20001e74

080057e4 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	4603      	mov	r3, r0
 8005800:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8005802:	88fb      	ldrh	r3, [r7, #6]
 8005804:	021b      	lsls	r3, r3, #8
 8005806:	b21a      	sxth	r2, r3
 8005808:	88fb      	ldrh	r3, [r7, #6]
 800580a:	0a1b      	lsrs	r3, r3, #8
 800580c:	b29b      	uxth	r3, r3
 800580e:	b21b      	sxth	r3, r3
 8005810:	4313      	orrs	r3, r2
 8005812:	b21b      	sxth	r3, r3
 8005814:	b29b      	uxth	r3, r3
}
 8005816:	4618      	mov	r0, r3
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr

08005822 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8005822:	b580      	push	{r7, lr}
 8005824:	b082      	sub	sp, #8
 8005826:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8005828:	2300      	movs	r3, #0
 800582a:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800582c:	f000 f8d2 	bl	80059d4 <mem_init>
  memp_init();
 8005830:	f000 fbd8 	bl	8005fe4 <memp_init>
  pbuf_init();
  netif_init();
 8005834:	f000 fc90 	bl	8006158 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8005838:	f001 fe4c 	bl	80074d4 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800583c:	f001 fdc8 	bl	80073d0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8005840:	bf00      	nop
 8005842:	3708      	adds	r7, #8
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	4603      	mov	r3, r0
 8005850:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8005852:	4b05      	ldr	r3, [pc, #20]	; (8005868 <ptr_to_mem+0x20>)
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	88fb      	ldrh	r3, [r7, #6]
 8005858:	4413      	add	r3, r2
}
 800585a:	4618      	mov	r0, r3
 800585c:	370c      	adds	r7, #12
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	200000a0 	.word	0x200000a0

0800586c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8005874:	4b05      	ldr	r3, [pc, #20]	; (800588c <mem_to_ptr+0x20>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	b29b      	uxth	r3, r3
}
 800587e:	4618      	mov	r0, r3
 8005880:	370c      	adds	r7, #12
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	200000a0 	.word	0x200000a0

08005890 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8005890:	b590      	push	{r4, r7, lr}
 8005892:	b085      	sub	sp, #20
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8005898:	4b45      	ldr	r3, [pc, #276]	; (80059b0 <plug_holes+0x120>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d206      	bcs.n	80058b0 <plug_holes+0x20>
 80058a2:	4b44      	ldr	r3, [pc, #272]	; (80059b4 <plug_holes+0x124>)
 80058a4:	f240 12df 	movw	r2, #479	; 0x1df
 80058a8:	4943      	ldr	r1, [pc, #268]	; (80059b8 <plug_holes+0x128>)
 80058aa:	4844      	ldr	r0, [pc, #272]	; (80059bc <plug_holes+0x12c>)
 80058ac:	f004 fc7e 	bl	800a1ac <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80058b0:	4b43      	ldr	r3, [pc, #268]	; (80059c0 <plug_holes+0x130>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d306      	bcc.n	80058c8 <plug_holes+0x38>
 80058ba:	4b3e      	ldr	r3, [pc, #248]	; (80059b4 <plug_holes+0x124>)
 80058bc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80058c0:	4940      	ldr	r1, [pc, #256]	; (80059c4 <plug_holes+0x134>)
 80058c2:	483e      	ldr	r0, [pc, #248]	; (80059bc <plug_holes+0x12c>)
 80058c4:	f004 fc72 	bl	800a1ac <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	791b      	ldrb	r3, [r3, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d006      	beq.n	80058de <plug_holes+0x4e>
 80058d0:	4b38      	ldr	r3, [pc, #224]	; (80059b4 <plug_holes+0x124>)
 80058d2:	f240 12e1 	movw	r2, #481	; 0x1e1
 80058d6:	493c      	ldr	r1, [pc, #240]	; (80059c8 <plug_holes+0x138>)
 80058d8:	4838      	ldr	r0, [pc, #224]	; (80059bc <plug_holes+0x12c>)
 80058da:	f004 fc67 	bl	800a1ac <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	881b      	ldrh	r3, [r3, #0]
 80058e2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80058e6:	d906      	bls.n	80058f6 <plug_holes+0x66>
 80058e8:	4b32      	ldr	r3, [pc, #200]	; (80059b4 <plug_holes+0x124>)
 80058ea:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80058ee:	4937      	ldr	r1, [pc, #220]	; (80059cc <plug_holes+0x13c>)
 80058f0:	4832      	ldr	r0, [pc, #200]	; (80059bc <plug_holes+0x12c>)
 80058f2:	f004 fc5b 	bl	800a1ac <iprintf>

  nmem = ptr_to_mem(mem->next);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	881b      	ldrh	r3, [r3, #0]
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7ff ffa4 	bl	8005848 <ptr_to_mem>
 8005900:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	429a      	cmp	r2, r3
 8005908:	d024      	beq.n	8005954 <plug_holes+0xc4>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	791b      	ldrb	r3, [r3, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d120      	bne.n	8005954 <plug_holes+0xc4>
 8005912:	4b2b      	ldr	r3, [pc, #172]	; (80059c0 <plug_holes+0x130>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	429a      	cmp	r2, r3
 800591a:	d01b      	beq.n	8005954 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800591c:	4b2c      	ldr	r3, [pc, #176]	; (80059d0 <plug_holes+0x140>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	429a      	cmp	r2, r3
 8005924:	d102      	bne.n	800592c <plug_holes+0x9c>
      lfree = mem;
 8005926:	4a2a      	ldr	r2, [pc, #168]	; (80059d0 <plug_holes+0x140>)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	881a      	ldrh	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	881b      	ldrh	r3, [r3, #0]
 8005938:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800593c:	d00a      	beq.n	8005954 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	881b      	ldrh	r3, [r3, #0]
 8005942:	4618      	mov	r0, r3
 8005944:	f7ff ff80 	bl	8005848 <ptr_to_mem>
 8005948:	4604      	mov	r4, r0
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f7ff ff8e 	bl	800586c <mem_to_ptr>
 8005950:	4603      	mov	r3, r0
 8005952:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	885b      	ldrh	r3, [r3, #2]
 8005958:	4618      	mov	r0, r3
 800595a:	f7ff ff75 	bl	8005848 <ptr_to_mem>
 800595e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	429a      	cmp	r2, r3
 8005966:	d01f      	beq.n	80059a8 <plug_holes+0x118>
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	791b      	ldrb	r3, [r3, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d11b      	bne.n	80059a8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8005970:	4b17      	ldr	r3, [pc, #92]	; (80059d0 <plug_holes+0x140>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	429a      	cmp	r2, r3
 8005978:	d102      	bne.n	8005980 <plug_holes+0xf0>
      lfree = pmem;
 800597a:	4a15      	ldr	r2, [pc, #84]	; (80059d0 <plug_holes+0x140>)
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	881a      	ldrh	r2, [r3, #0]
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	881b      	ldrh	r3, [r3, #0]
 800598c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005990:	d00a      	beq.n	80059a8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	881b      	ldrh	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f7ff ff56 	bl	8005848 <ptr_to_mem>
 800599c:	4604      	mov	r4, r0
 800599e:	68b8      	ldr	r0, [r7, #8]
 80059a0:	f7ff ff64 	bl	800586c <mem_to_ptr>
 80059a4:	4603      	mov	r3, r0
 80059a6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80059a8:	bf00      	nop
 80059aa:	3714      	adds	r7, #20
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd90      	pop	{r4, r7, pc}
 80059b0:	200000a0 	.word	0x200000a0
 80059b4:	0800b0e8 	.word	0x0800b0e8
 80059b8:	0800b118 	.word	0x0800b118
 80059bc:	0800b130 	.word	0x0800b130
 80059c0:	200000a4 	.word	0x200000a4
 80059c4:	0800b158 	.word	0x0800b158
 80059c8:	0800b174 	.word	0x0800b174
 80059cc:	0800b190 	.word	0x0800b190
 80059d0:	200000a8 	.word	0x200000a8

080059d4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80059da:	4b18      	ldr	r3, [pc, #96]	; (8005a3c <mem_init+0x68>)
 80059dc:	3303      	adds	r3, #3
 80059de:	f023 0303 	bic.w	r3, r3, #3
 80059e2:	461a      	mov	r2, r3
 80059e4:	4b16      	ldr	r3, [pc, #88]	; (8005a40 <mem_init+0x6c>)
 80059e6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80059e8:	4b15      	ldr	r3, [pc, #84]	; (8005a40 <mem_init+0x6c>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80059f4:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8005a02:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8005a06:	f7ff ff1f 	bl	8005848 <ptr_to_mem>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	4a0d      	ldr	r2, [pc, #52]	; (8005a44 <mem_init+0x70>)
 8005a0e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8005a10:	4b0c      	ldr	r3, [pc, #48]	; (8005a44 <mem_init+0x70>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2201      	movs	r2, #1
 8005a16:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8005a18:	4b0a      	ldr	r3, [pc, #40]	; (8005a44 <mem_init+0x70>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8005a20:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8005a22:	4b08      	ldr	r3, [pc, #32]	; (8005a44 <mem_init+0x70>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8005a2a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8005a2c:	4b04      	ldr	r3, [pc, #16]	; (8005a40 <mem_init+0x6c>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a05      	ldr	r2, [pc, #20]	; (8005a48 <mem_init+0x74>)
 8005a32:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 8005a34:	bf00      	nop
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	200036a4 	.word	0x200036a4
 8005a40:	200000a0 	.word	0x200000a0
 8005a44:	200000a4 	.word	0x200000a4
 8005a48:	200000a8 	.word	0x200000a8

08005a4c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b086      	sub	sp, #24
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f7ff ff09 	bl	800586c <mem_to_ptr>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	881b      	ldrh	r3, [r3, #0]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7ff fef0 	bl	8005848 <ptr_to_mem>
 8005a68:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	885b      	ldrh	r3, [r3, #2]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7ff feea 	bl	8005848 <ptr_to_mem>
 8005a74:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	881b      	ldrh	r3, [r3, #0]
 8005a7a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005a7e:	d818      	bhi.n	8005ab2 <mem_link_valid+0x66>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	885b      	ldrh	r3, [r3, #2]
 8005a84:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005a88:	d813      	bhi.n	8005ab2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8005a8e:	8afa      	ldrh	r2, [r7, #22]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d004      	beq.n	8005a9e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	881b      	ldrh	r3, [r3, #0]
 8005a98:	8afa      	ldrh	r2, [r7, #22]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d109      	bne.n	8005ab2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8005a9e:	4b08      	ldr	r3, [pc, #32]	; (8005ac0 <mem_link_valid+0x74>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d006      	beq.n	8005ab6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	885b      	ldrh	r3, [r3, #2]
 8005aac:	8afa      	ldrh	r2, [r7, #22]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d001      	beq.n	8005ab6 <mem_link_valid+0x6a>
    return 0;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	e000      	b.n	8005ab8 <mem_link_valid+0x6c>
  }
  return 1;
 8005ab6:	2301      	movs	r3, #1
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3718      	adds	r7, #24
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	200000a4 	.word	0x200000a4

08005ac4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d04c      	beq.n	8005b6c <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f003 0303 	and.w	r3, r3, #3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d007      	beq.n	8005aec <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8005adc:	4b25      	ldr	r3, [pc, #148]	; (8005b74 <mem_free+0xb0>)
 8005ade:	f240 2273 	movw	r2, #627	; 0x273
 8005ae2:	4925      	ldr	r1, [pc, #148]	; (8005b78 <mem_free+0xb4>)
 8005ae4:	4825      	ldr	r0, [pc, #148]	; (8005b7c <mem_free+0xb8>)
 8005ae6:	f004 fb61 	bl	800a1ac <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8005aea:	e040      	b.n	8005b6e <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	3b08      	subs	r3, #8
 8005af0:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8005af2:	4b23      	ldr	r3, [pc, #140]	; (8005b80 <mem_free+0xbc>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d306      	bcc.n	8005b0a <mem_free+0x46>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f103 020c 	add.w	r2, r3, #12
 8005b02:	4b20      	ldr	r3, [pc, #128]	; (8005b84 <mem_free+0xc0>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d907      	bls.n	8005b1a <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8005b0a:	4b1a      	ldr	r3, [pc, #104]	; (8005b74 <mem_free+0xb0>)
 8005b0c:	f240 227f 	movw	r2, #639	; 0x27f
 8005b10:	491d      	ldr	r1, [pc, #116]	; (8005b88 <mem_free+0xc4>)
 8005b12:	481a      	ldr	r0, [pc, #104]	; (8005b7c <mem_free+0xb8>)
 8005b14:	f004 fb4a 	bl	800a1ac <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8005b18:	e029      	b.n	8005b6e <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	791b      	ldrb	r3, [r3, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d107      	bne.n	8005b32 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8005b22:	4b14      	ldr	r3, [pc, #80]	; (8005b74 <mem_free+0xb0>)
 8005b24:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8005b28:	4918      	ldr	r1, [pc, #96]	; (8005b8c <mem_free+0xc8>)
 8005b2a:	4814      	ldr	r0, [pc, #80]	; (8005b7c <mem_free+0xb8>)
 8005b2c:	f004 fb3e 	bl	800a1ac <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8005b30:	e01d      	b.n	8005b6e <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 8005b32:	68f8      	ldr	r0, [r7, #12]
 8005b34:	f7ff ff8a 	bl	8005a4c <mem_link_valid>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d107      	bne.n	8005b4e <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8005b3e:	4b0d      	ldr	r3, [pc, #52]	; (8005b74 <mem_free+0xb0>)
 8005b40:	f240 2295 	movw	r2, #661	; 0x295
 8005b44:	4912      	ldr	r1, [pc, #72]	; (8005b90 <mem_free+0xcc>)
 8005b46:	480d      	ldr	r0, [pc, #52]	; (8005b7c <mem_free+0xb8>)
 8005b48:	f004 fb30 	bl	800a1ac <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8005b4c:	e00f      	b.n	8005b6e <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8005b54:	4b0f      	ldr	r3, [pc, #60]	; (8005b94 <mem_free+0xd0>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d202      	bcs.n	8005b64 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8005b5e:	4a0d      	ldr	r2, [pc, #52]	; (8005b94 <mem_free+0xd0>)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	f7ff fe93 	bl	8005890 <plug_holes>
 8005b6a:	e000      	b.n	8005b6e <mem_free+0xaa>
    return;
 8005b6c:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	0800b0e8 	.word	0x0800b0e8
 8005b78:	0800b1bc 	.word	0x0800b1bc
 8005b7c:	0800b130 	.word	0x0800b130
 8005b80:	200000a0 	.word	0x200000a0
 8005b84:	200000a4 	.word	0x200000a4
 8005b88:	0800b1e0 	.word	0x0800b1e0
 8005b8c:	0800b1fc 	.word	0x0800b1fc
 8005b90:	0800b224 	.word	0x0800b224
 8005b94:	200000a8 	.word	0x200000a8

08005b98 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b088      	sub	sp, #32
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8005ba4:	887b      	ldrh	r3, [r7, #2]
 8005ba6:	3303      	adds	r3, #3
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	f023 0303 	bic.w	r3, r3, #3
 8005bae:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8005bb0:	8bfb      	ldrh	r3, [r7, #30]
 8005bb2:	2b0b      	cmp	r3, #11
 8005bb4:	d801      	bhi.n	8005bba <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8005bb6:	230c      	movs	r3, #12
 8005bb8:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8005bba:	8bfb      	ldrh	r3, [r7, #30]
 8005bbc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005bc0:	d803      	bhi.n	8005bca <mem_trim+0x32>
 8005bc2:	8bfa      	ldrh	r2, [r7, #30]
 8005bc4:	887b      	ldrh	r3, [r7, #2]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d201      	bcs.n	8005bce <mem_trim+0x36>
    return NULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	e0cc      	b.n	8005d68 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8005bce:	4b68      	ldr	r3, [pc, #416]	; (8005d70 <mem_trim+0x1d8>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d304      	bcc.n	8005be2 <mem_trim+0x4a>
 8005bd8:	4b66      	ldr	r3, [pc, #408]	; (8005d74 <mem_trim+0x1dc>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d306      	bcc.n	8005bf0 <mem_trim+0x58>
 8005be2:	4b65      	ldr	r3, [pc, #404]	; (8005d78 <mem_trim+0x1e0>)
 8005be4:	f240 22d1 	movw	r2, #721	; 0x2d1
 8005be8:	4964      	ldr	r1, [pc, #400]	; (8005d7c <mem_trim+0x1e4>)
 8005bea:	4865      	ldr	r0, [pc, #404]	; (8005d80 <mem_trim+0x1e8>)
 8005bec:	f004 fade 	bl	800a1ac <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8005bf0:	4b5f      	ldr	r3, [pc, #380]	; (8005d70 <mem_trim+0x1d8>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d304      	bcc.n	8005c04 <mem_trim+0x6c>
 8005bfa:	4b5e      	ldr	r3, [pc, #376]	; (8005d74 <mem_trim+0x1dc>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d301      	bcc.n	8005c08 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	e0af      	b.n	8005d68 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	3b08      	subs	r3, #8
 8005c0c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8005c0e:	69b8      	ldr	r0, [r7, #24]
 8005c10:	f7ff fe2c 	bl	800586c <mem_to_ptr>
 8005c14:	4603      	mov	r3, r0
 8005c16:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	881a      	ldrh	r2, [r3, #0]
 8005c1c:	8afb      	ldrh	r3, [r7, #22]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	3b08      	subs	r3, #8
 8005c24:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8005c26:	8bfa      	ldrh	r2, [r7, #30]
 8005c28:	8abb      	ldrh	r3, [r7, #20]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d906      	bls.n	8005c3c <mem_trim+0xa4>
 8005c2e:	4b52      	ldr	r3, [pc, #328]	; (8005d78 <mem_trim+0x1e0>)
 8005c30:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8005c34:	4953      	ldr	r1, [pc, #332]	; (8005d84 <mem_trim+0x1ec>)
 8005c36:	4852      	ldr	r0, [pc, #328]	; (8005d80 <mem_trim+0x1e8>)
 8005c38:	f004 fab8 	bl	800a1ac <iprintf>
  if (newsize > size) {
 8005c3c:	8bfa      	ldrh	r2, [r7, #30]
 8005c3e:	8abb      	ldrh	r3, [r7, #20]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d901      	bls.n	8005c48 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 8005c44:	2300      	movs	r3, #0
 8005c46:	e08f      	b.n	8005d68 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 8005c48:	8bfa      	ldrh	r2, [r7, #30]
 8005c4a:	8abb      	ldrh	r3, [r7, #20]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d101      	bne.n	8005c54 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	e089      	b.n	8005d68 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7ff fdf5 	bl	8005848 <ptr_to_mem>
 8005c5e:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	791b      	ldrb	r3, [r3, #4]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d13f      	bne.n	8005ce8 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	881b      	ldrh	r3, [r3, #0]
 8005c6c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005c70:	d106      	bne.n	8005c80 <mem_trim+0xe8>
 8005c72:	4b41      	ldr	r3, [pc, #260]	; (8005d78 <mem_trim+0x1e0>)
 8005c74:	f240 22f5 	movw	r2, #757	; 0x2f5
 8005c78:	4943      	ldr	r1, [pc, #268]	; (8005d88 <mem_trim+0x1f0>)
 8005c7a:	4841      	ldr	r0, [pc, #260]	; (8005d80 <mem_trim+0x1e8>)
 8005c7c:	f004 fa96 	bl	800a1ac <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8005c86:	8afa      	ldrh	r2, [r7, #22]
 8005c88:	8bfb      	ldrh	r3, [r7, #30]
 8005c8a:	4413      	add	r3, r2
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	3308      	adds	r3, #8
 8005c90:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8005c92:	4b3e      	ldr	r3, [pc, #248]	; (8005d8c <mem_trim+0x1f4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d106      	bne.n	8005caa <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 8005c9c:	89fb      	ldrh	r3, [r7, #14]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7ff fdd2 	bl	8005848 <ptr_to_mem>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	4a39      	ldr	r2, [pc, #228]	; (8005d8c <mem_trim+0x1f4>)
 8005ca8:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8005caa:	89fb      	ldrh	r3, [r7, #14]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7ff fdcb 	bl	8005848 <ptr_to_mem>
 8005cb2:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	89ba      	ldrh	r2, [r7, #12]
 8005cbe:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	8afa      	ldrh	r2, [r7, #22]
 8005cc4:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	89fa      	ldrh	r2, [r7, #14]
 8005cca:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	881b      	ldrh	r3, [r3, #0]
 8005cd0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005cd4:	d047      	beq.n	8005d66 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	881b      	ldrh	r3, [r3, #0]
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7ff fdb4 	bl	8005848 <ptr_to_mem>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	89fb      	ldrh	r3, [r7, #14]
 8005ce4:	8053      	strh	r3, [r2, #2]
 8005ce6:	e03e      	b.n	8005d66 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8005ce8:	8bfb      	ldrh	r3, [r7, #30]
 8005cea:	f103 0214 	add.w	r2, r3, #20
 8005cee:	8abb      	ldrh	r3, [r7, #20]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d838      	bhi.n	8005d66 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8005cf4:	8afa      	ldrh	r2, [r7, #22]
 8005cf6:	8bfb      	ldrh	r3, [r7, #30]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	3308      	adds	r3, #8
 8005cfe:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	881b      	ldrh	r3, [r3, #0]
 8005d04:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005d08:	d106      	bne.n	8005d18 <mem_trim+0x180>
 8005d0a:	4b1b      	ldr	r3, [pc, #108]	; (8005d78 <mem_trim+0x1e0>)
 8005d0c:	f240 3216 	movw	r2, #790	; 0x316
 8005d10:	491d      	ldr	r1, [pc, #116]	; (8005d88 <mem_trim+0x1f0>)
 8005d12:	481b      	ldr	r0, [pc, #108]	; (8005d80 <mem_trim+0x1e8>)
 8005d14:	f004 fa4a 	bl	800a1ac <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8005d18:	89fb      	ldrh	r3, [r7, #14]
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7ff fd94 	bl	8005848 <ptr_to_mem>
 8005d20:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8005d22:	4b1a      	ldr	r3, [pc, #104]	; (8005d8c <mem_trim+0x1f4>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d202      	bcs.n	8005d32 <mem_trim+0x19a>
      lfree = mem2;
 8005d2c:	4a17      	ldr	r2, [pc, #92]	; (8005d8c <mem_trim+0x1f4>)
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	2200      	movs	r2, #0
 8005d36:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	881a      	ldrh	r2, [r3, #0]
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	8afa      	ldrh	r2, [r7, #22]
 8005d44:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	89fa      	ldrh	r2, [r7, #14]
 8005d4a:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	881b      	ldrh	r3, [r3, #0]
 8005d50:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005d54:	d007      	beq.n	8005d66 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	881b      	ldrh	r3, [r3, #0]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7ff fd74 	bl	8005848 <ptr_to_mem>
 8005d60:	4602      	mov	r2, r0
 8005d62:	89fb      	ldrh	r3, [r7, #14]
 8005d64:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8005d66:	687b      	ldr	r3, [r7, #4]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3720      	adds	r7, #32
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	200000a0 	.word	0x200000a0
 8005d74:	200000a4 	.word	0x200000a4
 8005d78:	0800b0e8 	.word	0x0800b0e8
 8005d7c:	0800b258 	.word	0x0800b258
 8005d80:	0800b130 	.word	0x0800b130
 8005d84:	0800b270 	.word	0x0800b270
 8005d88:	0800b290 	.word	0x0800b290
 8005d8c:	200000a8 	.word	0x200000a8

08005d90 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b088      	sub	sp, #32
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	4603      	mov	r3, r0
 8005d98:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8005d9a:	88fb      	ldrh	r3, [r7, #6]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d101      	bne.n	8005da4 <mem_malloc+0x14>
    return NULL;
 8005da0:	2300      	movs	r3, #0
 8005da2:	e0d9      	b.n	8005f58 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8005da4:	88fb      	ldrh	r3, [r7, #6]
 8005da6:	3303      	adds	r3, #3
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	f023 0303 	bic.w	r3, r3, #3
 8005dae:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8005db0:	8bbb      	ldrh	r3, [r7, #28]
 8005db2:	2b0b      	cmp	r3, #11
 8005db4:	d801      	bhi.n	8005dba <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8005db6:	230c      	movs	r3, #12
 8005db8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8005dba:	8bbb      	ldrh	r3, [r7, #28]
 8005dbc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005dc0:	d803      	bhi.n	8005dca <mem_malloc+0x3a>
 8005dc2:	8bba      	ldrh	r2, [r7, #28]
 8005dc4:	88fb      	ldrh	r3, [r7, #6]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d201      	bcs.n	8005dce <mem_malloc+0x3e>
    return NULL;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	e0c4      	b.n	8005f58 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8005dce:	4b64      	ldr	r3, [pc, #400]	; (8005f60 <mem_malloc+0x1d0>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f7ff fd4a 	bl	800586c <mem_to_ptr>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	83fb      	strh	r3, [r7, #30]
 8005ddc:	e0b4      	b.n	8005f48 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8005dde:	8bfb      	ldrh	r3, [r7, #30]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff fd31 	bl	8005848 <ptr_to_mem>
 8005de6:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	791b      	ldrb	r3, [r3, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f040 80a4 	bne.w	8005f3a <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	881b      	ldrh	r3, [r3, #0]
 8005df6:	461a      	mov	r2, r3
 8005df8:	8bfb      	ldrh	r3, [r7, #30]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	f1a3 0208 	sub.w	r2, r3, #8
 8005e00:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8005e02:	429a      	cmp	r2, r3
 8005e04:	f0c0 8099 	bcc.w	8005f3a <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	881b      	ldrh	r3, [r3, #0]
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	8bfb      	ldrh	r3, [r7, #30]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	f1a3 0208 	sub.w	r2, r3, #8
 8005e16:	8bbb      	ldrh	r3, [r7, #28]
 8005e18:	3314      	adds	r3, #20
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d333      	bcc.n	8005e86 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8005e1e:	8bfa      	ldrh	r2, [r7, #30]
 8005e20:	8bbb      	ldrh	r3, [r7, #28]
 8005e22:	4413      	add	r3, r2
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	3308      	adds	r3, #8
 8005e28:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8005e2a:	8a7b      	ldrh	r3, [r7, #18]
 8005e2c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005e30:	d106      	bne.n	8005e40 <mem_malloc+0xb0>
 8005e32:	4b4c      	ldr	r3, [pc, #304]	; (8005f64 <mem_malloc+0x1d4>)
 8005e34:	f240 3287 	movw	r2, #903	; 0x387
 8005e38:	494b      	ldr	r1, [pc, #300]	; (8005f68 <mem_malloc+0x1d8>)
 8005e3a:	484c      	ldr	r0, [pc, #304]	; (8005f6c <mem_malloc+0x1dc>)
 8005e3c:	f004 f9b6 	bl	800a1ac <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8005e40:	8a7b      	ldrh	r3, [r7, #18]
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7ff fd00 	bl	8005848 <ptr_to_mem>
 8005e48:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	881a      	ldrh	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	8bfa      	ldrh	r2, [r7, #30]
 8005e5c:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	8a7a      	ldrh	r2, [r7, #18]
 8005e62:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	2201      	movs	r2, #1
 8005e68:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	881b      	ldrh	r3, [r3, #0]
 8005e6e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005e72:	d00b      	beq.n	8005e8c <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	881b      	ldrh	r3, [r3, #0]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff fce5 	bl	8005848 <ptr_to_mem>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	8a7b      	ldrh	r3, [r7, #18]
 8005e82:	8053      	strh	r3, [r2, #2]
 8005e84:	e002      	b.n	8005e8c <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8005e8c:	4b34      	ldr	r3, [pc, #208]	; (8005f60 <mem_malloc+0x1d0>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d127      	bne.n	8005ee6 <mem_malloc+0x156>
          struct mem *cur = lfree;
 8005e96:	4b32      	ldr	r3, [pc, #200]	; (8005f60 <mem_malloc+0x1d0>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8005e9c:	e005      	b.n	8005eaa <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	881b      	ldrh	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7ff fcd0 	bl	8005848 <ptr_to_mem>
 8005ea8:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	791b      	ldrb	r3, [r3, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d004      	beq.n	8005ebc <mem_malloc+0x12c>
 8005eb2:	4b2f      	ldr	r3, [pc, #188]	; (8005f70 <mem_malloc+0x1e0>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d1f0      	bne.n	8005e9e <mem_malloc+0x10e>
          }
          lfree = cur;
 8005ebc:	4a28      	ldr	r2, [pc, #160]	; (8005f60 <mem_malloc+0x1d0>)
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8005ec2:	4b27      	ldr	r3, [pc, #156]	; (8005f60 <mem_malloc+0x1d0>)
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	4b2a      	ldr	r3, [pc, #168]	; (8005f70 <mem_malloc+0x1e0>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d00b      	beq.n	8005ee6 <mem_malloc+0x156>
 8005ece:	4b24      	ldr	r3, [pc, #144]	; (8005f60 <mem_malloc+0x1d0>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	791b      	ldrb	r3, [r3, #4]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d006      	beq.n	8005ee6 <mem_malloc+0x156>
 8005ed8:	4b22      	ldr	r3, [pc, #136]	; (8005f64 <mem_malloc+0x1d4>)
 8005eda:	f240 32b5 	movw	r2, #949	; 0x3b5
 8005ede:	4925      	ldr	r1, [pc, #148]	; (8005f74 <mem_malloc+0x1e4>)
 8005ee0:	4822      	ldr	r0, [pc, #136]	; (8005f6c <mem_malloc+0x1dc>)
 8005ee2:	f004 f963 	bl	800a1ac <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8005ee6:	8bba      	ldrh	r2, [r7, #28]
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	4413      	add	r3, r2
 8005eec:	3308      	adds	r3, #8
 8005eee:	4a20      	ldr	r2, [pc, #128]	; (8005f70 <mem_malloc+0x1e0>)
 8005ef0:	6812      	ldr	r2, [r2, #0]
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d906      	bls.n	8005f04 <mem_malloc+0x174>
 8005ef6:	4b1b      	ldr	r3, [pc, #108]	; (8005f64 <mem_malloc+0x1d4>)
 8005ef8:	f240 32b9 	movw	r2, #953	; 0x3b9
 8005efc:	491e      	ldr	r1, [pc, #120]	; (8005f78 <mem_malloc+0x1e8>)
 8005efe:	481b      	ldr	r0, [pc, #108]	; (8005f6c <mem_malloc+0x1dc>)
 8005f00:	f004 f954 	bl	800a1ac <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f003 0303 	and.w	r3, r3, #3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d006      	beq.n	8005f1c <mem_malloc+0x18c>
 8005f0e:	4b15      	ldr	r3, [pc, #84]	; (8005f64 <mem_malloc+0x1d4>)
 8005f10:	f240 32bb 	movw	r2, #955	; 0x3bb
 8005f14:	4919      	ldr	r1, [pc, #100]	; (8005f7c <mem_malloc+0x1ec>)
 8005f16:	4815      	ldr	r0, [pc, #84]	; (8005f6c <mem_malloc+0x1dc>)
 8005f18:	f004 f948 	bl	800a1ac <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	f003 0303 	and.w	r3, r3, #3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d006      	beq.n	8005f34 <mem_malloc+0x1a4>
 8005f26:	4b0f      	ldr	r3, [pc, #60]	; (8005f64 <mem_malloc+0x1d4>)
 8005f28:	f240 32bd 	movw	r2, #957	; 0x3bd
 8005f2c:	4914      	ldr	r1, [pc, #80]	; (8005f80 <mem_malloc+0x1f0>)
 8005f2e:	480f      	ldr	r0, [pc, #60]	; (8005f6c <mem_malloc+0x1dc>)
 8005f30:	f004 f93c 	bl	800a1ac <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	3308      	adds	r3, #8
 8005f38:	e00e      	b.n	8005f58 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 8005f3a:	8bfb      	ldrh	r3, [r7, #30]
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f7ff fc83 	bl	8005848 <ptr_to_mem>
 8005f42:	4603      	mov	r3, r0
 8005f44:	881b      	ldrh	r3, [r3, #0]
 8005f46:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8005f48:	8bfa      	ldrh	r2, [r7, #30]
 8005f4a:	8bbb      	ldrh	r3, [r7, #28]
 8005f4c:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8005f50:	429a      	cmp	r2, r3
 8005f52:	f4ff af44 	bcc.w	8005dde <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3720      	adds	r7, #32
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	200000a8 	.word	0x200000a8
 8005f64:	0800b0e8 	.word	0x0800b0e8
 8005f68:	0800b290 	.word	0x0800b290
 8005f6c:	0800b130 	.word	0x0800b130
 8005f70:	200000a4 	.word	0x200000a4
 8005f74:	0800b2a4 	.word	0x0800b2a4
 8005f78:	0800b2c0 	.word	0x0800b2c0
 8005f7c:	0800b2f0 	.word	0x0800b2f0
 8005f80:	0800b320 	.word	0x0800b320

08005f84 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	2200      	movs	r2, #0
 8005f92:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	3303      	adds	r3, #3
 8005f9a:	f023 0303 	bic.w	r3, r3, #3
 8005f9e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	60fb      	str	r3, [r7, #12]
 8005fa4:	e011      	b.n	8005fca <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	68ba      	ldr	r2, [r7, #8]
 8005fb6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	881b      	ldrh	r3, [r3, #0]
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	60fb      	str	r3, [r7, #12]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	885b      	ldrh	r3, [r3, #2]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	dbe7      	blt.n	8005fa6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8005fd6:	bf00      	nop
 8005fd8:	bf00      	nop
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b082      	sub	sp, #8
 8005fe8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8005fea:	2300      	movs	r3, #0
 8005fec:	80fb      	strh	r3, [r7, #6]
 8005fee:	e009      	b.n	8006004 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8005ff0:	88fb      	ldrh	r3, [r7, #6]
 8005ff2:	4a08      	ldr	r2, [pc, #32]	; (8006014 <memp_init+0x30>)
 8005ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7ff ffc3 	bl	8005f84 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8005ffe:	88fb      	ldrh	r3, [r7, #6]
 8006000:	3301      	adds	r3, #1
 8006002:	80fb      	strh	r3, [r7, #6]
 8006004:	88fb      	ldrh	r3, [r7, #6]
 8006006:	2b06      	cmp	r3, #6
 8006008:	d9f2      	bls.n	8005ff0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800600a:	bf00      	nop
 800600c:	bf00      	nop
 800600e:	3708      	adds	r7, #8
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	0800c730 	.word	0x0800c730

08006018 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d012      	beq.n	8006054 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	6812      	ldr	r2, [r2, #0]
 8006036:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f003 0303 	and.w	r3, r3, #3
 800603e:	2b00      	cmp	r3, #0
 8006040:	d006      	beq.n	8006050 <do_memp_malloc_pool+0x38>
 8006042:	4b07      	ldr	r3, [pc, #28]	; (8006060 <do_memp_malloc_pool+0x48>)
 8006044:	f44f 728c 	mov.w	r2, #280	; 0x118
 8006048:	4906      	ldr	r1, [pc, #24]	; (8006064 <do_memp_malloc_pool+0x4c>)
 800604a:	4807      	ldr	r0, [pc, #28]	; (8006068 <do_memp_malloc_pool+0x50>)
 800604c:	f004 f8ae 	bl	800a1ac <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	e000      	b.n	8006056 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3710      	adds	r7, #16
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	0800b344 	.word	0x0800b344
 8006064:	0800b374 	.word	0x0800b374
 8006068:	0800b398 	.word	0x0800b398

0800606c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	4603      	mov	r3, r0
 8006074:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8006076:	79fb      	ldrb	r3, [r7, #7]
 8006078:	2b06      	cmp	r3, #6
 800607a:	d908      	bls.n	800608e <memp_malloc+0x22>
 800607c:	4b0a      	ldr	r3, [pc, #40]	; (80060a8 <memp_malloc+0x3c>)
 800607e:	f240 1257 	movw	r2, #343	; 0x157
 8006082:	490a      	ldr	r1, [pc, #40]	; (80060ac <memp_malloc+0x40>)
 8006084:	480a      	ldr	r0, [pc, #40]	; (80060b0 <memp_malloc+0x44>)
 8006086:	f004 f891 	bl	800a1ac <iprintf>
 800608a:	2300      	movs	r3, #0
 800608c:	e008      	b.n	80060a0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800608e:	79fb      	ldrb	r3, [r7, #7]
 8006090:	4a08      	ldr	r2, [pc, #32]	; (80060b4 <memp_malloc+0x48>)
 8006092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff ffbe 	bl	8006018 <do_memp_malloc_pool>
 800609c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800609e:	68fb      	ldr	r3, [r7, #12]
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	0800b344 	.word	0x0800b344
 80060ac:	0800b3d4 	.word	0x0800b3d4
 80060b0:	0800b398 	.word	0x0800b398
 80060b4:	0800c730 	.word	0x0800c730

080060b8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	f003 0303 	and.w	r3, r3, #3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d006      	beq.n	80060da <do_memp_free_pool+0x22>
 80060cc:	4b0a      	ldr	r3, [pc, #40]	; (80060f8 <do_memp_free_pool+0x40>)
 80060ce:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 80060d2:	490a      	ldr	r1, [pc, #40]	; (80060fc <do_memp_free_pool+0x44>)
 80060d4:	480a      	ldr	r0, [pc, #40]	; (8006100 <do_memp_free_pool+0x48>)
 80060d6:	f004 f869 	bl	800a1ac <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 80060f0:	bf00      	nop
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	0800b344 	.word	0x0800b344
 80060fc:	0800b3f4 	.word	0x0800b3f4
 8006100:	0800b398 	.word	0x0800b398

08006104 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	4603      	mov	r3, r0
 800610c:	6039      	str	r1, [r7, #0]
 800610e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8006110:	79fb      	ldrb	r3, [r7, #7]
 8006112:	2b06      	cmp	r3, #6
 8006114:	d907      	bls.n	8006126 <memp_free+0x22>
 8006116:	4b0c      	ldr	r3, [pc, #48]	; (8006148 <memp_free+0x44>)
 8006118:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800611c:	490b      	ldr	r1, [pc, #44]	; (800614c <memp_free+0x48>)
 800611e:	480c      	ldr	r0, [pc, #48]	; (8006150 <memp_free+0x4c>)
 8006120:	f004 f844 	bl	800a1ac <iprintf>
 8006124:	e00c      	b.n	8006140 <memp_free+0x3c>

  if (mem == NULL) {
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d008      	beq.n	800613e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800612c:	79fb      	ldrb	r3, [r7, #7]
 800612e:	4a09      	ldr	r2, [pc, #36]	; (8006154 <memp_free+0x50>)
 8006130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006134:	6839      	ldr	r1, [r7, #0]
 8006136:	4618      	mov	r0, r3
 8006138:	f7ff ffbe 	bl	80060b8 <do_memp_free_pool>
 800613c:	e000      	b.n	8006140 <memp_free+0x3c>
    return;
 800613e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8006140:	3708      	adds	r7, #8
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	0800b344 	.word	0x0800b344
 800614c:	0800b414 	.word	0x0800b414
 8006150:	0800b398 	.word	0x0800b398
 8006154:	0800c730 	.word	0x0800c730

08006158 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8006158:	b480      	push	{r7}
 800615a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800615c:	bf00      	nop
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
	...

08006168 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
 8006174:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d108      	bne.n	800618e <netif_add+0x26>
 800617c:	4b57      	ldr	r3, [pc, #348]	; (80062dc <netif_add+0x174>)
 800617e:	f240 1227 	movw	r2, #295	; 0x127
 8006182:	4957      	ldr	r1, [pc, #348]	; (80062e0 <netif_add+0x178>)
 8006184:	4857      	ldr	r0, [pc, #348]	; (80062e4 <netif_add+0x17c>)
 8006186:	f004 f811 	bl	800a1ac <iprintf>
 800618a:	2300      	movs	r3, #0
 800618c:	e0a2      	b.n	80062d4 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800618e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006190:	2b00      	cmp	r3, #0
 8006192:	d108      	bne.n	80061a6 <netif_add+0x3e>
 8006194:	4b51      	ldr	r3, [pc, #324]	; (80062dc <netif_add+0x174>)
 8006196:	f44f 7294 	mov.w	r2, #296	; 0x128
 800619a:	4953      	ldr	r1, [pc, #332]	; (80062e8 <netif_add+0x180>)
 800619c:	4851      	ldr	r0, [pc, #324]	; (80062e4 <netif_add+0x17c>)
 800619e:	f004 f805 	bl	800a1ac <iprintf>
 80061a2:	2300      	movs	r3, #0
 80061a4:	e096      	b.n	80062d4 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d101      	bne.n	80061b0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 80061ac:	4b4f      	ldr	r3, [pc, #316]	; (80062ec <netif_add+0x184>)
 80061ae:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 80061b6:	4b4d      	ldr	r3, [pc, #308]	; (80062ec <netif_add+0x184>)
 80061b8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d101      	bne.n	80061c4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 80061c0:	4b4a      	ldr	r3, [pc, #296]	; (80062ec <netif_add+0x184>)
 80061c2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	4a45      	ldr	r2, [pc, #276]	; (80062f0 <netif_add+0x188>)
 80061da:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6a3a      	ldr	r2, [r7, #32]
 80061f4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80061f6:	4b3f      	ldr	r3, [pc, #252]	; (80062f4 <netif_add+0x18c>)
 80061f8:	781a      	ldrb	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006204:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	68b9      	ldr	r1, [r7, #8]
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f000 f913 	bl	8006438 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8006212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	4798      	blx	r3
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d001      	beq.n	8006222 <netif_add+0xba>
    return NULL;
 800621e:	2300      	movs	r3, #0
 8006220:	e058      	b.n	80062d4 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006228:	2bff      	cmp	r3, #255	; 0xff
 800622a:	d103      	bne.n	8006234 <netif_add+0xcc>
        netif->num = 0;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8006234:	2300      	movs	r3, #0
 8006236:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8006238:	4b2f      	ldr	r3, [pc, #188]	; (80062f8 <netif_add+0x190>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	617b      	str	r3, [r7, #20]
 800623e:	e02b      	b.n	8006298 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	429a      	cmp	r2, r3
 8006246:	d106      	bne.n	8006256 <netif_add+0xee>
 8006248:	4b24      	ldr	r3, [pc, #144]	; (80062dc <netif_add+0x174>)
 800624a:	f240 128b 	movw	r2, #395	; 0x18b
 800624e:	492b      	ldr	r1, [pc, #172]	; (80062fc <netif_add+0x194>)
 8006250:	4824      	ldr	r0, [pc, #144]	; (80062e4 <netif_add+0x17c>)
 8006252:	f003 ffab 	bl	800a1ac <iprintf>
        num_netifs++;
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	3301      	adds	r3, #1
 800625a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	2bff      	cmp	r3, #255	; 0xff
 8006260:	dd06      	ble.n	8006270 <netif_add+0x108>
 8006262:	4b1e      	ldr	r3, [pc, #120]	; (80062dc <netif_add+0x174>)
 8006264:	f240 128d 	movw	r2, #397	; 0x18d
 8006268:	4925      	ldr	r1, [pc, #148]	; (8006300 <netif_add+0x198>)
 800626a:	481e      	ldr	r0, [pc, #120]	; (80062e4 <netif_add+0x17c>)
 800626c:	f003 ff9e 	bl	800a1ac <iprintf>
        if (netif2->num == netif->num) {
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800627c:	429a      	cmp	r2, r3
 800627e:	d108      	bne.n	8006292 <netif_add+0x12a>
          netif->num++;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006286:	3301      	adds	r3, #1
 8006288:	b2da      	uxtb	r2, r3
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8006290:	e005      	b.n	800629e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	617b      	str	r3, [r7, #20]
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1d0      	bne.n	8006240 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1be      	bne.n	8006222 <netif_add+0xba>
  }
  if (netif->num == 254) {
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80062aa:	2bfe      	cmp	r3, #254	; 0xfe
 80062ac:	d103      	bne.n	80062b6 <netif_add+0x14e>
    netif_num = 0;
 80062ae:	4b11      	ldr	r3, [pc, #68]	; (80062f4 <netif_add+0x18c>)
 80062b0:	2200      	movs	r2, #0
 80062b2:	701a      	strb	r2, [r3, #0]
 80062b4:	e006      	b.n	80062c4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80062bc:	3301      	adds	r3, #1
 80062be:	b2da      	uxtb	r2, r3
 80062c0:	4b0c      	ldr	r3, [pc, #48]	; (80062f4 <netif_add+0x18c>)
 80062c2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 80062c4:	4b0c      	ldr	r3, [pc, #48]	; (80062f8 <netif_add+0x190>)
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 80062cc:	4a0a      	ldr	r2, [pc, #40]	; (80062f8 <netif_add+0x190>)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 80062d2:	68fb      	ldr	r3, [r7, #12]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3718      	adds	r7, #24
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	0800b430 	.word	0x0800b430
 80062e0:	0800b4c4 	.word	0x0800b4c4
 80062e4:	0800b480 	.word	0x0800b480
 80062e8:	0800b4e0 	.word	0x0800b4e0
 80062ec:	0800c75c 	.word	0x0800c75c
 80062f0:	0800664b 	.word	0x0800664b
 80062f4:	200000c8 	.word	0x200000c8
 80062f8:	200066ec 	.word	0x200066ec
 80062fc:	0800b504 	.word	0x0800b504
 8006300:	0800b518 	.word	0x0800b518

08006304 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800630e:	6839      	ldr	r1, [r7, #0]
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f001 fb61 	bl	80079d8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
 8006316:	6839      	ldr	r1, [r7, #0]
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 ff89 	bl	8007230 <raw_netif_ip_addr_changed>
#endif /* LWIP_RAW */
}
 800631e:	bf00      	nop
 8006320:	3708      	adds	r7, #8
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
	...

08006328 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <netif_do_set_ipaddr+0x20>
 800633a:	4b1d      	ldr	r3, [pc, #116]	; (80063b0 <netif_do_set_ipaddr+0x88>)
 800633c:	f240 12cb 	movw	r2, #459	; 0x1cb
 8006340:	491c      	ldr	r1, [pc, #112]	; (80063b4 <netif_do_set_ipaddr+0x8c>)
 8006342:	481d      	ldr	r0, [pc, #116]	; (80063b8 <netif_do_set_ipaddr+0x90>)
 8006344:	f003 ff32 	bl	800a1ac <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d106      	bne.n	800635c <netif_do_set_ipaddr+0x34>
 800634e:	4b18      	ldr	r3, [pc, #96]	; (80063b0 <netif_do_set_ipaddr+0x88>)
 8006350:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8006354:	4917      	ldr	r1, [pc, #92]	; (80063b4 <netif_do_set_ipaddr+0x8c>)
 8006356:	4818      	ldr	r0, [pc, #96]	; (80063b8 <netif_do_set_ipaddr+0x90>)
 8006358:	f003 ff28 	bl	800a1ac <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	3304      	adds	r3, #4
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	429a      	cmp	r2, r3
 8006368:	d01c      	beq.n	80063a4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	3304      	adds	r3, #4
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800637a:	f107 0314 	add.w	r3, r7, #20
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f7ff ffbf 	bl	8006304 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d002      	beq.n	8006392 <netif_do_set_ipaddr+0x6a>
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	e000      	b.n	8006394 <netif_do_set_ipaddr+0x6c>
 8006392:	2300      	movs	r3, #0
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8006398:	2101      	movs	r1, #1
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 f8d2 	bl	8006544 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80063a0:	2301      	movs	r3, #1
 80063a2:	e000      	b.n	80063a6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3718      	adds	r7, #24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	0800b430 	.word	0x0800b430
 80063b4:	0800b548 	.word	0x0800b548
 80063b8:	0800b480 	.word	0x0800b480

080063bc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	3308      	adds	r3, #8
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d00a      	beq.n	80063ec <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d002      	beq.n	80063e2 <netif_do_set_netmask+0x26>
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	e000      	b.n	80063e4 <netif_do_set_netmask+0x28>
 80063e2:	2300      	movs	r3, #0
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 80063e8:	2301      	movs	r3, #1
 80063ea:	e000      	b.n	80063ee <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3714      	adds	r7, #20
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b085      	sub	sp, #20
 80063fe:	af00      	add	r7, sp, #0
 8006400:	60f8      	str	r0, [r7, #12]
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	330c      	adds	r3, #12
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	429a      	cmp	r2, r3
 8006412:	d00a      	beq.n	800642a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d002      	beq.n	8006420 <netif_do_set_gw+0x26>
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	e000      	b.n	8006422 <netif_do_set_gw+0x28>
 8006420:	2300      	movs	r3, #0
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8006426:	2301      	movs	r3, #1
 8006428:	e000      	b.n	800642c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800642a:	2300      	movs	r3, #0
}
 800642c:	4618      	mov	r0, r3
 800642e:	3714      	adds	r7, #20
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b088      	sub	sp, #32
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
 8006444:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8006446:	2300      	movs	r3, #0
 8006448:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800644a:	2300      	movs	r3, #0
 800644c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d101      	bne.n	8006458 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8006454:	4b1c      	ldr	r3, [pc, #112]	; (80064c8 <netif_set_addr+0x90>)
 8006456:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800645e:	4b1a      	ldr	r3, [pc, #104]	; (80064c8 <netif_set_addr+0x90>)
 8006460:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8006468:	4b17      	ldr	r3, [pc, #92]	; (80064c8 <netif_set_addr+0x90>)
 800646a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <netif_set_addr+0x42>
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <netif_set_addr+0x46>
 800647a:	2301      	movs	r3, #1
 800647c:	e000      	b.n	8006480 <netif_set_addr+0x48>
 800647e:	2300      	movs	r3, #0
 8006480:	617b      	str	r3, [r7, #20]
  if (remove) {
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d006      	beq.n	8006496 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8006488:	f107 0310 	add.w	r3, r7, #16
 800648c:	461a      	mov	r2, r3
 800648e:	68b9      	ldr	r1, [r7, #8]
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f7ff ff49 	bl	8006328 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8006496:	69fa      	ldr	r2, [r7, #28]
 8006498:	6879      	ldr	r1, [r7, #4]
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f7ff ff8e 	bl	80063bc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	6839      	ldr	r1, [r7, #0]
 80064a4:	68f8      	ldr	r0, [r7, #12]
 80064a6:	f7ff ffa8 	bl	80063fa <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d106      	bne.n	80064be <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80064b0:	f107 0310 	add.w	r3, r7, #16
 80064b4:	461a      	mov	r2, r3
 80064b6:	68b9      	ldr	r1, [r7, #8]
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f7ff ff35 	bl	8006328 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 80064be:	bf00      	nop
 80064c0:	3720      	adds	r7, #32
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	0800c75c 	.word	0x0800c75c

080064cc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80064d4:	4a04      	ldr	r2, [pc, #16]	; (80064e8 <netif_set_default+0x1c>)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80064da:	bf00      	nop
 80064dc:	370c      	adds	r7, #12
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	200066f0 	.word	0x200066f0

080064ec <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d107      	bne.n	800650a <netif_set_up+0x1e>
 80064fa:	4b0f      	ldr	r3, [pc, #60]	; (8006538 <netif_set_up+0x4c>)
 80064fc:	f44f 7254 	mov.w	r2, #848	; 0x350
 8006500:	490e      	ldr	r1, [pc, #56]	; (800653c <netif_set_up+0x50>)
 8006502:	480f      	ldr	r0, [pc, #60]	; (8006540 <netif_set_up+0x54>)
 8006504:	f003 fe52 	bl	800a1ac <iprintf>
 8006508:	e013      	b.n	8006532 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006510:	f003 0301 	and.w	r3, r3, #1
 8006514:	2b00      	cmp	r3, #0
 8006516:	d10c      	bne.n	8006532 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800651e:	f043 0301 	orr.w	r3, r3, #1
 8006522:	b2da      	uxtb	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800652a:	2103      	movs	r1, #3
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 f809 	bl	8006544 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8006532:	3708      	adds	r7, #8
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	0800b430 	.word	0x0800b430
 800653c:	0800b5b8 	.word	0x0800b5b8
 8006540:	0800b480 	.word	0x0800b480

08006544 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b082      	sub	sp, #8
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	460b      	mov	r3, r1
 800654e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d106      	bne.n	8006564 <netif_issue_reports+0x20>
 8006556:	4b18      	ldr	r3, [pc, #96]	; (80065b8 <netif_issue_reports+0x74>)
 8006558:	f240 326d 	movw	r2, #877	; 0x36d
 800655c:	4917      	ldr	r1, [pc, #92]	; (80065bc <netif_issue_reports+0x78>)
 800655e:	4818      	ldr	r0, [pc, #96]	; (80065c0 <netif_issue_reports+0x7c>)
 8006560:	f003 fe24 	bl	800a1ac <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800656a:	f003 0304 	and.w	r3, r3, #4
 800656e:	2b00      	cmp	r3, #0
 8006570:	d01e      	beq.n	80065b0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006578:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800657c:	2b00      	cmp	r3, #0
 800657e:	d017      	beq.n	80065b0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8006580:	78fb      	ldrb	r3, [r7, #3]
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d013      	beq.n	80065b2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	3304      	adds	r3, #4
 800658e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00e      	beq.n	80065b2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800659a:	f003 0308 	and.w	r3, r3, #8
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d007      	beq.n	80065b2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	3304      	adds	r3, #4
 80065a6:	4619      	mov	r1, r3
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f002 f97f 	bl	80088ac <etharp_request>
 80065ae:	e000      	b.n	80065b2 <netif_issue_reports+0x6e>
    return;
 80065b0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 80065b2:	3708      	adds	r7, #8
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	0800b430 	.word	0x0800b430
 80065bc:	0800b5d4 	.word	0x0800b5d4
 80065c0:	0800b480 	.word	0x0800b480

080065c4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b082      	sub	sp, #8
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d107      	bne.n	80065e2 <netif_set_down+0x1e>
 80065d2:	4b12      	ldr	r3, [pc, #72]	; (800661c <netif_set_down+0x58>)
 80065d4:	f240 329b 	movw	r2, #923	; 0x39b
 80065d8:	4911      	ldr	r1, [pc, #68]	; (8006620 <netif_set_down+0x5c>)
 80065da:	4812      	ldr	r0, [pc, #72]	; (8006624 <netif_set_down+0x60>)
 80065dc:	f003 fde6 	bl	800a1ac <iprintf>
 80065e0:	e019      	b.n	8006616 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80065e8:	f003 0301 	and.w	r3, r3, #1
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d012      	beq.n	8006616 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80065f6:	f023 0301 	bic.w	r3, r3, #1
 80065fa:	b2da      	uxtb	r2, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006608:	f003 0308 	and.w	r3, r3, #8
 800660c:	2b00      	cmp	r3, #0
 800660e:	d002      	beq.n	8006616 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f001 fd09 	bl	8008028 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8006616:	3708      	adds	r7, #8
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}
 800661c:	0800b430 	.word	0x0800b430
 8006620:	0800b5f8 	.word	0x0800b5f8
 8006624:	0800b480 	.word	0x0800b480

08006628 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d002      	beq.n	800663e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	61da      	str	r2, [r3, #28]
  }
}
 800663e:	bf00      	nop
 8006640:	370c      	adds	r7, #12
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr

0800664a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800664a:	b480      	push	{r7}
 800664c:	b085      	sub	sp, #20
 800664e:	af00      	add	r7, sp, #0
 8006650:	60f8      	str	r0, [r7, #12]
 8006652:	60b9      	str	r1, [r7, #8]
 8006654:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8006656:	f06f 030b 	mvn.w	r3, #11
}
 800665a:	4618      	mov	r0, r3
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr

08006666 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8006666:	b480      	push	{r7}
 8006668:	b085      	sub	sp, #20
 800666a:	af00      	add	r7, sp, #0
 800666c:	60f8      	str	r0, [r7, #12]
 800666e:	60b9      	str	r1, [r7, #8]
 8006670:	4611      	mov	r1, r2
 8006672:	461a      	mov	r2, r3
 8006674:	460b      	mov	r3, r1
 8006676:	80fb      	strh	r3, [r7, #6]
 8006678:	4613      	mov	r3, r2
 800667a:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2200      	movs	r2, #0
 8006680:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	68ba      	ldr	r2, [r7, #8]
 8006686:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	88fa      	ldrh	r2, [r7, #6]
 800668c:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	88ba      	ldrh	r2, [r7, #4]
 8006692:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8006694:	8b3b      	ldrh	r3, [r7, #24]
 8006696:	b2da      	uxtb	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	7f3a      	ldrb	r2, [r7, #28]
 80066a0:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2201      	movs	r2, #1
 80066a6:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	73da      	strb	r2, [r3, #15]
}
 80066ae:	bf00      	nop
 80066b0:	3714      	adds	r7, #20
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
	...

080066bc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b08c      	sub	sp, #48	; 0x30
 80066c0:	af02      	add	r7, sp, #8
 80066c2:	4603      	mov	r3, r0
 80066c4:	71fb      	strb	r3, [r7, #7]
 80066c6:	460b      	mov	r3, r1
 80066c8:	80bb      	strh	r3, [r7, #4]
 80066ca:	4613      	mov	r3, r2
 80066cc:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80066ce:	79fb      	ldrb	r3, [r7, #7]
 80066d0:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80066d2:	887b      	ldrh	r3, [r7, #2]
 80066d4:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80066d8:	d07d      	beq.n	80067d6 <pbuf_alloc+0x11a>
 80066da:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80066de:	f300 80c6 	bgt.w	800686e <pbuf_alloc+0x1b2>
 80066e2:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80066e6:	d010      	beq.n	800670a <pbuf_alloc+0x4e>
 80066e8:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80066ec:	f300 80bf 	bgt.w	800686e <pbuf_alloc+0x1b2>
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d002      	beq.n	80066fa <pbuf_alloc+0x3e>
 80066f4:	2b41      	cmp	r3, #65	; 0x41
 80066f6:	f040 80ba 	bne.w	800686e <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80066fa:	887a      	ldrh	r2, [r7, #2]
 80066fc:	88bb      	ldrh	r3, [r7, #4]
 80066fe:	4619      	mov	r1, r3
 8006700:	2000      	movs	r0, #0
 8006702:	f000 f8cf 	bl	80068a4 <pbuf_alloc_reference>
 8006706:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8006708:	e0bb      	b.n	8006882 <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800670a:	2300      	movs	r3, #0
 800670c:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800670e:	2300      	movs	r3, #0
 8006710:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8006712:	88bb      	ldrh	r3, [r7, #4]
 8006714:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8006716:	2006      	movs	r0, #6
 8006718:	f7ff fca8 	bl	800606c <memp_malloc>
 800671c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d107      	bne.n	8006734 <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 8006724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006726:	2b00      	cmp	r3, #0
 8006728:	d002      	beq.n	8006730 <pbuf_alloc+0x74>
            pbuf_free(p);
 800672a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800672c:	f000 faa8 	bl	8006c80 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8006730:	2300      	movs	r3, #0
 8006732:	e0a7      	b.n	8006884 <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8006734:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006736:	3303      	adds	r3, #3
 8006738:	b29b      	uxth	r3, r3
 800673a:	f023 0303 	bic.w	r3, r3, #3
 800673e:	b29b      	uxth	r3, r3
 8006740:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8006744:	b29b      	uxth	r3, r3
 8006746:	8b7a      	ldrh	r2, [r7, #26]
 8006748:	4293      	cmp	r3, r2
 800674a:	bf28      	it	cs
 800674c:	4613      	movcs	r3, r2
 800674e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8006750:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006752:	3310      	adds	r3, #16
 8006754:	693a      	ldr	r2, [r7, #16]
 8006756:	4413      	add	r3, r2
 8006758:	3303      	adds	r3, #3
 800675a:	f023 0303 	bic.w	r3, r3, #3
 800675e:	4618      	mov	r0, r3
 8006760:	89f9      	ldrh	r1, [r7, #14]
 8006762:	8b7a      	ldrh	r2, [r7, #26]
 8006764:	2300      	movs	r3, #0
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	887b      	ldrh	r3, [r7, #2]
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	460b      	mov	r3, r1
 800676e:	4601      	mov	r1, r0
 8006770:	6938      	ldr	r0, [r7, #16]
 8006772:	f7ff ff78 	bl	8006666 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f003 0303 	and.w	r3, r3, #3
 800677e:	2b00      	cmp	r3, #0
 8006780:	d006      	beq.n	8006790 <pbuf_alloc+0xd4>
 8006782:	4b42      	ldr	r3, [pc, #264]	; (800688c <pbuf_alloc+0x1d0>)
 8006784:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006788:	4941      	ldr	r1, [pc, #260]	; (8006890 <pbuf_alloc+0x1d4>)
 800678a:	4842      	ldr	r0, [pc, #264]	; (8006894 <pbuf_alloc+0x1d8>)
 800678c:	f003 fd0e 	bl	800a1ac <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8006790:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006792:	3303      	adds	r3, #3
 8006794:	f023 0303 	bic.w	r3, r3, #3
 8006798:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800679c:	d106      	bne.n	80067ac <pbuf_alloc+0xf0>
 800679e:	4b3b      	ldr	r3, [pc, #236]	; (800688c <pbuf_alloc+0x1d0>)
 80067a0:	f44f 7281 	mov.w	r2, #258	; 0x102
 80067a4:	493c      	ldr	r1, [pc, #240]	; (8006898 <pbuf_alloc+0x1dc>)
 80067a6:	483b      	ldr	r0, [pc, #236]	; (8006894 <pbuf_alloc+0x1d8>)
 80067a8:	f003 fd00 	bl	800a1ac <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80067ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d102      	bne.n	80067b8 <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	627b      	str	r3, [r7, #36]	; 0x24
 80067b6:	e002      	b.n	80067be <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80067c2:	8b7a      	ldrh	r2, [r7, #26]
 80067c4:	89fb      	ldrh	r3, [r7, #14]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80067ca:	2300      	movs	r3, #0
 80067cc:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 80067ce:	8b7b      	ldrh	r3, [r7, #26]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1a0      	bne.n	8006716 <pbuf_alloc+0x5a>
      break;
 80067d4:	e055      	b.n	8006882 <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80067d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80067d8:	3303      	adds	r3, #3
 80067da:	b29b      	uxth	r3, r3
 80067dc:	f023 0303 	bic.w	r3, r3, #3
 80067e0:	b29a      	uxth	r2, r3
 80067e2:	88bb      	ldrh	r3, [r7, #4]
 80067e4:	3303      	adds	r3, #3
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	f023 0303 	bic.w	r3, r3, #3
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	4413      	add	r3, r2
 80067f0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80067f2:	8b3b      	ldrh	r3, [r7, #24]
 80067f4:	3310      	adds	r3, #16
 80067f6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80067f8:	8b3a      	ldrh	r2, [r7, #24]
 80067fa:	88bb      	ldrh	r3, [r7, #4]
 80067fc:	3303      	adds	r3, #3
 80067fe:	f023 0303 	bic.w	r3, r3, #3
 8006802:	429a      	cmp	r2, r3
 8006804:	d306      	bcc.n	8006814 <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8006806:	8afa      	ldrh	r2, [r7, #22]
 8006808:	88bb      	ldrh	r3, [r7, #4]
 800680a:	3303      	adds	r3, #3
 800680c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8006810:	429a      	cmp	r2, r3
 8006812:	d201      	bcs.n	8006818 <pbuf_alloc+0x15c>
        return NULL;
 8006814:	2300      	movs	r3, #0
 8006816:	e035      	b.n	8006884 <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8006818:	8afb      	ldrh	r3, [r7, #22]
 800681a:	4618      	mov	r0, r3
 800681c:	f7ff fab8 	bl	8005d90 <mem_malloc>
 8006820:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8006822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006824:	2b00      	cmp	r3, #0
 8006826:	d101      	bne.n	800682c <pbuf_alloc+0x170>
        return NULL;
 8006828:	2300      	movs	r3, #0
 800682a:	e02b      	b.n	8006884 <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800682c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800682e:	3310      	adds	r3, #16
 8006830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006832:	4413      	add	r3, r2
 8006834:	3303      	adds	r3, #3
 8006836:	f023 0303 	bic.w	r3, r3, #3
 800683a:	4618      	mov	r0, r3
 800683c:	88b9      	ldrh	r1, [r7, #4]
 800683e:	88ba      	ldrh	r2, [r7, #4]
 8006840:	2300      	movs	r3, #0
 8006842:	9301      	str	r3, [sp, #4]
 8006844:	887b      	ldrh	r3, [r7, #2]
 8006846:	9300      	str	r3, [sp, #0]
 8006848:	460b      	mov	r3, r1
 800684a:	4601      	mov	r1, r0
 800684c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800684e:	f7ff ff0a 	bl	8006666 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8006852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	f003 0303 	and.w	r3, r3, #3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d010      	beq.n	8006880 <pbuf_alloc+0x1c4>
 800685e:	4b0b      	ldr	r3, [pc, #44]	; (800688c <pbuf_alloc+0x1d0>)
 8006860:	f44f 7291 	mov.w	r2, #290	; 0x122
 8006864:	490d      	ldr	r1, [pc, #52]	; (800689c <pbuf_alloc+0x1e0>)
 8006866:	480b      	ldr	r0, [pc, #44]	; (8006894 <pbuf_alloc+0x1d8>)
 8006868:	f003 fca0 	bl	800a1ac <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800686c:	e008      	b.n	8006880 <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800686e:	4b07      	ldr	r3, [pc, #28]	; (800688c <pbuf_alloc+0x1d0>)
 8006870:	f240 1227 	movw	r2, #295	; 0x127
 8006874:	490a      	ldr	r1, [pc, #40]	; (80068a0 <pbuf_alloc+0x1e4>)
 8006876:	4807      	ldr	r0, [pc, #28]	; (8006894 <pbuf_alloc+0x1d8>)
 8006878:	f003 fc98 	bl	800a1ac <iprintf>
      return NULL;
 800687c:	2300      	movs	r3, #0
 800687e:	e001      	b.n	8006884 <pbuf_alloc+0x1c8>
      break;
 8006880:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8006882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006884:	4618      	mov	r0, r3
 8006886:	3728      	adds	r7, #40	; 0x28
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	0800b660 	.word	0x0800b660
 8006890:	0800b690 	.word	0x0800b690
 8006894:	0800b6c0 	.word	0x0800b6c0
 8006898:	0800b6e8 	.word	0x0800b6e8
 800689c:	0800b71c 	.word	0x0800b71c
 80068a0:	0800b748 	.word	0x0800b748

080068a4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b086      	sub	sp, #24
 80068a8:	af02      	add	r7, sp, #8
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	460b      	mov	r3, r1
 80068ae:	807b      	strh	r3, [r7, #2]
 80068b0:	4613      	mov	r3, r2
 80068b2:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80068b4:	883b      	ldrh	r3, [r7, #0]
 80068b6:	2b41      	cmp	r3, #65	; 0x41
 80068b8:	d009      	beq.n	80068ce <pbuf_alloc_reference+0x2a>
 80068ba:	883b      	ldrh	r3, [r7, #0]
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d006      	beq.n	80068ce <pbuf_alloc_reference+0x2a>
 80068c0:	4b0f      	ldr	r3, [pc, #60]	; (8006900 <pbuf_alloc_reference+0x5c>)
 80068c2:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80068c6:	490f      	ldr	r1, [pc, #60]	; (8006904 <pbuf_alloc_reference+0x60>)
 80068c8:	480f      	ldr	r0, [pc, #60]	; (8006908 <pbuf_alloc_reference+0x64>)
 80068ca:	f003 fc6f 	bl	800a1ac <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80068ce:	2005      	movs	r0, #5
 80068d0:	f7ff fbcc 	bl	800606c <memp_malloc>
 80068d4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d101      	bne.n	80068e0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80068dc:	2300      	movs	r3, #0
 80068de:	e00b      	b.n	80068f8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80068e0:	8879      	ldrh	r1, [r7, #2]
 80068e2:	887a      	ldrh	r2, [r7, #2]
 80068e4:	2300      	movs	r3, #0
 80068e6:	9301      	str	r3, [sp, #4]
 80068e8:	883b      	ldrh	r3, [r7, #0]
 80068ea:	9300      	str	r3, [sp, #0]
 80068ec:	460b      	mov	r3, r1
 80068ee:	6879      	ldr	r1, [r7, #4]
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	f7ff feb8 	bl	8006666 <pbuf_init_alloced_pbuf>
  return p;
 80068f6:	68fb      	ldr	r3, [r7, #12]
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	0800b660 	.word	0x0800b660
 8006904:	0800b764 	.word	0x0800b764
 8006908:	0800b6c0 	.word	0x0800b6c0

0800690c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b088      	sub	sp, #32
 8006910:	af02      	add	r7, sp, #8
 8006912:	607b      	str	r3, [r7, #4]
 8006914:	4603      	mov	r3, r0
 8006916:	73fb      	strb	r3, [r7, #15]
 8006918:	460b      	mov	r3, r1
 800691a:	81bb      	strh	r3, [r7, #12]
 800691c:	4613      	mov	r3, r2
 800691e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8006920:	7bfb      	ldrb	r3, [r7, #15]
 8006922:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8006924:	8a7b      	ldrh	r3, [r7, #18]
 8006926:	3303      	adds	r3, #3
 8006928:	f023 0203 	bic.w	r2, r3, #3
 800692c:	89bb      	ldrh	r3, [r7, #12]
 800692e:	441a      	add	r2, r3
 8006930:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006932:	429a      	cmp	r2, r3
 8006934:	d901      	bls.n	800693a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8006936:	2300      	movs	r3, #0
 8006938:	e018      	b.n	800696c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800693a:	6a3b      	ldr	r3, [r7, #32]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d007      	beq.n	8006950 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8006940:	8a7b      	ldrh	r3, [r7, #18]
 8006942:	3303      	adds	r3, #3
 8006944:	f023 0303 	bic.w	r3, r3, #3
 8006948:	6a3a      	ldr	r2, [r7, #32]
 800694a:	4413      	add	r3, r2
 800694c:	617b      	str	r3, [r7, #20]
 800694e:	e001      	b.n	8006954 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8006950:	2300      	movs	r3, #0
 8006952:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	89b9      	ldrh	r1, [r7, #12]
 8006958:	89ba      	ldrh	r2, [r7, #12]
 800695a:	2302      	movs	r3, #2
 800695c:	9301      	str	r3, [sp, #4]
 800695e:	897b      	ldrh	r3, [r7, #10]
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	460b      	mov	r3, r1
 8006964:	6979      	ldr	r1, [r7, #20]
 8006966:	f7ff fe7e 	bl	8006666 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800696a:	687b      	ldr	r3, [r7, #4]
}
 800696c:	4618      	mov	r0, r3
 800696e:	3718      	adds	r7, #24
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	460b      	mov	r3, r1
 800697e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d106      	bne.n	8006994 <pbuf_realloc+0x20>
 8006986:	4b3a      	ldr	r3, [pc, #232]	; (8006a70 <pbuf_realloc+0xfc>)
 8006988:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800698c:	4939      	ldr	r1, [pc, #228]	; (8006a74 <pbuf_realloc+0x100>)
 800698e:	483a      	ldr	r0, [pc, #232]	; (8006a78 <pbuf_realloc+0x104>)
 8006990:	f003 fc0c 	bl	800a1ac <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	891b      	ldrh	r3, [r3, #8]
 8006998:	887a      	ldrh	r2, [r7, #2]
 800699a:	429a      	cmp	r2, r3
 800699c:	d263      	bcs.n	8006a66 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	891a      	ldrh	r2, [r3, #8]
 80069a2:	887b      	ldrh	r3, [r7, #2]
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80069a8:	887b      	ldrh	r3, [r7, #2]
 80069aa:	817b      	strh	r3, [r7, #10]
  q = p;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80069b0:	e018      	b.n	80069e4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	895b      	ldrh	r3, [r3, #10]
 80069b6:	897a      	ldrh	r2, [r7, #10]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	891a      	ldrh	r2, [r3, #8]
 80069c0:	893b      	ldrh	r3, [r7, #8]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d106      	bne.n	80069e4 <pbuf_realloc+0x70>
 80069d6:	4b26      	ldr	r3, [pc, #152]	; (8006a70 <pbuf_realloc+0xfc>)
 80069d8:	f240 12af 	movw	r2, #431	; 0x1af
 80069dc:	4927      	ldr	r1, [pc, #156]	; (8006a7c <pbuf_realloc+0x108>)
 80069de:	4826      	ldr	r0, [pc, #152]	; (8006a78 <pbuf_realloc+0x104>)
 80069e0:	f003 fbe4 	bl	800a1ac <iprintf>
  while (rem_len > q->len) {
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	895b      	ldrh	r3, [r3, #10]
 80069e8:	897a      	ldrh	r2, [r7, #10]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d8e1      	bhi.n	80069b2 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	7b1b      	ldrb	r3, [r3, #12]
 80069f2:	f003 030f 	and.w	r3, r3, #15
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d121      	bne.n	8006a3e <pbuf_realloc+0xca>
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	895b      	ldrh	r3, [r3, #10]
 80069fe:	897a      	ldrh	r2, [r7, #10]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d01c      	beq.n	8006a3e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	7b5b      	ldrb	r3, [r3, #13]
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d116      	bne.n	8006a3e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	685a      	ldr	r2, [r3, #4]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	1ad3      	subs	r3, r2, r3
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	897b      	ldrh	r3, [r7, #10]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	4619      	mov	r1, r3
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f7ff f8b8 	bl	8005b98 <mem_trim>
 8006a28:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d106      	bne.n	8006a3e <pbuf_realloc+0xca>
 8006a30:	4b0f      	ldr	r3, [pc, #60]	; (8006a70 <pbuf_realloc+0xfc>)
 8006a32:	f240 12bd 	movw	r2, #445	; 0x1bd
 8006a36:	4912      	ldr	r1, [pc, #72]	; (8006a80 <pbuf_realloc+0x10c>)
 8006a38:	480f      	ldr	r0, [pc, #60]	; (8006a78 <pbuf_realloc+0x104>)
 8006a3a:	f003 fbb7 	bl	800a1ac <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	897a      	ldrh	r2, [r7, #10]
 8006a42:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	895a      	ldrh	r2, [r3, #10]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d004      	beq.n	8006a5e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f000 f911 	bl	8006c80 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	601a      	str	r2, [r3, #0]
 8006a64:	e000      	b.n	8006a68 <pbuf_realloc+0xf4>
    return;
 8006a66:	bf00      	nop

}
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	0800b660 	.word	0x0800b660
 8006a74:	0800b778 	.word	0x0800b778
 8006a78:	0800b6c0 	.word	0x0800b6c0
 8006a7c:	0800b790 	.word	0x0800b790
 8006a80:	0800b7a8 	.word	0x0800b7a8

08006a84 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d106      	bne.n	8006aa6 <pbuf_add_header_impl+0x22>
 8006a98:	4b2b      	ldr	r3, [pc, #172]	; (8006b48 <pbuf_add_header_impl+0xc4>)
 8006a9a:	f240 12df 	movw	r2, #479	; 0x1df
 8006a9e:	492b      	ldr	r1, [pc, #172]	; (8006b4c <pbuf_add_header_impl+0xc8>)
 8006aa0:	482b      	ldr	r0, [pc, #172]	; (8006b50 <pbuf_add_header_impl+0xcc>)
 8006aa2:	f003 fb83 	bl	800a1ac <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d003      	beq.n	8006ab4 <pbuf_add_header_impl+0x30>
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ab2:	d301      	bcc.n	8006ab8 <pbuf_add_header_impl+0x34>
    return 1;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e043      	b.n	8006b40 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <pbuf_add_header_impl+0x3e>
    return 0;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	e03e      	b.n	8006b40 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	891a      	ldrh	r2, [r3, #8]
 8006aca:	8a7b      	ldrh	r3, [r7, #18]
 8006acc:	4413      	add	r3, r2
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	8a7a      	ldrh	r2, [r7, #18]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d901      	bls.n	8006ada <pbuf_add_header_impl+0x56>
    return 1;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e032      	b.n	8006b40 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	7b1b      	ldrb	r3, [r3, #12]
 8006ade:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8006ae0:	8a3b      	ldrh	r3, [r7, #16]
 8006ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00c      	beq.n	8006b04 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	425b      	negs	r3, r3
 8006af2:	4413      	add	r3, r2
 8006af4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3310      	adds	r3, #16
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d20d      	bcs.n	8006b1c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e01d      	b.n	8006b40 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8006b04:	79fb      	ldrb	r3, [r7, #7]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d006      	beq.n	8006b18 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	685a      	ldr	r2, [r3, #4]
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	425b      	negs	r3, r3
 8006b12:	4413      	add	r3, r2
 8006b14:	617b      	str	r3, [r7, #20]
 8006b16:	e001      	b.n	8006b1c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e011      	b.n	8006b40 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	697a      	ldr	r2, [r7, #20]
 8006b20:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	895a      	ldrh	r2, [r3, #10]
 8006b26:	8a7b      	ldrh	r3, [r7, #18]
 8006b28:	4413      	add	r3, r2
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	891a      	ldrh	r2, [r3, #8]
 8006b34:	8a7b      	ldrh	r3, [r7, #18]
 8006b36:	4413      	add	r3, r2
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	811a      	strh	r2, [r3, #8]


  return 0;
 8006b3e:	2300      	movs	r3, #0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3718      	adds	r7, #24
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	0800b660 	.word	0x0800b660
 8006b4c:	0800b7c4 	.word	0x0800b7c4
 8006b50:	0800b6c0 	.word	0x0800b6c0

08006b54 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b082      	sub	sp, #8
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8006b5e:	2200      	movs	r2, #0
 8006b60:	6839      	ldr	r1, [r7, #0]
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f7ff ff8e 	bl	8006a84 <pbuf_add_header_impl>
 8006b68:	4603      	mov	r3, r0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3708      	adds	r7, #8
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
	...

08006b74 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d106      	bne.n	8006b92 <pbuf_remove_header+0x1e>
 8006b84:	4b20      	ldr	r3, [pc, #128]	; (8006c08 <pbuf_remove_header+0x94>)
 8006b86:	f240 224b 	movw	r2, #587	; 0x24b
 8006b8a:	4920      	ldr	r1, [pc, #128]	; (8006c0c <pbuf_remove_header+0x98>)
 8006b8c:	4820      	ldr	r0, [pc, #128]	; (8006c10 <pbuf_remove_header+0x9c>)
 8006b8e:	f003 fb0d 	bl	800a1ac <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d003      	beq.n	8006ba0 <pbuf_remove_header+0x2c>
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b9e:	d301      	bcc.n	8006ba4 <pbuf_remove_header+0x30>
    return 1;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e02c      	b.n	8006bfe <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d101      	bne.n	8006bae <pbuf_remove_header+0x3a>
    return 0;
 8006baa:	2300      	movs	r3, #0
 8006bac:	e027      	b.n	8006bfe <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	895b      	ldrh	r3, [r3, #10]
 8006bb6:	89fa      	ldrh	r2, [r7, #14]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d908      	bls.n	8006bce <pbuf_remove_header+0x5a>
 8006bbc:	4b12      	ldr	r3, [pc, #72]	; (8006c08 <pbuf_remove_header+0x94>)
 8006bbe:	f240 2255 	movw	r2, #597	; 0x255
 8006bc2:	4914      	ldr	r1, [pc, #80]	; (8006c14 <pbuf_remove_header+0xa0>)
 8006bc4:	4812      	ldr	r0, [pc, #72]	; (8006c10 <pbuf_remove_header+0x9c>)
 8006bc6:	f003 faf1 	bl	800a1ac <iprintf>
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e017      	b.n	8006bfe <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	441a      	add	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	895a      	ldrh	r2, [r3, #10]
 8006be4:	89fb      	ldrh	r3, [r7, #14]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	891a      	ldrh	r2, [r3, #8]
 8006bf2:	89fb      	ldrh	r3, [r7, #14]
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	b29a      	uxth	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	0800b660 	.word	0x0800b660
 8006c0c:	0800b7c4 	.word	0x0800b7c4
 8006c10:	0800b6c0 	.word	0x0800b6c0
 8006c14:	0800b7d0 	.word	0x0800b7d0

08006c18 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	460b      	mov	r3, r1
 8006c22:	807b      	strh	r3, [r7, #2]
 8006c24:	4613      	mov	r3, r2
 8006c26:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8006c28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	da08      	bge.n	8006c42 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8006c30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006c34:	425b      	negs	r3, r3
 8006c36:	4619      	mov	r1, r3
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7ff ff9b 	bl	8006b74 <pbuf_remove_header>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	e007      	b.n	8006c52 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8006c42:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006c46:	787a      	ldrb	r2, [r7, #1]
 8006c48:	4619      	mov	r1, r3
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f7ff ff1a 	bl	8006a84 <pbuf_add_header_impl>
 8006c50:	4603      	mov	r3, r0
  }
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3708      	adds	r7, #8
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b082      	sub	sp, #8
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
 8006c62:	460b      	mov	r3, r1
 8006c64:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8006c66:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f7ff ffd2 	bl	8006c18 <pbuf_header_impl>
 8006c74:	4603      	mov	r3, r0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3708      	adds	r7, #8
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
	...

08006c80 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b086      	sub	sp, #24
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d10b      	bne.n	8006ca6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d106      	bne.n	8006ca2 <pbuf_free+0x22>
 8006c94:	4b38      	ldr	r3, [pc, #224]	; (8006d78 <pbuf_free+0xf8>)
 8006c96:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8006c9a:	4938      	ldr	r1, [pc, #224]	; (8006d7c <pbuf_free+0xfc>)
 8006c9c:	4838      	ldr	r0, [pc, #224]	; (8006d80 <pbuf_free+0x100>)
 8006c9e:	f003 fa85 	bl	800a1ac <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	e063      	b.n	8006d6e <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8006caa:	e05c      	b.n	8006d66 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	7b9b      	ldrb	r3, [r3, #14]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d106      	bne.n	8006cc2 <pbuf_free+0x42>
 8006cb4:	4b30      	ldr	r3, [pc, #192]	; (8006d78 <pbuf_free+0xf8>)
 8006cb6:	f240 22f1 	movw	r2, #753	; 0x2f1
 8006cba:	4932      	ldr	r1, [pc, #200]	; (8006d84 <pbuf_free+0x104>)
 8006cbc:	4830      	ldr	r0, [pc, #192]	; (8006d80 <pbuf_free+0x100>)
 8006cbe:	f003 fa75 	bl	800a1ac <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	7b9b      	ldrb	r3, [r3, #14]
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	b2da      	uxtb	r2, r3
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	739a      	strb	r2, [r3, #14]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	7b9b      	ldrb	r3, [r3, #14]
 8006cd2:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8006cd4:	7dbb      	ldrb	r3, [r7, #22]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d143      	bne.n	8006d62 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	7b1b      	ldrb	r3, [r3, #12]
 8006ce4:	f003 030f 	and.w	r3, r3, #15
 8006ce8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	7b5b      	ldrb	r3, [r3, #13]
 8006cee:	f003 0302 	and.w	r3, r3, #2
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d011      	beq.n	8006d1a <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d106      	bne.n	8006d10 <pbuf_free+0x90>
 8006d02:	4b1d      	ldr	r3, [pc, #116]	; (8006d78 <pbuf_free+0xf8>)
 8006d04:	f240 22ff 	movw	r2, #767	; 0x2ff
 8006d08:	491f      	ldr	r1, [pc, #124]	; (8006d88 <pbuf_free+0x108>)
 8006d0a:	481d      	ldr	r0, [pc, #116]	; (8006d80 <pbuf_free+0x100>)
 8006d0c:	f003 fa4e 	bl	800a1ac <iprintf>
        pc->custom_free_function(p);
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	691b      	ldr	r3, [r3, #16]
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	4798      	blx	r3
 8006d18:	e01d      	b.n	8006d56 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8006d1a:	7bfb      	ldrb	r3, [r7, #15]
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d104      	bne.n	8006d2a <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 8006d20:	6879      	ldr	r1, [r7, #4]
 8006d22:	2006      	movs	r0, #6
 8006d24:	f7ff f9ee 	bl	8006104 <memp_free>
 8006d28:	e015      	b.n	8006d56 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8006d2a:	7bfb      	ldrb	r3, [r7, #15]
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d104      	bne.n	8006d3a <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 8006d30:	6879      	ldr	r1, [r7, #4]
 8006d32:	2005      	movs	r0, #5
 8006d34:	f7ff f9e6 	bl	8006104 <memp_free>
 8006d38:	e00d      	b.n	8006d56 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8006d3a:	7bfb      	ldrb	r3, [r7, #15]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d103      	bne.n	8006d48 <pbuf_free+0xc8>
          mem_free(p);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f7fe febf 	bl	8005ac4 <mem_free>
 8006d46:	e006      	b.n	8006d56 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8006d48:	4b0b      	ldr	r3, [pc, #44]	; (8006d78 <pbuf_free+0xf8>)
 8006d4a:	f240 320f 	movw	r2, #783	; 0x30f
 8006d4e:	490f      	ldr	r1, [pc, #60]	; (8006d8c <pbuf_free+0x10c>)
 8006d50:	480b      	ldr	r0, [pc, #44]	; (8006d80 <pbuf_free+0x100>)
 8006d52:	f003 fa2b 	bl	800a1ac <iprintf>
        }
      }
      count++;
 8006d56:	7dfb      	ldrb	r3, [r7, #23]
 8006d58:	3301      	adds	r3, #1
 8006d5a:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	607b      	str	r3, [r7, #4]
 8006d60:	e001      	b.n	8006d66 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8006d62:	2300      	movs	r3, #0
 8006d64:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d19f      	bne.n	8006cac <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8006d6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	0800b660 	.word	0x0800b660
 8006d7c:	0800b7c4 	.word	0x0800b7c4
 8006d80:	0800b6c0 	.word	0x0800b6c0
 8006d84:	0800b7f0 	.word	0x0800b7f0
 8006d88:	0800b808 	.word	0x0800b808
 8006d8c:	0800b82c 	.word	0x0800b82c

08006d90 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b085      	sub	sp, #20
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8006d9c:	e005      	b.n	8006daa <pbuf_clen+0x1a>
    ++len;
 8006d9e:	89fb      	ldrh	r3, [r7, #14]
 8006da0:	3301      	adds	r3, #1
 8006da2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1f6      	bne.n	8006d9e <pbuf_clen+0xe>
  }
  return len;
 8006db0:	89fb      	ldrh	r3, [r7, #14]
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3714      	adds	r7, #20
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr
	...

08006dc0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d010      	beq.n	8006df0 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	7b9b      	ldrb	r3, [r3, #14]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	7b9b      	ldrb	r3, [r3, #14]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d106      	bne.n	8006df0 <pbuf_ref+0x30>
 8006de2:	4b05      	ldr	r3, [pc, #20]	; (8006df8 <pbuf_ref+0x38>)
 8006de4:	f240 3242 	movw	r2, #834	; 0x342
 8006de8:	4904      	ldr	r1, [pc, #16]	; (8006dfc <pbuf_ref+0x3c>)
 8006dea:	4805      	ldr	r0, [pc, #20]	; (8006e00 <pbuf_ref+0x40>)
 8006dec:	f003 f9de 	bl	800a1ac <iprintf>
  }
}
 8006df0:	bf00      	nop
 8006df2:	3708      	adds	r7, #8
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	0800b660 	.word	0x0800b660
 8006dfc:	0800b840 	.word	0x0800b840
 8006e00:	0800b6c0 	.word	0x0800b6c0

08006e04 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d002      	beq.n	8006e1a <pbuf_cat+0x16>
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d107      	bne.n	8006e2a <pbuf_cat+0x26>
 8006e1a:	4b20      	ldr	r3, [pc, #128]	; (8006e9c <pbuf_cat+0x98>)
 8006e1c:	f240 3259 	movw	r2, #857	; 0x359
 8006e20:	491f      	ldr	r1, [pc, #124]	; (8006ea0 <pbuf_cat+0x9c>)
 8006e22:	4820      	ldr	r0, [pc, #128]	; (8006ea4 <pbuf_cat+0xa0>)
 8006e24:	f003 f9c2 	bl	800a1ac <iprintf>
 8006e28:	e034      	b.n	8006e94 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	60fb      	str	r3, [r7, #12]
 8006e2e:	e00a      	b.n	8006e46 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	891a      	ldrh	r2, [r3, #8]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	891b      	ldrh	r3, [r3, #8]
 8006e38:	4413      	add	r3, r2
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	60fb      	str	r3, [r7, #12]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1f0      	bne.n	8006e30 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	891a      	ldrh	r2, [r3, #8]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	895b      	ldrh	r3, [r3, #10]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d006      	beq.n	8006e68 <pbuf_cat+0x64>
 8006e5a:	4b10      	ldr	r3, [pc, #64]	; (8006e9c <pbuf_cat+0x98>)
 8006e5c:	f240 3262 	movw	r2, #866	; 0x362
 8006e60:	4911      	ldr	r1, [pc, #68]	; (8006ea8 <pbuf_cat+0xa4>)
 8006e62:	4810      	ldr	r0, [pc, #64]	; (8006ea4 <pbuf_cat+0xa0>)
 8006e64:	f003 f9a2 	bl	800a1ac <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d006      	beq.n	8006e7e <pbuf_cat+0x7a>
 8006e70:	4b0a      	ldr	r3, [pc, #40]	; (8006e9c <pbuf_cat+0x98>)
 8006e72:	f240 3263 	movw	r2, #867	; 0x363
 8006e76:	490d      	ldr	r1, [pc, #52]	; (8006eac <pbuf_cat+0xa8>)
 8006e78:	480a      	ldr	r0, [pc, #40]	; (8006ea4 <pbuf_cat+0xa0>)
 8006e7a:	f003 f997 	bl	800a1ac <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	891a      	ldrh	r2, [r3, #8]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	891b      	ldrh	r3, [r3, #8]
 8006e86:	4413      	add	r3, r2
 8006e88:	b29a      	uxth	r2, r3
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8006e94:	3710      	adds	r7, #16
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	bf00      	nop
 8006e9c:	0800b660 	.word	0x0800b660
 8006ea0:	0800b854 	.word	0x0800b854
 8006ea4:	0800b6c0 	.word	0x0800b6c0
 8006ea8:	0800b88c 	.word	0x0800b88c
 8006eac:	0800b8bc 	.word	0x0800b8bc

08006eb0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	617b      	str	r3, [r7, #20]
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d008      	beq.n	8006eda <pbuf_copy+0x2a>
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d005      	beq.n	8006eda <pbuf_copy+0x2a>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	891a      	ldrh	r2, [r3, #8]
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	891b      	ldrh	r3, [r3, #8]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d209      	bcs.n	8006eee <pbuf_copy+0x3e>
 8006eda:	4b57      	ldr	r3, [pc, #348]	; (8007038 <pbuf_copy+0x188>)
 8006edc:	f240 32c9 	movw	r2, #969	; 0x3c9
 8006ee0:	4956      	ldr	r1, [pc, #344]	; (800703c <pbuf_copy+0x18c>)
 8006ee2:	4857      	ldr	r0, [pc, #348]	; (8007040 <pbuf_copy+0x190>)
 8006ee4:	f003 f962 	bl	800a1ac <iprintf>
 8006ee8:	f06f 030f 	mvn.w	r3, #15
 8006eec:	e09f      	b.n	800702e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	895b      	ldrh	r3, [r3, #10]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	1ad2      	subs	r2, r2, r3
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	895b      	ldrh	r3, [r3, #10]
 8006efc:	4619      	mov	r1, r3
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	1acb      	subs	r3, r1, r3
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d306      	bcc.n	8006f14 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	895b      	ldrh	r3, [r3, #10]
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	1ad3      	subs	r3, r2, r3
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	e005      	b.n	8006f20 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	895b      	ldrh	r3, [r3, #10]
 8006f18:	461a      	mov	r2, r3
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685a      	ldr	r2, [r3, #4]
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	18d0      	adds	r0, r2, r3
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	4413      	add	r3, r2
 8006f30:	68fa      	ldr	r2, [r7, #12]
 8006f32:	4619      	mov	r1, r3
 8006f34:	f003 f87a 	bl	800a02c <memcpy>
    offset_to += len;
 8006f38:	697a      	ldr	r2, [r7, #20]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8006f40:	693a      	ldr	r2, [r7, #16]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	4413      	add	r3, r2
 8006f46:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	895b      	ldrh	r3, [r3, #10]
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d906      	bls.n	8006f62 <pbuf_copy+0xb2>
 8006f54:	4b38      	ldr	r3, [pc, #224]	; (8007038 <pbuf_copy+0x188>)
 8006f56:	f240 32d9 	movw	r2, #985	; 0x3d9
 8006f5a:	493a      	ldr	r1, [pc, #232]	; (8007044 <pbuf_copy+0x194>)
 8006f5c:	4838      	ldr	r0, [pc, #224]	; (8007040 <pbuf_copy+0x190>)
 8006f5e:	f003 f925 	bl	800a1ac <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	895b      	ldrh	r3, [r3, #10]
 8006f66:	461a      	mov	r2, r3
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d906      	bls.n	8006f7c <pbuf_copy+0xcc>
 8006f6e:	4b32      	ldr	r3, [pc, #200]	; (8007038 <pbuf_copy+0x188>)
 8006f70:	f240 32da 	movw	r2, #986	; 0x3da
 8006f74:	4934      	ldr	r1, [pc, #208]	; (8007048 <pbuf_copy+0x198>)
 8006f76:	4832      	ldr	r0, [pc, #200]	; (8007040 <pbuf_copy+0x190>)
 8006f78:	f003 f918 	bl	800a1ac <iprintf>
    if (offset_from >= p_from->len) {
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	895b      	ldrh	r3, [r3, #10]
 8006f80:	461a      	mov	r2, r3
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d304      	bcc.n	8006f92 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	895b      	ldrh	r3, [r3, #10]
 8006f96:	461a      	mov	r2, r3
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d114      	bne.n	8006fc8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10c      	bne.n	8006fc8 <pbuf_copy+0x118>
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d009      	beq.n	8006fc8 <pbuf_copy+0x118>
 8006fb4:	4b20      	ldr	r3, [pc, #128]	; (8007038 <pbuf_copy+0x188>)
 8006fb6:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8006fba:	4924      	ldr	r1, [pc, #144]	; (800704c <pbuf_copy+0x19c>)
 8006fbc:	4820      	ldr	r0, [pc, #128]	; (8007040 <pbuf_copy+0x190>)
 8006fbe:	f003 f8f5 	bl	800a1ac <iprintf>
 8006fc2:	f06f 030f 	mvn.w	r3, #15
 8006fc6:	e032      	b.n	800702e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d013      	beq.n	8006ff6 <pbuf_copy+0x146>
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	895a      	ldrh	r2, [r3, #10]
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	891b      	ldrh	r3, [r3, #8]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d10d      	bne.n	8006ff6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d009      	beq.n	8006ff6 <pbuf_copy+0x146>
 8006fe2:	4b15      	ldr	r3, [pc, #84]	; (8007038 <pbuf_copy+0x188>)
 8006fe4:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8006fe8:	4919      	ldr	r1, [pc, #100]	; (8007050 <pbuf_copy+0x1a0>)
 8006fea:	4815      	ldr	r0, [pc, #84]	; (8007040 <pbuf_copy+0x190>)
 8006fec:	f003 f8de 	bl	800a1ac <iprintf>
 8006ff0:	f06f 0305 	mvn.w	r3, #5
 8006ff4:	e01b      	b.n	800702e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d013      	beq.n	8007024 <pbuf_copy+0x174>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	895a      	ldrh	r2, [r3, #10]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	891b      	ldrh	r3, [r3, #8]
 8007004:	429a      	cmp	r2, r3
 8007006:	d10d      	bne.n	8007024 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d009      	beq.n	8007024 <pbuf_copy+0x174>
 8007010:	4b09      	ldr	r3, [pc, #36]	; (8007038 <pbuf_copy+0x188>)
 8007012:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8007016:	490e      	ldr	r1, [pc, #56]	; (8007050 <pbuf_copy+0x1a0>)
 8007018:	4809      	ldr	r0, [pc, #36]	; (8007040 <pbuf_copy+0x190>)
 800701a:	f003 f8c7 	bl	800a1ac <iprintf>
 800701e:	f06f 0305 	mvn.w	r3, #5
 8007022:	e004      	b.n	800702e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	f47f af61 	bne.w	8006eee <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3718      	adds	r7, #24
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	0800b660 	.word	0x0800b660
 800703c:	0800b908 	.word	0x0800b908
 8007040:	0800b6c0 	.word	0x0800b6c0
 8007044:	0800b938 	.word	0x0800b938
 8007048:	0800b950 	.word	0x0800b950
 800704c:	0800b96c 	.word	0x0800b96c
 8007050:	0800b97c 	.word	0x0800b97c

08007054 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	4603      	mov	r3, r0
 800705c:	603a      	str	r2, [r7, #0]
 800705e:	71fb      	strb	r3, [r7, #7]
 8007060:	460b      	mov	r3, r1
 8007062:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	8919      	ldrh	r1, [r3, #8]
 8007068:	88ba      	ldrh	r2, [r7, #4]
 800706a:	79fb      	ldrb	r3, [r7, #7]
 800706c:	4618      	mov	r0, r3
 800706e:	f7ff fb25 	bl	80066bc <pbuf_alloc>
 8007072:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d101      	bne.n	800707e <pbuf_clone+0x2a>
    return NULL;
 800707a:	2300      	movs	r3, #0
 800707c:	e011      	b.n	80070a2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800707e:	6839      	ldr	r1, [r7, #0]
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f7ff ff15 	bl	8006eb0 <pbuf_copy>
 8007086:	4603      	mov	r3, r0
 8007088:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800708a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d006      	beq.n	80070a0 <pbuf_clone+0x4c>
 8007092:	4b06      	ldr	r3, [pc, #24]	; (80070ac <pbuf_clone+0x58>)
 8007094:	f240 5224 	movw	r2, #1316	; 0x524
 8007098:	4905      	ldr	r1, [pc, #20]	; (80070b0 <pbuf_clone+0x5c>)
 800709a:	4806      	ldr	r0, [pc, #24]	; (80070b4 <pbuf_clone+0x60>)
 800709c:	f003 f886 	bl	800a1ac <iprintf>
  return q;
 80070a0:	68fb      	ldr	r3, [r7, #12]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	0800b660 	.word	0x0800b660
 80070b0:	0800bad4 	.word	0x0800bad4
 80070b4:	0800b6c0 	.word	0x0800b6c0

080070b8 <raw_input_local_match>:
/** The list of RAW PCBs */
static struct raw_pcb *raw_pcbs;

static u8_t
raw_input_local_match(struct raw_pcb *pcb, u8_t broadcast)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	460b      	mov	r3, r1
 80070c2:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	7a1b      	ldrb	r3, [r3, #8]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00b      	beq.n	80070e4 <raw_input_local_match+0x2c>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	7a1a      	ldrb	r2, [r3, #8]
 80070d0:	4b15      	ldr	r3, [pc, #84]	; (8007128 <raw_input_local_match+0x70>)
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80070d8:	3301      	adds	r3, #1
 80070da:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80070dc:	429a      	cmp	r2, r3
 80070de:	d001      	beq.n	80070e4 <raw_input_local_match+0x2c>
    return 0;
 80070e0:	2300      	movs	r3, #0
 80070e2:	e01b      	b.n	800711c <raw_input_local_match+0x64>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: receive all broadcasts
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80070e4:	78fb      	ldrb	r3, [r7, #3]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d008      	beq.n	80070fc <raw_input_local_match+0x44>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d003      	beq.n	80070f8 <raw_input_local_match+0x40>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d110      	bne.n	800711a <raw_input_local_match+0x62>
          return 1;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e00f      	b.n	800711c <raw_input_local_match+0x64>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: catch all or exact match */
      if (ip_addr_isany(&pcb->local_ip) ||
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d009      	beq.n	8007116 <raw_input_local_match+0x5e>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d005      	beq.n	8007116 <raw_input_local_match+0x5e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	4b06      	ldr	r3, [pc, #24]	; (8007128 <raw_input_local_match+0x70>)
 8007110:	695b      	ldr	r3, [r3, #20]
      if (ip_addr_isany(&pcb->local_ip) ||
 8007112:	429a      	cmp	r2, r3
 8007114:	d101      	bne.n	800711a <raw_input_local_match+0x62>
        return 1;
 8007116:	2301      	movs	r3, #1
 8007118:	e000      	b.n	800711c <raw_input_local_match+0x64>
      }
  }

  return 0;
 800711a:	2300      	movs	r3, #0
}
 800711c:	4618      	mov	r0, r3
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr
 8007128:	2000368c 	.word	0x2000368c

0800712c <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 800712c:	b590      	push	{r4, r7, lr}
 800712e:	b089      	sub	sp, #36	; 0x24
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
 8007136:	2300      	movs	r3, #0
 8007138:	75fb      	strb	r3, [r7, #23]
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800713a:	4b37      	ldr	r3, [pc, #220]	; (8007218 <raw_input+0xec>)
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	4a36      	ldr	r2, [pc, #216]	; (8007218 <raw_input+0xec>)
 8007140:	6812      	ldr	r2, [r2, #0]
 8007142:	4611      	mov	r1, r2
 8007144:	4618      	mov	r0, r3
 8007146:	f001 ffe7 	bl	8009118 <ip4_addr_isbroadcast_u32>
 800714a:	4603      	mov	r3, r0
 800714c:	75bb      	strb	r3, [r7, #22]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	7a5b      	ldrb	r3, [r3, #9]
 8007154:	82bb      	strh	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
 8007156:	2300      	movs	r3, #0
 8007158:	61bb      	str	r3, [r7, #24]
  pcb = raw_pcbs;
 800715a:	4b30      	ldr	r3, [pc, #192]	; (800721c <raw_input+0xf0>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	61fb      	str	r3, [r7, #28]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 8007160:	e052      	b.n	8007208 <raw_input+0xdc>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	7c1b      	ldrb	r3, [r3, #16]
 8007166:	461a      	mov	r2, r3
 8007168:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800716c:	429a      	cmp	r2, r3
 800716e:	d146      	bne.n	80071fe <raw_input+0xd2>
 8007170:	7dbb      	ldrb	r3, [r7, #22]
 8007172:	4619      	mov	r1, r3
 8007174:	69f8      	ldr	r0, [r7, #28]
 8007176:	f7ff ff9f 	bl	80070b8 <raw_input_local_match>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d03e      	beq.n	80071fe <raw_input+0xd2>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	7c5b      	ldrb	r3, [r3, #17]
 8007184:	f003 0301 	and.w	r3, r3, #1
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8007188:	2b00      	cmp	r3, #0
 800718a:	d005      	beq.n	8007198 <raw_input+0x6c>
         ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	4b21      	ldr	r3, [pc, #132]	; (8007218 <raw_input+0xec>)
 8007192:	691b      	ldr	r3, [r3, #16]
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8007194:	429a      	cmp	r2, r3
 8007196:	d132      	bne.n	80071fe <raw_input+0xd2>
      /* receive callback function available? */
      if (pcb->recv != NULL) {
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d02e      	beq.n	80071fe <raw_input+0xd2>
        u8_t eaten;
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	613b      	str	r3, [r7, #16]
#endif
        ret = RAW_INPUT_DELIVERED;
 80071a6:	2302      	movs	r3, #2
 80071a8:	75fb      	strb	r3, [r7, #23]
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	695c      	ldr	r4, [r3, #20]
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	6998      	ldr	r0, [r3, #24]
 80071b2:	4b1b      	ldr	r3, [pc, #108]	; (8007220 <raw_input+0xf4>)
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	69f9      	ldr	r1, [r7, #28]
 80071b8:	47a0      	blx	r4
 80071ba:	4603      	mov	r3, r0
 80071bc:	73fb      	strb	r3, [r7, #15]
        if (eaten != 0) {
 80071be:	7bfb      	ldrb	r3, [r7, #15]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d011      	beq.n	80071e8 <raw_input+0xbc>
          /* receive function ate the packet */
          p = NULL;
 80071c4:	2300      	movs	r3, #0
 80071c6:	607b      	str	r3, [r7, #4]
          if (prev != NULL) {
 80071c8:	69bb      	ldr	r3, [r7, #24]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <raw_input+0xb8>
            /* move the pcb to the front of raw_pcbs so that is
               found faster next time */
            prev->next = pcb->next;
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	68da      	ldr	r2, [r3, #12]
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	60da      	str	r2, [r3, #12]
            pcb->next = raw_pcbs;
 80071d6:	4b11      	ldr	r3, [pc, #68]	; (800721c <raw_input+0xf0>)
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	69fb      	ldr	r3, [r7, #28]
 80071dc:	60da      	str	r2, [r3, #12]
            raw_pcbs = pcb;
 80071de:	4a0f      	ldr	r2, [pc, #60]	; (800721c <raw_input+0xf0>)
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	6013      	str	r3, [r2, #0]
          }
          return RAW_INPUT_EATEN;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e013      	b.n	8007210 <raw_input+0xe4>
        } else {
          /* sanity-check that the receive callback did not alter the pbuf */
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	693a      	ldr	r2, [r7, #16]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d005      	beq.n	80071fe <raw_input+0xd2>
 80071f2:	4b0c      	ldr	r3, [pc, #48]	; (8007224 <raw_input+0xf8>)
 80071f4:	22c0      	movs	r2, #192	; 0xc0
 80071f6:	490c      	ldr	r1, [pc, #48]	; (8007228 <raw_input+0xfc>)
 80071f8:	480c      	ldr	r0, [pc, #48]	; (800722c <raw_input+0x100>)
 80071fa:	f002 ffd7 	bl	800a1ac <iprintf>
        }
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
 80071fe:	69fb      	ldr	r3, [r7, #28]
 8007200:	61bb      	str	r3, [r7, #24]
    pcb = pcb->next;
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	61fb      	str	r3, [r7, #28]
  while (pcb != NULL) {
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1a9      	bne.n	8007162 <raw_input+0x36>
  }
  return ret;
 800720e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007210:	4618      	mov	r0, r3
 8007212:	3724      	adds	r7, #36	; 0x24
 8007214:	46bd      	mov	sp, r7
 8007216:	bd90      	pop	{r4, r7, pc}
 8007218:	2000368c 	.word	0x2000368c
 800721c:	200000cc 	.word	0x200000cc
 8007220:	2000369c 	.word	0x2000369c
 8007224:	0800bae8 	.word	0x0800bae8
 8007228:	0800bb18 	.word	0x0800bb18
 800722c:	0800bb64 	.word	0x0800bb64

08007230 <raw_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d01e      	beq.n	800727e <raw_netif_ip_addr_changed+0x4e>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d01a      	beq.n	800727e <raw_netif_ip_addr_changed+0x4e>
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d017      	beq.n	800727e <raw_netif_ip_addr_changed+0x4e>
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d013      	beq.n	800727e <raw_netif_ip_addr_changed+0x4e>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8007256:	4b0d      	ldr	r3, [pc, #52]	; (800728c <raw_netif_ip_addr_changed+0x5c>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	60fb      	str	r3, [r7, #12]
 800725c:	e00c      	b.n	8007278 <raw_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	429a      	cmp	r2, r3
 8007268:	d103      	bne.n	8007272 <raw_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	60fb      	str	r3, [r7, #12]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d1ef      	bne.n	800725e <raw_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800727e:	bf00      	nop
 8007280:	3714      	adds	r7, #20
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	200000cc 	.word	0x200000cc

08007290 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800729c:	2004      	movs	r0, #4
 800729e:	f7fe fee5 	bl	800606c <memp_malloc>
 80072a2:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d109      	bne.n	80072be <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d151      	bne.n	8007354 <sys_timeout_abs+0xc4>
 80072b0:	4b2a      	ldr	r3, [pc, #168]	; (800735c <sys_timeout_abs+0xcc>)
 80072b2:	22be      	movs	r2, #190	; 0xbe
 80072b4:	492a      	ldr	r1, [pc, #168]	; (8007360 <sys_timeout_abs+0xd0>)
 80072b6:	482b      	ldr	r0, [pc, #172]	; (8007364 <sys_timeout_abs+0xd4>)
 80072b8:	f002 ff78 	bl	800a1ac <iprintf>
    return;
 80072bc:	e04a      	b.n	8007354 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	2200      	movs	r2, #0
 80072c2:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	68ba      	ldr	r2, [r7, #8]
 80072c8:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80072d6:	4b24      	ldr	r3, [pc, #144]	; (8007368 <sys_timeout_abs+0xd8>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d103      	bne.n	80072e6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80072de:	4a22      	ldr	r2, [pc, #136]	; (8007368 <sys_timeout_abs+0xd8>)
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	6013      	str	r3, [r2, #0]
    return;
 80072e4:	e037      	b.n	8007356 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	685a      	ldr	r2, [r3, #4]
 80072ea:	4b1f      	ldr	r3, [pc, #124]	; (8007368 <sys_timeout_abs+0xd8>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	0fdb      	lsrs	r3, r3, #31
 80072f4:	f003 0301 	and.w	r3, r3, #1
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d007      	beq.n	800730e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80072fe:	4b1a      	ldr	r3, [pc, #104]	; (8007368 <sys_timeout_abs+0xd8>)
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8007306:	4a18      	ldr	r2, [pc, #96]	; (8007368 <sys_timeout_abs+0xd8>)
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	e023      	b.n	8007356 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800730e:	4b16      	ldr	r3, [pc, #88]	; (8007368 <sys_timeout_abs+0xd8>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	617b      	str	r3, [r7, #20]
 8007314:	e01a      	b.n	800734c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00b      	beq.n	8007336 <sys_timeout_abs+0xa6>
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	685a      	ldr	r2, [r3, #4]
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	0fdb      	lsrs	r3, r3, #31
 800732c:	f003 0301 	and.w	r3, r3, #1
 8007330:	b2db      	uxtb	r3, r3
 8007332:	2b00      	cmp	r3, #0
 8007334:	d007      	beq.n	8007346 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	693a      	ldr	r2, [r7, #16]
 8007342:	601a      	str	r2, [r3, #0]
        break;
 8007344:	e007      	b.n	8007356 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	617b      	str	r3, [r7, #20]
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1e1      	bne.n	8007316 <sys_timeout_abs+0x86>
 8007352:	e000      	b.n	8007356 <sys_timeout_abs+0xc6>
    return;
 8007354:	bf00      	nop
      }
    }
  }
}
 8007356:	3718      	adds	r7, #24
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}
 800735c:	0800bbb4 	.word	0x0800bbb4
 8007360:	0800bbe8 	.word	0x0800bbe8
 8007364:	0800bc28 	.word	0x0800bc28
 8007368:	200000d0 	.word	0x200000d0

0800736c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	4798      	blx	r3

  now = sys_now();
 800737e:	f7fe f9ad 	bl	80056dc <sys_now>
 8007382:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	4b0f      	ldr	r3, [pc, #60]	; (80073c8 <lwip_cyclic_timer+0x5c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4413      	add	r3, r2
 800738e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	0fdb      	lsrs	r3, r3, #31
 8007398:	f003 0301 	and.w	r3, r3, #1
 800739c:	b2db      	uxtb	r3, r3
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d009      	beq.n	80073b6 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	4413      	add	r3, r2
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	4907      	ldr	r1, [pc, #28]	; (80073cc <lwip_cyclic_timer+0x60>)
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7ff ff6e 	bl	8007290 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80073b4:	e004      	b.n	80073c0 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	4904      	ldr	r1, [pc, #16]	; (80073cc <lwip_cyclic_timer+0x60>)
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f7ff ff68 	bl	8007290 <sys_timeout_abs>
}
 80073c0:	bf00      	nop
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	200000d4 	.word	0x200000d4
 80073cc:	0800736d 	.word	0x0800736d

080073d0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80073d6:	2300      	movs	r3, #0
 80073d8:	607b      	str	r3, [r7, #4]
 80073da:	e00e      	b.n	80073fa <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80073dc:	4a0b      	ldr	r2, [pc, #44]	; (800740c <sys_timeouts_init+0x3c>)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	00db      	lsls	r3, r3, #3
 80073e8:	4a08      	ldr	r2, [pc, #32]	; (800740c <sys_timeouts_init+0x3c>)
 80073ea:	4413      	add	r3, r2
 80073ec:	461a      	mov	r2, r3
 80073ee:	4908      	ldr	r1, [pc, #32]	; (8007410 <sys_timeouts_init+0x40>)
 80073f0:	f000 f810 	bl	8007414 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	3301      	adds	r3, #1
 80073f8:	607b      	str	r3, [r7, #4]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d9ed      	bls.n	80073dc <sys_timeouts_init+0xc>
  }
}
 8007400:	bf00      	nop
 8007402:	bf00      	nop
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	0800c74c 	.word	0x0800c74c
 8007410:	0800736d 	.word	0x0800736d

08007414 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007426:	d306      	bcc.n	8007436 <sys_timeout+0x22>
 8007428:	4b0a      	ldr	r3, [pc, #40]	; (8007454 <sys_timeout+0x40>)
 800742a:	f240 1229 	movw	r2, #297	; 0x129
 800742e:	490a      	ldr	r1, [pc, #40]	; (8007458 <sys_timeout+0x44>)
 8007430:	480a      	ldr	r0, [pc, #40]	; (800745c <sys_timeout+0x48>)
 8007432:	f002 febb 	bl	800a1ac <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8007436:	f7fe f951 	bl	80056dc <sys_now>
 800743a:	4602      	mov	r2, r0
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	4413      	add	r3, r2
 8007440:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	68b9      	ldr	r1, [r7, #8]
 8007446:	6978      	ldr	r0, [r7, #20]
 8007448:	f7ff ff22 	bl	8007290 <sys_timeout_abs>
#endif
}
 800744c:	bf00      	nop
 800744e:	3718      	adds	r7, #24
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}
 8007454:	0800bbb4 	.word	0x0800bbb4
 8007458:	0800bc50 	.word	0x0800bc50
 800745c:	0800bc28 	.word	0x0800bc28

08007460 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8007466:	f7fe f939 	bl	80056dc <sys_now>
 800746a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 800746c:	4b17      	ldr	r3, [pc, #92]	; (80074cc <sys_check_timeouts+0x6c>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d022      	beq.n	80074be <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	1ad3      	subs	r3, r2, r3
 8007480:	0fdb      	lsrs	r3, r3, #31
 8007482:	f003 0301 	and.w	r3, r3, #1
 8007486:	b2db      	uxtb	r3, r3
 8007488:	2b00      	cmp	r3, #0
 800748a:	d11a      	bne.n	80074c2 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a0e      	ldr	r2, [pc, #56]	; (80074cc <sys_check_timeouts+0x6c>)
 8007492:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	4a0a      	ldr	r2, [pc, #40]	; (80074d0 <sys_check_timeouts+0x70>)
 80074a6:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80074a8:	68b9      	ldr	r1, [r7, #8]
 80074aa:	2004      	movs	r0, #4
 80074ac:	f7fe fe2a 	bl	8006104 <memp_free>
    if (handler != NULL) {
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d0da      	beq.n	800746c <sys_check_timeouts+0xc>
      handler(arg);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6838      	ldr	r0, [r7, #0]
 80074ba:	4798      	blx	r3
  do {
 80074bc:	e7d6      	b.n	800746c <sys_check_timeouts+0xc>
      return;
 80074be:	bf00      	nop
 80074c0:	e000      	b.n	80074c4 <sys_check_timeouts+0x64>
      return;
 80074c2:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80074c4:	3710      	adds	r7, #16
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	200000d0 	.word	0x200000d0
 80074d0:	200000d4 	.word	0x200000d4

080074d4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80074d8:	f002 fe80 	bl	800a1dc <rand>
 80074dc:	4603      	mov	r3, r0
 80074de:	b29b      	uxth	r3, r3
 80074e0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80074ea:	b29a      	uxth	r2, r3
 80074ec:	4b01      	ldr	r3, [pc, #4]	; (80074f4 <udp_init+0x20>)
 80074ee:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80074f0:	bf00      	nop
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	2000000e 	.word	0x2000000e

080074f8 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80074fe:	2300      	movs	r3, #0
 8007500:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8007502:	4b17      	ldr	r3, [pc, #92]	; (8007560 <udp_new_port+0x68>)
 8007504:	881b      	ldrh	r3, [r3, #0]
 8007506:	1c5a      	adds	r2, r3, #1
 8007508:	b291      	uxth	r1, r2
 800750a:	4a15      	ldr	r2, [pc, #84]	; (8007560 <udp_new_port+0x68>)
 800750c:	8011      	strh	r1, [r2, #0]
 800750e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007512:	4293      	cmp	r3, r2
 8007514:	d103      	bne.n	800751e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8007516:	4b12      	ldr	r3, [pc, #72]	; (8007560 <udp_new_port+0x68>)
 8007518:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800751c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800751e:	4b11      	ldr	r3, [pc, #68]	; (8007564 <udp_new_port+0x6c>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	603b      	str	r3, [r7, #0]
 8007524:	e011      	b.n	800754a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	8a5a      	ldrh	r2, [r3, #18]
 800752a:	4b0d      	ldr	r3, [pc, #52]	; (8007560 <udp_new_port+0x68>)
 800752c:	881b      	ldrh	r3, [r3, #0]
 800752e:	429a      	cmp	r2, r3
 8007530:	d108      	bne.n	8007544 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8007532:	88fb      	ldrh	r3, [r7, #6]
 8007534:	3301      	adds	r3, #1
 8007536:	80fb      	strh	r3, [r7, #6]
 8007538:	88fb      	ldrh	r3, [r7, #6]
 800753a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800753e:	d3e0      	bcc.n	8007502 <udp_new_port+0xa>
        return 0;
 8007540:	2300      	movs	r3, #0
 8007542:	e007      	b.n	8007554 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	603b      	str	r3, [r7, #0]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1ea      	bne.n	8007526 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8007550:	4b03      	ldr	r3, [pc, #12]	; (8007560 <udp_new_port+0x68>)
 8007552:	881b      	ldrh	r3, [r3, #0]
}
 8007554:	4618      	mov	r0, r3
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr
 8007560:	2000000e 	.word	0x2000000e
 8007564:	200066f4 	.word	0x200066f4

08007568 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	4613      	mov	r3, r2
 8007574:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d105      	bne.n	8007588 <udp_input_local_match+0x20>
 800757c:	4b27      	ldr	r3, [pc, #156]	; (800761c <udp_input_local_match+0xb4>)
 800757e:	2287      	movs	r2, #135	; 0x87
 8007580:	4927      	ldr	r1, [pc, #156]	; (8007620 <udp_input_local_match+0xb8>)
 8007582:	4828      	ldr	r0, [pc, #160]	; (8007624 <udp_input_local_match+0xbc>)
 8007584:	f002 fe12 	bl	800a1ac <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d105      	bne.n	800759a <udp_input_local_match+0x32>
 800758e:	4b23      	ldr	r3, [pc, #140]	; (800761c <udp_input_local_match+0xb4>)
 8007590:	2288      	movs	r2, #136	; 0x88
 8007592:	4925      	ldr	r1, [pc, #148]	; (8007628 <udp_input_local_match+0xc0>)
 8007594:	4823      	ldr	r0, [pc, #140]	; (8007624 <udp_input_local_match+0xbc>)
 8007596:	f002 fe09 	bl	800a1ac <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	7a1b      	ldrb	r3, [r3, #8]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00b      	beq.n	80075ba <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	7a1a      	ldrb	r2, [r3, #8]
 80075a6:	4b21      	ldr	r3, [pc, #132]	; (800762c <udp_input_local_match+0xc4>)
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80075ae:	3301      	adds	r3, #1
 80075b0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d001      	beq.n	80075ba <udp_input_local_match+0x52>
    return 0;
 80075b6:	2300      	movs	r3, #0
 80075b8:	e02b      	b.n	8007612 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80075ba:	79fb      	ldrb	r3, [r7, #7]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d018      	beq.n	80075f2 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d013      	beq.n	80075ee <udp_input_local_match+0x86>
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00f      	beq.n	80075ee <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80075ce:	4b17      	ldr	r3, [pc, #92]	; (800762c <udp_input_local_match+0xc4>)
 80075d0:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80075d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d6:	d00a      	beq.n	80075ee <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	4b13      	ldr	r3, [pc, #76]	; (800762c <udp_input_local_match+0xc4>)
 80075de:	695b      	ldr	r3, [r3, #20]
 80075e0:	405a      	eors	r2, r3
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	3308      	adds	r3, #8
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d110      	bne.n	8007610 <udp_input_local_match+0xa8>
          return 1;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e00f      	b.n	8007612 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d009      	beq.n	800760c <udp_input_local_match+0xa4>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d005      	beq.n	800760c <udp_input_local_match+0xa4>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	4b09      	ldr	r3, [pc, #36]	; (800762c <udp_input_local_match+0xc4>)
 8007606:	695b      	ldr	r3, [r3, #20]
 8007608:	429a      	cmp	r2, r3
 800760a:	d101      	bne.n	8007610 <udp_input_local_match+0xa8>
        return 1;
 800760c:	2301      	movs	r3, #1
 800760e:	e000      	b.n	8007612 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3710      	adds	r7, #16
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	0800bc9c 	.word	0x0800bc9c
 8007620:	0800bccc 	.word	0x0800bccc
 8007624:	0800bcf0 	.word	0x0800bcf0
 8007628:	0800bd18 	.word	0x0800bd18
 800762c:	2000368c 	.word	0x2000368c

08007630 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8007630:	b590      	push	{r4, r7, lr}
 8007632:	b08d      	sub	sp, #52	; 0x34
 8007634:	af02      	add	r7, sp, #8
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800763a:	2300      	movs	r3, #0
 800763c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d105      	bne.n	8007650 <udp_input+0x20>
 8007644:	4b7c      	ldr	r3, [pc, #496]	; (8007838 <udp_input+0x208>)
 8007646:	22cf      	movs	r2, #207	; 0xcf
 8007648:	497c      	ldr	r1, [pc, #496]	; (800783c <udp_input+0x20c>)
 800764a:	487d      	ldr	r0, [pc, #500]	; (8007840 <udp_input+0x210>)
 800764c:	f002 fdae 	bl	800a1ac <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d105      	bne.n	8007662 <udp_input+0x32>
 8007656:	4b78      	ldr	r3, [pc, #480]	; (8007838 <udp_input+0x208>)
 8007658:	22d0      	movs	r2, #208	; 0xd0
 800765a:	497a      	ldr	r1, [pc, #488]	; (8007844 <udp_input+0x214>)
 800765c:	4878      	ldr	r0, [pc, #480]	; (8007840 <udp_input+0x210>)
 800765e:	f002 fda5 	bl	800a1ac <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	895b      	ldrh	r3, [r3, #10]
 8007666:	2b07      	cmp	r3, #7
 8007668:	d803      	bhi.n	8007672 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f7ff fb08 	bl	8006c80 <pbuf_free>
    goto end;
 8007670:	e0de      	b.n	8007830 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8007678:	4b73      	ldr	r3, [pc, #460]	; (8007848 <udp_input+0x218>)
 800767a:	695b      	ldr	r3, [r3, #20]
 800767c:	4a72      	ldr	r2, [pc, #456]	; (8007848 <udp_input+0x218>)
 800767e:	6812      	ldr	r2, [r2, #0]
 8007680:	4611      	mov	r1, r2
 8007682:	4618      	mov	r0, r3
 8007684:	f001 fd48 	bl	8009118 <ip4_addr_isbroadcast_u32>
 8007688:	4603      	mov	r3, r0
 800768a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	881b      	ldrh	r3, [r3, #0]
 8007690:	b29b      	uxth	r3, r3
 8007692:	4618      	mov	r0, r3
 8007694:	f7fe f8b0 	bl	80057f8 <lwip_htons>
 8007698:	4603      	mov	r3, r0
 800769a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	885b      	ldrh	r3, [r3, #2]
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7fe f8a8 	bl	80057f8 <lwip_htons>
 80076a8:	4603      	mov	r3, r0
 80076aa:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80076ac:	2300      	movs	r3, #0
 80076ae:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80076b0:	2300      	movs	r3, #0
 80076b2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80076b4:	2300      	movs	r3, #0
 80076b6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80076b8:	4b64      	ldr	r3, [pc, #400]	; (800784c <udp_input+0x21c>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	627b      	str	r3, [r7, #36]	; 0x24
 80076be:	e054      	b.n	800776a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80076c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c2:	8a5b      	ldrh	r3, [r3, #18]
 80076c4:	89fa      	ldrh	r2, [r7, #14]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d14a      	bne.n	8007760 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80076ca:	7cfb      	ldrb	r3, [r7, #19]
 80076cc:	461a      	mov	r2, r3
 80076ce:	6839      	ldr	r1, [r7, #0]
 80076d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80076d2:	f7ff ff49 	bl	8007568 <udp_input_local_match>
 80076d6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d041      	beq.n	8007760 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80076dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076de:	7c1b      	ldrb	r3, [r3, #16]
 80076e0:	f003 0304 	and.w	r3, r3, #4
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d11d      	bne.n	8007724 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d102      	bne.n	80076f4 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80076ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f0:	61fb      	str	r3, [r7, #28]
 80076f2:	e017      	b.n	8007724 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80076f4:	7cfb      	ldrb	r3, [r7, #19]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d014      	beq.n	8007724 <udp_input+0xf4>
 80076fa:	4b53      	ldr	r3, [pc, #332]	; (8007848 <udp_input+0x218>)
 80076fc:	695b      	ldr	r3, [r3, #20]
 80076fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007702:	d10f      	bne.n	8007724 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	3304      	adds	r3, #4
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	429a      	cmp	r2, r3
 8007710:	d008      	beq.n	8007724 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8007712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	3304      	adds	r3, #4
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	429a      	cmp	r2, r3
 800771e:	d101      	bne.n	8007724 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007722:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8007724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007726:	8a9b      	ldrh	r3, [r3, #20]
 8007728:	8a3a      	ldrh	r2, [r7, #16]
 800772a:	429a      	cmp	r2, r3
 800772c:	d118      	bne.n	8007760 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800772e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007730:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8007732:	2b00      	cmp	r3, #0
 8007734:	d005      	beq.n	8007742 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8007736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	4b43      	ldr	r3, [pc, #268]	; (8007848 <udp_input+0x218>)
 800773c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800773e:	429a      	cmp	r2, r3
 8007740:	d10e      	bne.n	8007760 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8007742:	6a3b      	ldr	r3, [r7, #32]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d014      	beq.n	8007772 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8007748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774a:	68da      	ldr	r2, [r3, #12]
 800774c:	6a3b      	ldr	r3, [r7, #32]
 800774e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8007750:	4b3e      	ldr	r3, [pc, #248]	; (800784c <udp_input+0x21c>)
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007756:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8007758:	4a3c      	ldr	r2, [pc, #240]	; (800784c <udp_input+0x21c>)
 800775a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800775e:	e008      	b.n	8007772 <udp_input+0x142>
      }
    }

    prev = pcb;
 8007760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007762:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8007764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	627b      	str	r3, [r7, #36]	; 0x24
 800776a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776c:	2b00      	cmp	r3, #0
 800776e:	d1a7      	bne.n	80076c0 <udp_input+0x90>
 8007770:	e000      	b.n	8007774 <udp_input+0x144>
        break;
 8007772:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8007774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <udp_input+0x14e>
    pcb = uncon_pcb;
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800777e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <udp_input+0x15a>
    for_us = 1;
 8007784:	2301      	movs	r3, #1
 8007786:	76fb      	strb	r3, [r7, #27]
 8007788:	e00a      	b.n	80077a0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	3304      	adds	r3, #4
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	4b2d      	ldr	r3, [pc, #180]	; (8007848 <udp_input+0x218>)
 8007792:	695b      	ldr	r3, [r3, #20]
 8007794:	429a      	cmp	r2, r3
 8007796:	bf0c      	ite	eq
 8007798:	2301      	moveq	r3, #1
 800779a:	2300      	movne	r3, #0
 800779c:	b2db      	uxtb	r3, r3
 800779e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80077a0:	7efb      	ldrb	r3, [r7, #27]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d041      	beq.n	800782a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80077a6:	2108      	movs	r1, #8
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f7ff f9e3 	bl	8006b74 <pbuf_remove_header>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d00a      	beq.n	80077ca <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80077b4:	4b20      	ldr	r3, [pc, #128]	; (8007838 <udp_input+0x208>)
 80077b6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80077ba:	4925      	ldr	r1, [pc, #148]	; (8007850 <udp_input+0x220>)
 80077bc:	4820      	ldr	r0, [pc, #128]	; (8007840 <udp_input+0x210>)
 80077be:	f002 fcf5 	bl	800a1ac <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f7ff fa5c 	bl	8006c80 <pbuf_free>
      goto end;
 80077c8:	e032      	b.n	8007830 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80077ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d012      	beq.n	80077f6 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	699b      	ldr	r3, [r3, #24]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d00a      	beq.n	80077ee <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80077d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077da:	699c      	ldr	r4, [r3, #24]
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	69d8      	ldr	r0, [r3, #28]
 80077e0:	8a3b      	ldrh	r3, [r7, #16]
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	4b1b      	ldr	r3, [pc, #108]	; (8007854 <udp_input+0x224>)
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80077ea:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80077ec:	e021      	b.n	8007832 <udp_input+0x202>
        pbuf_free(p);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7ff fa46 	bl	8006c80 <pbuf_free>
        goto end;
 80077f4:	e01c      	b.n	8007830 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80077f6:	7cfb      	ldrb	r3, [r7, #19]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d112      	bne.n	8007822 <udp_input+0x1f2>
 80077fc:	4b12      	ldr	r3, [pc, #72]	; (8007848 <udp_input+0x218>)
 80077fe:	695b      	ldr	r3, [r3, #20]
 8007800:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007804:	2be0      	cmp	r3, #224	; 0xe0
 8007806:	d00c      	beq.n	8007822 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8007808:	4b0f      	ldr	r3, [pc, #60]	; (8007848 <udp_input+0x218>)
 800780a:	899b      	ldrh	r3, [r3, #12]
 800780c:	3308      	adds	r3, #8
 800780e:	b29b      	uxth	r3, r3
 8007810:	b21b      	sxth	r3, r3
 8007812:	4619      	mov	r1, r3
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f7ff fa20 	bl	8006c5a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800781a:	2103      	movs	r1, #3
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f001 f959 	bl	8008ad4 <icmp_dest_unreach>
      pbuf_free(p);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7ff fa2c 	bl	8006c80 <pbuf_free>
  return;
 8007828:	e003      	b.n	8007832 <udp_input+0x202>
    pbuf_free(p);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f7ff fa28 	bl	8006c80 <pbuf_free>
  return;
 8007830:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8007832:	372c      	adds	r7, #44	; 0x2c
 8007834:	46bd      	mov	sp, r7
 8007836:	bd90      	pop	{r4, r7, pc}
 8007838:	0800bc9c 	.word	0x0800bc9c
 800783c:	0800bd40 	.word	0x0800bd40
 8007840:	0800bcf0 	.word	0x0800bcf0
 8007844:	0800bd58 	.word	0x0800bd58
 8007848:	2000368c 	.word	0x2000368c
 800784c:	200066f4 	.word	0x200066f4
 8007850:	0800bd74 	.word	0x0800bd74
 8007854:	2000369c 	.word	0x2000369c

08007858 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	4613      	mov	r3, r2
 8007864:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d101      	bne.n	8007870 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800786c:	4b39      	ldr	r3, [pc, #228]	; (8007954 <udp_bind+0xfc>)
 800786e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d109      	bne.n	800788a <udp_bind+0x32>
 8007876:	4b38      	ldr	r3, [pc, #224]	; (8007958 <udp_bind+0x100>)
 8007878:	f240 32b7 	movw	r2, #951	; 0x3b7
 800787c:	4937      	ldr	r1, [pc, #220]	; (800795c <udp_bind+0x104>)
 800787e:	4838      	ldr	r0, [pc, #224]	; (8007960 <udp_bind+0x108>)
 8007880:	f002 fc94 	bl	800a1ac <iprintf>
 8007884:	f06f 030f 	mvn.w	r3, #15
 8007888:	e060      	b.n	800794c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800788a:	2300      	movs	r3, #0
 800788c:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800788e:	4b35      	ldr	r3, [pc, #212]	; (8007964 <udp_bind+0x10c>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	617b      	str	r3, [r7, #20]
 8007894:	e009      	b.n	80078aa <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	429a      	cmp	r2, r3
 800789c:	d102      	bne.n	80078a4 <udp_bind+0x4c>
      rebind = 1;
 800789e:	2301      	movs	r3, #1
 80078a0:	74fb      	strb	r3, [r7, #19]
      break;
 80078a2:	e005      	b.n	80078b0 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	617b      	str	r3, [r7, #20]
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d1f2      	bne.n	8007896 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80078b0:	88fb      	ldrh	r3, [r7, #6]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d109      	bne.n	80078ca <udp_bind+0x72>
    port = udp_new_port();
 80078b6:	f7ff fe1f 	bl	80074f8 <udp_new_port>
 80078ba:	4603      	mov	r3, r0
 80078bc:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80078be:	88fb      	ldrh	r3, [r7, #6]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d12c      	bne.n	800791e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80078c4:	f06f 0307 	mvn.w	r3, #7
 80078c8:	e040      	b.n	800794c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80078ca:	4b26      	ldr	r3, [pc, #152]	; (8007964 <udp_bind+0x10c>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	617b      	str	r3, [r7, #20]
 80078d0:	e022      	b.n	8007918 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d01b      	beq.n	8007912 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	8a5b      	ldrh	r3, [r3, #18]
 80078de:	88fa      	ldrh	r2, [r7, #6]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d116      	bne.n	8007912 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d00d      	beq.n	800790c <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00a      	beq.n	800790c <udp_bind+0xb4>
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d006      	beq.n	800790c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80078fe:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8007900:	2b00      	cmp	r3, #0
 8007902:	d003      	beq.n	800790c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d102      	bne.n	8007912 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800790c:	f06f 0307 	mvn.w	r3, #7
 8007910:	e01c      	b.n	800794c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	617b      	str	r3, [r7, #20]
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1d9      	bne.n	80078d2 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d002      	beq.n	800792a <udp_bind+0xd2>
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	e000      	b.n	800792c <udp_bind+0xd4>
 800792a:	2300      	movs	r3, #0
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	88fa      	ldrh	r2, [r7, #6]
 8007934:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8007936:	7cfb      	ldrb	r3, [r7, #19]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d106      	bne.n	800794a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800793c:	4b09      	ldr	r3, [pc, #36]	; (8007964 <udp_bind+0x10c>)
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8007944:	4a07      	ldr	r2, [pc, #28]	; (8007964 <udp_bind+0x10c>)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800794a:	2300      	movs	r3, #0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3718      	adds	r7, #24
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}
 8007954:	0800c75c 	.word	0x0800c75c
 8007958:	0800bc9c 	.word	0x0800bc9c
 800795c:	0800bf64 	.word	0x0800bf64
 8007960:	0800bcf0 	.word	0x0800bcf0
 8007964:	200066f4 	.word	0x200066f4

08007968 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d107      	bne.n	800798a <udp_recv+0x22>
 800797a:	4b08      	ldr	r3, [pc, #32]	; (800799c <udp_recv+0x34>)
 800797c:	f240 428a 	movw	r2, #1162	; 0x48a
 8007980:	4907      	ldr	r1, [pc, #28]	; (80079a0 <udp_recv+0x38>)
 8007982:	4808      	ldr	r0, [pc, #32]	; (80079a4 <udp_recv+0x3c>)
 8007984:	f002 fc12 	bl	800a1ac <iprintf>
 8007988:	e005      	b.n	8007996 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	68ba      	ldr	r2, [r7, #8]
 800798e:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	61da      	str	r2, [r3, #28]
}
 8007996:	3710      	adds	r7, #16
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}
 800799c:	0800bc9c 	.word	0x0800bc9c
 80079a0:	0800bfd0 	.word	0x0800bfd0
 80079a4:	0800bcf0 	.word	0x0800bcf0

080079a8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80079ae:	2001      	movs	r0, #1
 80079b0:	f7fe fb5c 	bl	800606c <memp_malloc>
 80079b4:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d007      	beq.n	80079cc <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80079bc:	2220      	movs	r2, #32
 80079be:	2100      	movs	r1, #0
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f002 fb41 	bl	800a048 <memset>
    pcb->ttl = UDP_TTL;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	22ff      	movs	r2, #255	; 0xff
 80079ca:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80079cc:	687b      	ldr	r3, [r7, #4]
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3708      	adds	r7, #8
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
	...

080079d8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d01e      	beq.n	8007a26 <udp_netif_ip_addr_changed+0x4e>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d01a      	beq.n	8007a26 <udp_netif_ip_addr_changed+0x4e>
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d017      	beq.n	8007a26 <udp_netif_ip_addr_changed+0x4e>
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d013      	beq.n	8007a26 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80079fe:	4b0d      	ldr	r3, [pc, #52]	; (8007a34 <udp_netif_ip_addr_changed+0x5c>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	60fb      	str	r3, [r7, #12]
 8007a04:	e00c      	b.n	8007a20 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d103      	bne.n	8007a1a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	60fb      	str	r3, [r7, #12]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1ef      	bne.n	8007a06 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8007a26:	bf00      	nop
 8007a28:	3714      	adds	r7, #20
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	200066f4 	.word	0x200066f4

08007a38 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8007a40:	4915      	ldr	r1, [pc, #84]	; (8007a98 <etharp_free_entry+0x60>)
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	4613      	mov	r3, r2
 8007a46:	005b      	lsls	r3, r3, #1
 8007a48:	4413      	add	r3, r2
 8007a4a:	00db      	lsls	r3, r3, #3
 8007a4c:	440b      	add	r3, r1
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d013      	beq.n	8007a7c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8007a54:	4910      	ldr	r1, [pc, #64]	; (8007a98 <etharp_free_entry+0x60>)
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	005b      	lsls	r3, r3, #1
 8007a5c:	4413      	add	r3, r2
 8007a5e:	00db      	lsls	r3, r3, #3
 8007a60:	440b      	add	r3, r1
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4618      	mov	r0, r3
 8007a66:	f7ff f90b 	bl	8006c80 <pbuf_free>
    arp_table[i].q = NULL;
 8007a6a:	490b      	ldr	r1, [pc, #44]	; (8007a98 <etharp_free_entry+0x60>)
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	005b      	lsls	r3, r3, #1
 8007a72:	4413      	add	r3, r2
 8007a74:	00db      	lsls	r3, r3, #3
 8007a76:	440b      	add	r3, r1
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8007a7c:	4906      	ldr	r1, [pc, #24]	; (8007a98 <etharp_free_entry+0x60>)
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	4613      	mov	r3, r2
 8007a82:	005b      	lsls	r3, r3, #1
 8007a84:	4413      	add	r3, r2
 8007a86:	00db      	lsls	r3, r3, #3
 8007a88:	440b      	add	r3, r1
 8007a8a:	3314      	adds	r3, #20
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8007a90:	bf00      	nop
 8007a92:	3708      	adds	r7, #8
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}
 8007a98:	200000d8 	.word	0x200000d8

08007a9c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	607b      	str	r3, [r7, #4]
 8007aa6:	e096      	b.n	8007bd6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8007aa8:	494f      	ldr	r1, [pc, #316]	; (8007be8 <etharp_tmr+0x14c>)
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	4613      	mov	r3, r2
 8007aae:	005b      	lsls	r3, r3, #1
 8007ab0:	4413      	add	r3, r2
 8007ab2:	00db      	lsls	r3, r3, #3
 8007ab4:	440b      	add	r3, r1
 8007ab6:	3314      	adds	r3, #20
 8007ab8:	781b      	ldrb	r3, [r3, #0]
 8007aba:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8007abc:	78fb      	ldrb	r3, [r7, #3]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f000 8086 	beq.w	8007bd0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8007ac4:	4948      	ldr	r1, [pc, #288]	; (8007be8 <etharp_tmr+0x14c>)
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	005b      	lsls	r3, r3, #1
 8007acc:	4413      	add	r3, r2
 8007ace:	00db      	lsls	r3, r3, #3
 8007ad0:	440b      	add	r3, r1
 8007ad2:	3312      	adds	r3, #18
 8007ad4:	881b      	ldrh	r3, [r3, #0]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	b298      	uxth	r0, r3
 8007ada:	4943      	ldr	r1, [pc, #268]	; (8007be8 <etharp_tmr+0x14c>)
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	005b      	lsls	r3, r3, #1
 8007ae2:	4413      	add	r3, r2
 8007ae4:	00db      	lsls	r3, r3, #3
 8007ae6:	440b      	add	r3, r1
 8007ae8:	3312      	adds	r3, #18
 8007aea:	4602      	mov	r2, r0
 8007aec:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8007aee:	493e      	ldr	r1, [pc, #248]	; (8007be8 <etharp_tmr+0x14c>)
 8007af0:	687a      	ldr	r2, [r7, #4]
 8007af2:	4613      	mov	r3, r2
 8007af4:	005b      	lsls	r3, r3, #1
 8007af6:	4413      	add	r3, r2
 8007af8:	00db      	lsls	r3, r3, #3
 8007afa:	440b      	add	r3, r1
 8007afc:	3312      	adds	r3, #18
 8007afe:	881b      	ldrh	r3, [r3, #0]
 8007b00:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8007b04:	d215      	bcs.n	8007b32 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8007b06:	4938      	ldr	r1, [pc, #224]	; (8007be8 <etharp_tmr+0x14c>)
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	005b      	lsls	r3, r3, #1
 8007b0e:	4413      	add	r3, r2
 8007b10:	00db      	lsls	r3, r3, #3
 8007b12:	440b      	add	r3, r1
 8007b14:	3314      	adds	r3, #20
 8007b16:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d10e      	bne.n	8007b3a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8007b1c:	4932      	ldr	r1, [pc, #200]	; (8007be8 <etharp_tmr+0x14c>)
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	4613      	mov	r3, r2
 8007b22:	005b      	lsls	r3, r3, #1
 8007b24:	4413      	add	r3, r2
 8007b26:	00db      	lsls	r3, r3, #3
 8007b28:	440b      	add	r3, r1
 8007b2a:	3312      	adds	r3, #18
 8007b2c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8007b2e:	2b04      	cmp	r3, #4
 8007b30:	d903      	bls.n	8007b3a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f7ff ff80 	bl	8007a38 <etharp_free_entry>
 8007b38:	e04a      	b.n	8007bd0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8007b3a:	492b      	ldr	r1, [pc, #172]	; (8007be8 <etharp_tmr+0x14c>)
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	4613      	mov	r3, r2
 8007b40:	005b      	lsls	r3, r3, #1
 8007b42:	4413      	add	r3, r2
 8007b44:	00db      	lsls	r3, r3, #3
 8007b46:	440b      	add	r3, r1
 8007b48:	3314      	adds	r3, #20
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	2b03      	cmp	r3, #3
 8007b4e:	d10a      	bne.n	8007b66 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8007b50:	4925      	ldr	r1, [pc, #148]	; (8007be8 <etharp_tmr+0x14c>)
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	4613      	mov	r3, r2
 8007b56:	005b      	lsls	r3, r3, #1
 8007b58:	4413      	add	r3, r2
 8007b5a:	00db      	lsls	r3, r3, #3
 8007b5c:	440b      	add	r3, r1
 8007b5e:	3314      	adds	r3, #20
 8007b60:	2204      	movs	r2, #4
 8007b62:	701a      	strb	r2, [r3, #0]
 8007b64:	e034      	b.n	8007bd0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8007b66:	4920      	ldr	r1, [pc, #128]	; (8007be8 <etharp_tmr+0x14c>)
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	4613      	mov	r3, r2
 8007b6c:	005b      	lsls	r3, r3, #1
 8007b6e:	4413      	add	r3, r2
 8007b70:	00db      	lsls	r3, r3, #3
 8007b72:	440b      	add	r3, r1
 8007b74:	3314      	adds	r3, #20
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	2b04      	cmp	r3, #4
 8007b7a:	d10a      	bne.n	8007b92 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8007b7c:	491a      	ldr	r1, [pc, #104]	; (8007be8 <etharp_tmr+0x14c>)
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	4613      	mov	r3, r2
 8007b82:	005b      	lsls	r3, r3, #1
 8007b84:	4413      	add	r3, r2
 8007b86:	00db      	lsls	r3, r3, #3
 8007b88:	440b      	add	r3, r1
 8007b8a:	3314      	adds	r3, #20
 8007b8c:	2202      	movs	r2, #2
 8007b8e:	701a      	strb	r2, [r3, #0]
 8007b90:	e01e      	b.n	8007bd0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8007b92:	4915      	ldr	r1, [pc, #84]	; (8007be8 <etharp_tmr+0x14c>)
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	4613      	mov	r3, r2
 8007b98:	005b      	lsls	r3, r3, #1
 8007b9a:	4413      	add	r3, r2
 8007b9c:	00db      	lsls	r3, r3, #3
 8007b9e:	440b      	add	r3, r1
 8007ba0:	3314      	adds	r3, #20
 8007ba2:	781b      	ldrb	r3, [r3, #0]
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d113      	bne.n	8007bd0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8007ba8:	490f      	ldr	r1, [pc, #60]	; (8007be8 <etharp_tmr+0x14c>)
 8007baa:	687a      	ldr	r2, [r7, #4]
 8007bac:	4613      	mov	r3, r2
 8007bae:	005b      	lsls	r3, r3, #1
 8007bb0:	4413      	add	r3, r2
 8007bb2:	00db      	lsls	r3, r3, #3
 8007bb4:	440b      	add	r3, r1
 8007bb6:	3308      	adds	r3, #8
 8007bb8:	6818      	ldr	r0, [r3, #0]
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	005b      	lsls	r3, r3, #1
 8007bc0:	4413      	add	r3, r2
 8007bc2:	00db      	lsls	r3, r3, #3
 8007bc4:	4a08      	ldr	r2, [pc, #32]	; (8007be8 <etharp_tmr+0x14c>)
 8007bc6:	4413      	add	r3, r2
 8007bc8:	3304      	adds	r3, #4
 8007bca:	4619      	mov	r1, r3
 8007bcc:	f000 fe6e 	bl	80088ac <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	607b      	str	r3, [r7, #4]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2b09      	cmp	r3, #9
 8007bda:	f77f af65 	ble.w	8007aa8 <etharp_tmr+0xc>
      }
    }
  }
}
 8007bde:	bf00      	nop
 8007be0:	bf00      	nop
 8007be2:	3708      	adds	r7, #8
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}
 8007be8:	200000d8 	.word	0x200000d8

08007bec <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b08a      	sub	sp, #40	; 0x28
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	607a      	str	r2, [r7, #4]
 8007bf8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8007bfa:	230a      	movs	r3, #10
 8007bfc:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007bfe:	230a      	movs	r3, #10
 8007c00:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8007c02:	230a      	movs	r3, #10
 8007c04:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8007c06:	2300      	movs	r3, #0
 8007c08:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8007c0a:	230a      	movs	r3, #10
 8007c0c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	83bb      	strh	r3, [r7, #28]
 8007c12:	2300      	movs	r3, #0
 8007c14:	837b      	strh	r3, [r7, #26]
 8007c16:	2300      	movs	r3, #0
 8007c18:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	843b      	strh	r3, [r7, #32]
 8007c1e:	e0ae      	b.n	8007d7e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8007c20:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007c24:	49a6      	ldr	r1, [pc, #664]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007c26:	4613      	mov	r3, r2
 8007c28:	005b      	lsls	r3, r3, #1
 8007c2a:	4413      	add	r3, r2
 8007c2c:	00db      	lsls	r3, r3, #3
 8007c2e:	440b      	add	r3, r1
 8007c30:	3314      	adds	r3, #20
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8007c36:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8007c3a:	2b0a      	cmp	r3, #10
 8007c3c:	d105      	bne.n	8007c4a <etharp_find_entry+0x5e>
 8007c3e:	7dfb      	ldrb	r3, [r7, #23]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d102      	bne.n	8007c4a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8007c44:	8c3b      	ldrh	r3, [r7, #32]
 8007c46:	847b      	strh	r3, [r7, #34]	; 0x22
 8007c48:	e095      	b.n	8007d76 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8007c4a:	7dfb      	ldrb	r3, [r7, #23]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f000 8092 	beq.w	8007d76 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8007c52:	7dfb      	ldrb	r3, [r7, #23]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d009      	beq.n	8007c6c <etharp_find_entry+0x80>
 8007c58:	7dfb      	ldrb	r3, [r7, #23]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d806      	bhi.n	8007c6c <etharp_find_entry+0x80>
 8007c5e:	4b99      	ldr	r3, [pc, #612]	; (8007ec4 <etharp_find_entry+0x2d8>)
 8007c60:	f240 1223 	movw	r2, #291	; 0x123
 8007c64:	4998      	ldr	r1, [pc, #608]	; (8007ec8 <etharp_find_entry+0x2dc>)
 8007c66:	4899      	ldr	r0, [pc, #612]	; (8007ecc <etharp_find_entry+0x2e0>)
 8007c68:	f002 faa0 	bl	800a1ac <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d020      	beq.n	8007cb4 <etharp_find_entry+0xc8>
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6819      	ldr	r1, [r3, #0]
 8007c76:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007c7a:	4891      	ldr	r0, [pc, #580]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007c7c:	4613      	mov	r3, r2
 8007c7e:	005b      	lsls	r3, r3, #1
 8007c80:	4413      	add	r3, r2
 8007c82:	00db      	lsls	r3, r3, #3
 8007c84:	4403      	add	r3, r0
 8007c86:	3304      	adds	r3, #4
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4299      	cmp	r1, r3
 8007c8c:	d112      	bne.n	8007cb4 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00c      	beq.n	8007cae <etharp_find_entry+0xc2>
 8007c94:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007c98:	4989      	ldr	r1, [pc, #548]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	005b      	lsls	r3, r3, #1
 8007c9e:	4413      	add	r3, r2
 8007ca0:	00db      	lsls	r3, r3, #3
 8007ca2:	440b      	add	r3, r1
 8007ca4:	3308      	adds	r3, #8
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	687a      	ldr	r2, [r7, #4]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d102      	bne.n	8007cb4 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8007cae:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007cb2:	e100      	b.n	8007eb6 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8007cb4:	7dfb      	ldrb	r3, [r7, #23]
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d140      	bne.n	8007d3c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8007cba:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007cbe:	4980      	ldr	r1, [pc, #512]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	005b      	lsls	r3, r3, #1
 8007cc4:	4413      	add	r3, r2
 8007cc6:	00db      	lsls	r3, r3, #3
 8007cc8:	440b      	add	r3, r1
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d01a      	beq.n	8007d06 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8007cd0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007cd4:	497a      	ldr	r1, [pc, #488]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007cd6:	4613      	mov	r3, r2
 8007cd8:	005b      	lsls	r3, r3, #1
 8007cda:	4413      	add	r3, r2
 8007cdc:	00db      	lsls	r3, r3, #3
 8007cde:	440b      	add	r3, r1
 8007ce0:	3312      	adds	r3, #18
 8007ce2:	881b      	ldrh	r3, [r3, #0]
 8007ce4:	8bba      	ldrh	r2, [r7, #28]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d845      	bhi.n	8007d76 <etharp_find_entry+0x18a>
            old_queue = i;
 8007cea:	8c3b      	ldrh	r3, [r7, #32]
 8007cec:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8007cee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007cf2:	4973      	ldr	r1, [pc, #460]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	005b      	lsls	r3, r3, #1
 8007cf8:	4413      	add	r3, r2
 8007cfa:	00db      	lsls	r3, r3, #3
 8007cfc:	440b      	add	r3, r1
 8007cfe:	3312      	adds	r3, #18
 8007d00:	881b      	ldrh	r3, [r3, #0]
 8007d02:	83bb      	strh	r3, [r7, #28]
 8007d04:	e037      	b.n	8007d76 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8007d06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007d0a:	496d      	ldr	r1, [pc, #436]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007d0c:	4613      	mov	r3, r2
 8007d0e:	005b      	lsls	r3, r3, #1
 8007d10:	4413      	add	r3, r2
 8007d12:	00db      	lsls	r3, r3, #3
 8007d14:	440b      	add	r3, r1
 8007d16:	3312      	adds	r3, #18
 8007d18:	881b      	ldrh	r3, [r3, #0]
 8007d1a:	8b7a      	ldrh	r2, [r7, #26]
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d82a      	bhi.n	8007d76 <etharp_find_entry+0x18a>
            old_pending = i;
 8007d20:	8c3b      	ldrh	r3, [r7, #32]
 8007d22:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8007d24:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007d28:	4965      	ldr	r1, [pc, #404]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007d2a:	4613      	mov	r3, r2
 8007d2c:	005b      	lsls	r3, r3, #1
 8007d2e:	4413      	add	r3, r2
 8007d30:	00db      	lsls	r3, r3, #3
 8007d32:	440b      	add	r3, r1
 8007d34:	3312      	adds	r3, #18
 8007d36:	881b      	ldrh	r3, [r3, #0]
 8007d38:	837b      	strh	r3, [r7, #26]
 8007d3a:	e01c      	b.n	8007d76 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8007d3c:	7dfb      	ldrb	r3, [r7, #23]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d919      	bls.n	8007d76 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8007d42:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007d46:	495e      	ldr	r1, [pc, #376]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007d48:	4613      	mov	r3, r2
 8007d4a:	005b      	lsls	r3, r3, #1
 8007d4c:	4413      	add	r3, r2
 8007d4e:	00db      	lsls	r3, r3, #3
 8007d50:	440b      	add	r3, r1
 8007d52:	3312      	adds	r3, #18
 8007d54:	881b      	ldrh	r3, [r3, #0]
 8007d56:	8b3a      	ldrh	r2, [r7, #24]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d80c      	bhi.n	8007d76 <etharp_find_entry+0x18a>
            old_stable = i;
 8007d5c:	8c3b      	ldrh	r3, [r7, #32]
 8007d5e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8007d60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007d64:	4956      	ldr	r1, [pc, #344]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007d66:	4613      	mov	r3, r2
 8007d68:	005b      	lsls	r3, r3, #1
 8007d6a:	4413      	add	r3, r2
 8007d6c:	00db      	lsls	r3, r3, #3
 8007d6e:	440b      	add	r3, r1
 8007d70:	3312      	adds	r3, #18
 8007d72:	881b      	ldrh	r3, [r3, #0]
 8007d74:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8007d76:	8c3b      	ldrh	r3, [r7, #32]
 8007d78:	3301      	adds	r3, #1
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	843b      	strh	r3, [r7, #32]
 8007d7e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007d82:	2b09      	cmp	r3, #9
 8007d84:	f77f af4c 	ble.w	8007c20 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8007d88:	7afb      	ldrb	r3, [r7, #11]
 8007d8a:	f003 0302 	and.w	r3, r3, #2
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d108      	bne.n	8007da4 <etharp_find_entry+0x1b8>
 8007d92:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8007d96:	2b0a      	cmp	r3, #10
 8007d98:	d107      	bne.n	8007daa <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8007d9a:	7afb      	ldrb	r3, [r7, #11]
 8007d9c:	f003 0301 	and.w	r3, r3, #1
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d102      	bne.n	8007daa <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8007da4:	f04f 33ff 	mov.w	r3, #4294967295
 8007da8:	e085      	b.n	8007eb6 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8007daa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8007dae:	2b09      	cmp	r3, #9
 8007db0:	dc02      	bgt.n	8007db8 <etharp_find_entry+0x1cc>
    i = empty;
 8007db2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007db4:	843b      	strh	r3, [r7, #32]
 8007db6:	e039      	b.n	8007e2c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8007db8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8007dbc:	2b09      	cmp	r3, #9
 8007dbe:	dc14      	bgt.n	8007dea <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8007dc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007dc2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8007dc4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007dc8:	493d      	ldr	r1, [pc, #244]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007dca:	4613      	mov	r3, r2
 8007dcc:	005b      	lsls	r3, r3, #1
 8007dce:	4413      	add	r3, r2
 8007dd0:	00db      	lsls	r3, r3, #3
 8007dd2:	440b      	add	r3, r1
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d018      	beq.n	8007e0c <etharp_find_entry+0x220>
 8007dda:	4b3a      	ldr	r3, [pc, #232]	; (8007ec4 <etharp_find_entry+0x2d8>)
 8007ddc:	f240 126d 	movw	r2, #365	; 0x16d
 8007de0:	493b      	ldr	r1, [pc, #236]	; (8007ed0 <etharp_find_entry+0x2e4>)
 8007de2:	483a      	ldr	r0, [pc, #232]	; (8007ecc <etharp_find_entry+0x2e0>)
 8007de4:	f002 f9e2 	bl	800a1ac <iprintf>
 8007de8:	e010      	b.n	8007e0c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8007dea:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8007dee:	2b09      	cmp	r3, #9
 8007df0:	dc02      	bgt.n	8007df8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8007df2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007df4:	843b      	strh	r3, [r7, #32]
 8007df6:	e009      	b.n	8007e0c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8007df8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007dfc:	2b09      	cmp	r3, #9
 8007dfe:	dc02      	bgt.n	8007e06 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8007e00:	8bfb      	ldrh	r3, [r7, #30]
 8007e02:	843b      	strh	r3, [r7, #32]
 8007e04:	e002      	b.n	8007e0c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8007e06:	f04f 33ff 	mov.w	r3, #4294967295
 8007e0a:	e054      	b.n	8007eb6 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8007e0c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007e10:	2b09      	cmp	r3, #9
 8007e12:	dd06      	ble.n	8007e22 <etharp_find_entry+0x236>
 8007e14:	4b2b      	ldr	r3, [pc, #172]	; (8007ec4 <etharp_find_entry+0x2d8>)
 8007e16:	f240 127f 	movw	r2, #383	; 0x17f
 8007e1a:	492e      	ldr	r1, [pc, #184]	; (8007ed4 <etharp_find_entry+0x2e8>)
 8007e1c:	482b      	ldr	r0, [pc, #172]	; (8007ecc <etharp_find_entry+0x2e0>)
 8007e1e:	f002 f9c5 	bl	800a1ac <iprintf>
    etharp_free_entry(i);
 8007e22:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7ff fe06 	bl	8007a38 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8007e2c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007e30:	2b09      	cmp	r3, #9
 8007e32:	dd06      	ble.n	8007e42 <etharp_find_entry+0x256>
 8007e34:	4b23      	ldr	r3, [pc, #140]	; (8007ec4 <etharp_find_entry+0x2d8>)
 8007e36:	f240 1283 	movw	r2, #387	; 0x183
 8007e3a:	4926      	ldr	r1, [pc, #152]	; (8007ed4 <etharp_find_entry+0x2e8>)
 8007e3c:	4823      	ldr	r0, [pc, #140]	; (8007ecc <etharp_find_entry+0x2e0>)
 8007e3e:	f002 f9b5 	bl	800a1ac <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8007e42:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007e46:	491e      	ldr	r1, [pc, #120]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007e48:	4613      	mov	r3, r2
 8007e4a:	005b      	lsls	r3, r3, #1
 8007e4c:	4413      	add	r3, r2
 8007e4e:	00db      	lsls	r3, r3, #3
 8007e50:	440b      	add	r3, r1
 8007e52:	3314      	adds	r3, #20
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d006      	beq.n	8007e68 <etharp_find_entry+0x27c>
 8007e5a:	4b1a      	ldr	r3, [pc, #104]	; (8007ec4 <etharp_find_entry+0x2d8>)
 8007e5c:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8007e60:	491d      	ldr	r1, [pc, #116]	; (8007ed8 <etharp_find_entry+0x2ec>)
 8007e62:	481a      	ldr	r0, [pc, #104]	; (8007ecc <etharp_find_entry+0x2e0>)
 8007e64:	f002 f9a2 	bl	800a1ac <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00b      	beq.n	8007e86 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8007e6e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6819      	ldr	r1, [r3, #0]
 8007e76:	4812      	ldr	r0, [pc, #72]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007e78:	4613      	mov	r3, r2
 8007e7a:	005b      	lsls	r3, r3, #1
 8007e7c:	4413      	add	r3, r2
 8007e7e:	00db      	lsls	r3, r3, #3
 8007e80:	4403      	add	r3, r0
 8007e82:	3304      	adds	r3, #4
 8007e84:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8007e86:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007e8a:	490d      	ldr	r1, [pc, #52]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	005b      	lsls	r3, r3, #1
 8007e90:	4413      	add	r3, r2
 8007e92:	00db      	lsls	r3, r3, #3
 8007e94:	440b      	add	r3, r1
 8007e96:	3312      	adds	r3, #18
 8007e98:	2200      	movs	r2, #0
 8007e9a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8007e9c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8007ea0:	4907      	ldr	r1, [pc, #28]	; (8007ec0 <etharp_find_entry+0x2d4>)
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	005b      	lsls	r3, r3, #1
 8007ea6:	4413      	add	r3, r2
 8007ea8:	00db      	lsls	r3, r3, #3
 8007eaa:	440b      	add	r3, r1
 8007eac:	3308      	adds	r3, #8
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8007eb2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3728      	adds	r7, #40	; 0x28
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}
 8007ebe:	bf00      	nop
 8007ec0:	200000d8 	.word	0x200000d8
 8007ec4:	0800c000 	.word	0x0800c000
 8007ec8:	0800c038 	.word	0x0800c038
 8007ecc:	0800c078 	.word	0x0800c078
 8007ed0:	0800c0a0 	.word	0x0800c0a0
 8007ed4:	0800c0b8 	.word	0x0800c0b8
 8007ed8:	0800c0cc 	.word	0x0800c0cc

08007edc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b088      	sub	sp, #32
 8007ee0:	af02      	add	r7, sp, #8
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	607a      	str	r2, [r7, #4]
 8007ee8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007ef0:	2b06      	cmp	r3, #6
 8007ef2:	d006      	beq.n	8007f02 <etharp_update_arp_entry+0x26>
 8007ef4:	4b48      	ldr	r3, [pc, #288]	; (8008018 <etharp_update_arp_entry+0x13c>)
 8007ef6:	f240 12a9 	movw	r2, #425	; 0x1a9
 8007efa:	4948      	ldr	r1, [pc, #288]	; (800801c <etharp_update_arp_entry+0x140>)
 8007efc:	4848      	ldr	r0, [pc, #288]	; (8008020 <etharp_update_arp_entry+0x144>)
 8007efe:	f002 f955 	bl	800a1ac <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d012      	beq.n	8007f2e <etharp_update_arp_entry+0x52>
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00e      	beq.n	8007f2e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	68f9      	ldr	r1, [r7, #12]
 8007f16:	4618      	mov	r0, r3
 8007f18:	f001 f8fe 	bl	8009118 <ip4_addr_isbroadcast_u32>
 8007f1c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d105      	bne.n	8007f2e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8007f2a:	2be0      	cmp	r3, #224	; 0xe0
 8007f2c:	d102      	bne.n	8007f34 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8007f2e:	f06f 030f 	mvn.w	r3, #15
 8007f32:	e06c      	b.n	800800e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8007f34:	78fb      	ldrb	r3, [r7, #3]
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	4619      	mov	r1, r3
 8007f3a:	68b8      	ldr	r0, [r7, #8]
 8007f3c:	f7ff fe56 	bl	8007bec <etharp_find_entry>
 8007f40:	4603      	mov	r3, r0
 8007f42:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8007f44:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	da02      	bge.n	8007f52 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8007f4c:	8afb      	ldrh	r3, [r7, #22]
 8007f4e:	b25b      	sxtb	r3, r3
 8007f50:	e05d      	b.n	800800e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8007f52:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8007f56:	4933      	ldr	r1, [pc, #204]	; (8008024 <etharp_update_arp_entry+0x148>)
 8007f58:	4613      	mov	r3, r2
 8007f5a:	005b      	lsls	r3, r3, #1
 8007f5c:	4413      	add	r3, r2
 8007f5e:	00db      	lsls	r3, r3, #3
 8007f60:	440b      	add	r3, r1
 8007f62:	3314      	adds	r3, #20
 8007f64:	2202      	movs	r2, #2
 8007f66:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8007f68:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8007f6c:	492d      	ldr	r1, [pc, #180]	; (8008024 <etharp_update_arp_entry+0x148>)
 8007f6e:	4613      	mov	r3, r2
 8007f70:	005b      	lsls	r3, r3, #1
 8007f72:	4413      	add	r3, r2
 8007f74:	00db      	lsls	r3, r3, #3
 8007f76:	440b      	add	r3, r1
 8007f78:	3308      	adds	r3, #8
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8007f7e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8007f82:	4613      	mov	r3, r2
 8007f84:	005b      	lsls	r3, r3, #1
 8007f86:	4413      	add	r3, r2
 8007f88:	00db      	lsls	r3, r3, #3
 8007f8a:	3308      	adds	r3, #8
 8007f8c:	4a25      	ldr	r2, [pc, #148]	; (8008024 <etharp_update_arp_entry+0x148>)
 8007f8e:	4413      	add	r3, r2
 8007f90:	3304      	adds	r3, #4
 8007f92:	2206      	movs	r2, #6
 8007f94:	6879      	ldr	r1, [r7, #4]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f002 f848 	bl	800a02c <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8007f9c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8007fa0:	4920      	ldr	r1, [pc, #128]	; (8008024 <etharp_update_arp_entry+0x148>)
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	005b      	lsls	r3, r3, #1
 8007fa6:	4413      	add	r3, r2
 8007fa8:	00db      	lsls	r3, r3, #3
 8007faa:	440b      	add	r3, r1
 8007fac:	3312      	adds	r3, #18
 8007fae:	2200      	movs	r2, #0
 8007fb0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8007fb2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8007fb6:	491b      	ldr	r1, [pc, #108]	; (8008024 <etharp_update_arp_entry+0x148>)
 8007fb8:	4613      	mov	r3, r2
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	4413      	add	r3, r2
 8007fbe:	00db      	lsls	r3, r3, #3
 8007fc0:	440b      	add	r3, r1
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d021      	beq.n	800800c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8007fc8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8007fcc:	4915      	ldr	r1, [pc, #84]	; (8008024 <etharp_update_arp_entry+0x148>)
 8007fce:	4613      	mov	r3, r2
 8007fd0:	005b      	lsls	r3, r3, #1
 8007fd2:	4413      	add	r3, r2
 8007fd4:	00db      	lsls	r3, r3, #3
 8007fd6:	440b      	add	r3, r1
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8007fdc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8007fe0:	4910      	ldr	r1, [pc, #64]	; (8008024 <etharp_update_arp_entry+0x148>)
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	005b      	lsls	r3, r3, #1
 8007fe6:	4413      	add	r3, r2
 8007fe8:	00db      	lsls	r3, r3, #3
 8007fea:	440b      	add	r3, r1
 8007fec:	2200      	movs	r2, #0
 8007fee:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8007ff6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6939      	ldr	r1, [r7, #16]
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f001 ff91 	bl	8009f28 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8008006:	6938      	ldr	r0, [r7, #16]
 8008008:	f7fe fe3a 	bl	8006c80 <pbuf_free>
  }
  return ERR_OK;
 800800c:	2300      	movs	r3, #0
}
 800800e:	4618      	mov	r0, r3
 8008010:	3718      	adds	r7, #24
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	0800c000 	.word	0x0800c000
 800801c:	0800c0f8 	.word	0x0800c0f8
 8008020:	0800c078 	.word	0x0800c078
 8008024:	200000d8 	.word	0x200000d8

08008028 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8008030:	2300      	movs	r3, #0
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	e01e      	b.n	8008074 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8008036:	4913      	ldr	r1, [pc, #76]	; (8008084 <etharp_cleanup_netif+0x5c>)
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	4613      	mov	r3, r2
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	4413      	add	r3, r2
 8008040:	00db      	lsls	r3, r3, #3
 8008042:	440b      	add	r3, r1
 8008044:	3314      	adds	r3, #20
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800804a:	7afb      	ldrb	r3, [r7, #11]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00e      	beq.n	800806e <etharp_cleanup_netif+0x46>
 8008050:	490c      	ldr	r1, [pc, #48]	; (8008084 <etharp_cleanup_netif+0x5c>)
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	4613      	mov	r3, r2
 8008056:	005b      	lsls	r3, r3, #1
 8008058:	4413      	add	r3, r2
 800805a:	00db      	lsls	r3, r3, #3
 800805c:	440b      	add	r3, r1
 800805e:	3308      	adds	r3, #8
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	429a      	cmp	r2, r3
 8008066:	d102      	bne.n	800806e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f7ff fce5 	bl	8007a38 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	3301      	adds	r3, #1
 8008072:	60fb      	str	r3, [r7, #12]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2b09      	cmp	r3, #9
 8008078:	dddd      	ble.n	8008036 <etharp_cleanup_netif+0xe>
    }
  }
}
 800807a:	bf00      	nop
 800807c:	bf00      	nop
 800807e:	3710      	adds	r7, #16
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	200000d8 	.word	0x200000d8

08008088 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8008088:	b5b0      	push	{r4, r5, r7, lr}
 800808a:	b08a      	sub	sp, #40	; 0x28
 800808c:	af04      	add	r7, sp, #16
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d107      	bne.n	80080a8 <etharp_input+0x20>
 8008098:	4b3d      	ldr	r3, [pc, #244]	; (8008190 <etharp_input+0x108>)
 800809a:	f240 228a 	movw	r2, #650	; 0x28a
 800809e:	493d      	ldr	r1, [pc, #244]	; (8008194 <etharp_input+0x10c>)
 80080a0:	483d      	ldr	r0, [pc, #244]	; (8008198 <etharp_input+0x110>)
 80080a2:	f002 f883 	bl	800a1ac <iprintf>
 80080a6:	e06f      	b.n	8008188 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	881b      	ldrh	r3, [r3, #0]
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080b8:	d10c      	bne.n	80080d4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80080be:	2b06      	cmp	r3, #6
 80080c0:	d108      	bne.n	80080d4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80080c6:	2b04      	cmp	r3, #4
 80080c8:	d104      	bne.n	80080d4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	885b      	ldrh	r3, [r3, #2]
 80080ce:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80080d0:	2b08      	cmp	r3, #8
 80080d2:	d003      	beq.n	80080dc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7fe fdd3 	bl	8006c80 <pbuf_free>
    return;
 80080da:	e055      	b.n	8008188 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	330e      	adds	r3, #14
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	3318      	adds	r3, #24
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	3304      	adds	r3, #4
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d102      	bne.n	80080fc <etharp_input+0x74>
    for_us = 0;
 80080f6:	2300      	movs	r3, #0
 80080f8:	75fb      	strb	r3, [r7, #23]
 80080fa:	e009      	b.n	8008110 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	3304      	adds	r3, #4
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	429a      	cmp	r2, r3
 8008106:	bf0c      	ite	eq
 8008108:	2301      	moveq	r3, #1
 800810a:	2300      	movne	r3, #0
 800810c:	b2db      	uxtb	r3, r3
 800810e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	f103 0208 	add.w	r2, r3, #8
 8008116:	7dfb      	ldrb	r3, [r7, #23]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d001      	beq.n	8008120 <etharp_input+0x98>
 800811c:	2301      	movs	r3, #1
 800811e:	e000      	b.n	8008122 <etharp_input+0x9a>
 8008120:	2302      	movs	r3, #2
 8008122:	f107 010c 	add.w	r1, r7, #12
 8008126:	6838      	ldr	r0, [r7, #0]
 8008128:	f7ff fed8 	bl	8007edc <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	88db      	ldrh	r3, [r3, #6]
 8008130:	b29b      	uxth	r3, r3
 8008132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008136:	d003      	beq.n	8008140 <etharp_input+0xb8>
 8008138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800813c:	d01e      	beq.n	800817c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800813e:	e020      	b.n	8008182 <etharp_input+0xfa>
      if (for_us) {
 8008140:	7dfb      	ldrb	r3, [r7, #23]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d01c      	beq.n	8008180 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	f103 0026 	add.w	r0, r3, #38	; 0x26
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800815c:	693a      	ldr	r2, [r7, #16]
 800815e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8008160:	2102      	movs	r1, #2
 8008162:	9103      	str	r1, [sp, #12]
 8008164:	f107 010c 	add.w	r1, r7, #12
 8008168:	9102      	str	r1, [sp, #8]
 800816a:	9201      	str	r2, [sp, #4]
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	462b      	mov	r3, r5
 8008170:	4622      	mov	r2, r4
 8008172:	4601      	mov	r1, r0
 8008174:	6838      	ldr	r0, [r7, #0]
 8008176:	f000 faeb 	bl	8008750 <etharp_raw>
      break;
 800817a:	e001      	b.n	8008180 <etharp_input+0xf8>
      break;
 800817c:	bf00      	nop
 800817e:	e000      	b.n	8008182 <etharp_input+0xfa>
      break;
 8008180:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f7fe fd7c 	bl	8006c80 <pbuf_free>
}
 8008188:	3718      	adds	r7, #24
 800818a:	46bd      	mov	sp, r7
 800818c:	bdb0      	pop	{r4, r5, r7, pc}
 800818e:	bf00      	nop
 8008190:	0800c000 	.word	0x0800c000
 8008194:	0800c150 	.word	0x0800c150
 8008198:	0800c078 	.word	0x0800c078

0800819c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b086      	sub	sp, #24
 80081a0:	af02      	add	r7, sp, #8
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	60b9      	str	r1, [r7, #8]
 80081a6:	4613      	mov	r3, r2
 80081a8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80081aa:	79fa      	ldrb	r2, [r7, #7]
 80081ac:	4944      	ldr	r1, [pc, #272]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 80081ae:	4613      	mov	r3, r2
 80081b0:	005b      	lsls	r3, r3, #1
 80081b2:	4413      	add	r3, r2
 80081b4:	00db      	lsls	r3, r3, #3
 80081b6:	440b      	add	r3, r1
 80081b8:	3314      	adds	r3, #20
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d806      	bhi.n	80081ce <etharp_output_to_arp_index+0x32>
 80081c0:	4b40      	ldr	r3, [pc, #256]	; (80082c4 <etharp_output_to_arp_index+0x128>)
 80081c2:	f240 22ee 	movw	r2, #750	; 0x2ee
 80081c6:	4940      	ldr	r1, [pc, #256]	; (80082c8 <etharp_output_to_arp_index+0x12c>)
 80081c8:	4840      	ldr	r0, [pc, #256]	; (80082cc <etharp_output_to_arp_index+0x130>)
 80081ca:	f001 ffef 	bl	800a1ac <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80081ce:	79fa      	ldrb	r2, [r7, #7]
 80081d0:	493b      	ldr	r1, [pc, #236]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 80081d2:	4613      	mov	r3, r2
 80081d4:	005b      	lsls	r3, r3, #1
 80081d6:	4413      	add	r3, r2
 80081d8:	00db      	lsls	r3, r3, #3
 80081da:	440b      	add	r3, r1
 80081dc:	3314      	adds	r3, #20
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	2b02      	cmp	r3, #2
 80081e2:	d153      	bne.n	800828c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80081e4:	79fa      	ldrb	r2, [r7, #7]
 80081e6:	4936      	ldr	r1, [pc, #216]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 80081e8:	4613      	mov	r3, r2
 80081ea:	005b      	lsls	r3, r3, #1
 80081ec:	4413      	add	r3, r2
 80081ee:	00db      	lsls	r3, r3, #3
 80081f0:	440b      	add	r3, r1
 80081f2:	3312      	adds	r3, #18
 80081f4:	881b      	ldrh	r3, [r3, #0]
 80081f6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 80081fa:	d919      	bls.n	8008230 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80081fc:	79fa      	ldrb	r2, [r7, #7]
 80081fe:	4613      	mov	r3, r2
 8008200:	005b      	lsls	r3, r3, #1
 8008202:	4413      	add	r3, r2
 8008204:	00db      	lsls	r3, r3, #3
 8008206:	4a2e      	ldr	r2, [pc, #184]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 8008208:	4413      	add	r3, r2
 800820a:	3304      	adds	r3, #4
 800820c:	4619      	mov	r1, r3
 800820e:	68f8      	ldr	r0, [r7, #12]
 8008210:	f000 fb4c 	bl	80088ac <etharp_request>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d138      	bne.n	800828c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800821a:	79fa      	ldrb	r2, [r7, #7]
 800821c:	4928      	ldr	r1, [pc, #160]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 800821e:	4613      	mov	r3, r2
 8008220:	005b      	lsls	r3, r3, #1
 8008222:	4413      	add	r3, r2
 8008224:	00db      	lsls	r3, r3, #3
 8008226:	440b      	add	r3, r1
 8008228:	3314      	adds	r3, #20
 800822a:	2203      	movs	r2, #3
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	e02d      	b.n	800828c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8008230:	79fa      	ldrb	r2, [r7, #7]
 8008232:	4923      	ldr	r1, [pc, #140]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 8008234:	4613      	mov	r3, r2
 8008236:	005b      	lsls	r3, r3, #1
 8008238:	4413      	add	r3, r2
 800823a:	00db      	lsls	r3, r3, #3
 800823c:	440b      	add	r3, r1
 800823e:	3312      	adds	r3, #18
 8008240:	881b      	ldrh	r3, [r3, #0]
 8008242:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8008246:	d321      	bcc.n	800828c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8008248:	79fa      	ldrb	r2, [r7, #7]
 800824a:	4613      	mov	r3, r2
 800824c:	005b      	lsls	r3, r3, #1
 800824e:	4413      	add	r3, r2
 8008250:	00db      	lsls	r3, r3, #3
 8008252:	4a1b      	ldr	r2, [pc, #108]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 8008254:	4413      	add	r3, r2
 8008256:	1d19      	adds	r1, r3, #4
 8008258:	79fa      	ldrb	r2, [r7, #7]
 800825a:	4613      	mov	r3, r2
 800825c:	005b      	lsls	r3, r3, #1
 800825e:	4413      	add	r3, r2
 8008260:	00db      	lsls	r3, r3, #3
 8008262:	3308      	adds	r3, #8
 8008264:	4a16      	ldr	r2, [pc, #88]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 8008266:	4413      	add	r3, r2
 8008268:	3304      	adds	r3, #4
 800826a:	461a      	mov	r2, r3
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 fafb 	bl	8008868 <etharp_request_dst>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d109      	bne.n	800828c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8008278:	79fa      	ldrb	r2, [r7, #7]
 800827a:	4911      	ldr	r1, [pc, #68]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 800827c:	4613      	mov	r3, r2
 800827e:	005b      	lsls	r3, r3, #1
 8008280:	4413      	add	r3, r2
 8008282:	00db      	lsls	r3, r3, #3
 8008284:	440b      	add	r3, r1
 8008286:	3314      	adds	r3, #20
 8008288:	2203      	movs	r2, #3
 800828a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8008292:	79fa      	ldrb	r2, [r7, #7]
 8008294:	4613      	mov	r3, r2
 8008296:	005b      	lsls	r3, r3, #1
 8008298:	4413      	add	r3, r2
 800829a:	00db      	lsls	r3, r3, #3
 800829c:	3308      	adds	r3, #8
 800829e:	4a08      	ldr	r2, [pc, #32]	; (80082c0 <etharp_output_to_arp_index+0x124>)
 80082a0:	4413      	add	r3, r2
 80082a2:	3304      	adds	r3, #4
 80082a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80082a8:	9200      	str	r2, [sp, #0]
 80082aa:	460a      	mov	r2, r1
 80082ac:	68b9      	ldr	r1, [r7, #8]
 80082ae:	68f8      	ldr	r0, [r7, #12]
 80082b0:	f001 fe3a 	bl	8009f28 <ethernet_output>
 80082b4:	4603      	mov	r3, r0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	200000d8 	.word	0x200000d8
 80082c4:	0800c000 	.word	0x0800c000
 80082c8:	0800c170 	.word	0x0800c170
 80082cc:	0800c078 	.word	0x0800c078

080082d0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b08a      	sub	sp, #40	; 0x28
 80082d4:	af02      	add	r7, sp, #8
 80082d6:	60f8      	str	r0, [r7, #12]
 80082d8:	60b9      	str	r1, [r7, #8]
 80082da:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d106      	bne.n	80082f4 <etharp_output+0x24>
 80082e6:	4b73      	ldr	r3, [pc, #460]	; (80084b4 <etharp_output+0x1e4>)
 80082e8:	f240 321e 	movw	r2, #798	; 0x31e
 80082ec:	4972      	ldr	r1, [pc, #456]	; (80084b8 <etharp_output+0x1e8>)
 80082ee:	4873      	ldr	r0, [pc, #460]	; (80084bc <etharp_output+0x1ec>)
 80082f0:	f001 ff5c 	bl	800a1ac <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d106      	bne.n	8008308 <etharp_output+0x38>
 80082fa:	4b6e      	ldr	r3, [pc, #440]	; (80084b4 <etharp_output+0x1e4>)
 80082fc:	f240 321f 	movw	r2, #799	; 0x31f
 8008300:	496f      	ldr	r1, [pc, #444]	; (80084c0 <etharp_output+0x1f0>)
 8008302:	486e      	ldr	r0, [pc, #440]	; (80084bc <etharp_output+0x1ec>)
 8008304:	f001 ff52 	bl	800a1ac <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d106      	bne.n	800831c <etharp_output+0x4c>
 800830e:	4b69      	ldr	r3, [pc, #420]	; (80084b4 <etharp_output+0x1e4>)
 8008310:	f44f 7248 	mov.w	r2, #800	; 0x320
 8008314:	496b      	ldr	r1, [pc, #428]	; (80084c4 <etharp_output+0x1f4>)
 8008316:	4869      	ldr	r0, [pc, #420]	; (80084bc <etharp_output+0x1ec>)
 8008318:	f001 ff48 	bl	800a1ac <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68f9      	ldr	r1, [r7, #12]
 8008322:	4618      	mov	r0, r3
 8008324:	f000 fef8 	bl	8009118 <ip4_addr_isbroadcast_u32>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d002      	beq.n	8008334 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800832e:	4b66      	ldr	r3, [pc, #408]	; (80084c8 <etharp_output+0x1f8>)
 8008330:	61fb      	str	r3, [r7, #28]
 8008332:	e0af      	b.n	8008494 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800833c:	2be0      	cmp	r3, #224	; 0xe0
 800833e:	d118      	bne.n	8008372 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8008340:	2301      	movs	r3, #1
 8008342:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8008344:	2300      	movs	r3, #0
 8008346:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8008348:	235e      	movs	r3, #94	; 0x5e
 800834a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	3301      	adds	r3, #1
 8008350:	781b      	ldrb	r3, [r3, #0]
 8008352:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008356:	b2db      	uxtb	r3, r3
 8008358:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	3302      	adds	r3, #2
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	3303      	adds	r3, #3
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800836a:	f107 0310 	add.w	r3, r7, #16
 800836e:	61fb      	str	r3, [r7, #28]
 8008370:	e090      	b.n	8008494 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	3304      	adds	r3, #4
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	405a      	eors	r2, r3
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	3308      	adds	r3, #8
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4013      	ands	r3, r2
 8008386:	2b00      	cmp	r3, #0
 8008388:	d012      	beq.n	80083b0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8008390:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8008394:	4293      	cmp	r3, r2
 8008396:	d00b      	beq.n	80083b0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	330c      	adds	r3, #12
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d003      	beq.n	80083aa <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	330c      	adds	r3, #12
 80083a6:	61bb      	str	r3, [r7, #24]
 80083a8:	e002      	b.n	80083b0 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80083aa:	f06f 0303 	mvn.w	r3, #3
 80083ae:	e07d      	b.n	80084ac <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80083b0:	4b46      	ldr	r3, [pc, #280]	; (80084cc <etharp_output+0x1fc>)
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	4619      	mov	r1, r3
 80083b6:	4a46      	ldr	r2, [pc, #280]	; (80084d0 <etharp_output+0x200>)
 80083b8:	460b      	mov	r3, r1
 80083ba:	005b      	lsls	r3, r3, #1
 80083bc:	440b      	add	r3, r1
 80083be:	00db      	lsls	r3, r3, #3
 80083c0:	4413      	add	r3, r2
 80083c2:	3314      	adds	r3, #20
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d925      	bls.n	8008416 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 80083ca:	4b40      	ldr	r3, [pc, #256]	; (80084cc <etharp_output+0x1fc>)
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	4619      	mov	r1, r3
 80083d0:	4a3f      	ldr	r2, [pc, #252]	; (80084d0 <etharp_output+0x200>)
 80083d2:	460b      	mov	r3, r1
 80083d4:	005b      	lsls	r3, r3, #1
 80083d6:	440b      	add	r3, r1
 80083d8:	00db      	lsls	r3, r3, #3
 80083da:	4413      	add	r3, r2
 80083dc:	3308      	adds	r3, #8
 80083de:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d117      	bne.n	8008416 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80083e6:	69bb      	ldr	r3, [r7, #24]
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	4b38      	ldr	r3, [pc, #224]	; (80084cc <etharp_output+0x1fc>)
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	4618      	mov	r0, r3
 80083f0:	4937      	ldr	r1, [pc, #220]	; (80084d0 <etharp_output+0x200>)
 80083f2:	4603      	mov	r3, r0
 80083f4:	005b      	lsls	r3, r3, #1
 80083f6:	4403      	add	r3, r0
 80083f8:	00db      	lsls	r3, r3, #3
 80083fa:	440b      	add	r3, r1
 80083fc:	3304      	adds	r3, #4
 80083fe:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8008400:	429a      	cmp	r2, r3
 8008402:	d108      	bne.n	8008416 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8008404:	4b31      	ldr	r3, [pc, #196]	; (80084cc <etharp_output+0x1fc>)
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	461a      	mov	r2, r3
 800840a:	68b9      	ldr	r1, [r7, #8]
 800840c:	68f8      	ldr	r0, [r7, #12]
 800840e:	f7ff fec5 	bl	800819c <etharp_output_to_arp_index>
 8008412:	4603      	mov	r3, r0
 8008414:	e04a      	b.n	80084ac <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8008416:	2300      	movs	r3, #0
 8008418:	75fb      	strb	r3, [r7, #23]
 800841a:	e031      	b.n	8008480 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800841c:	7dfa      	ldrb	r2, [r7, #23]
 800841e:	492c      	ldr	r1, [pc, #176]	; (80084d0 <etharp_output+0x200>)
 8008420:	4613      	mov	r3, r2
 8008422:	005b      	lsls	r3, r3, #1
 8008424:	4413      	add	r3, r2
 8008426:	00db      	lsls	r3, r3, #3
 8008428:	440b      	add	r3, r1
 800842a:	3314      	adds	r3, #20
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	2b01      	cmp	r3, #1
 8008430:	d923      	bls.n	800847a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8008432:	7dfa      	ldrb	r2, [r7, #23]
 8008434:	4926      	ldr	r1, [pc, #152]	; (80084d0 <etharp_output+0x200>)
 8008436:	4613      	mov	r3, r2
 8008438:	005b      	lsls	r3, r3, #1
 800843a:	4413      	add	r3, r2
 800843c:	00db      	lsls	r3, r3, #3
 800843e:	440b      	add	r3, r1
 8008440:	3308      	adds	r3, #8
 8008442:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8008444:	68fa      	ldr	r2, [r7, #12]
 8008446:	429a      	cmp	r2, r3
 8008448:	d117      	bne.n	800847a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	6819      	ldr	r1, [r3, #0]
 800844e:	7dfa      	ldrb	r2, [r7, #23]
 8008450:	481f      	ldr	r0, [pc, #124]	; (80084d0 <etharp_output+0x200>)
 8008452:	4613      	mov	r3, r2
 8008454:	005b      	lsls	r3, r3, #1
 8008456:	4413      	add	r3, r2
 8008458:	00db      	lsls	r3, r3, #3
 800845a:	4403      	add	r3, r0
 800845c:	3304      	adds	r3, #4
 800845e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8008460:	4299      	cmp	r1, r3
 8008462:	d10a      	bne.n	800847a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8008464:	4a19      	ldr	r2, [pc, #100]	; (80084cc <etharp_output+0x1fc>)
 8008466:	7dfb      	ldrb	r3, [r7, #23]
 8008468:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800846a:	7dfb      	ldrb	r3, [r7, #23]
 800846c:	461a      	mov	r2, r3
 800846e:	68b9      	ldr	r1, [r7, #8]
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	f7ff fe93 	bl	800819c <etharp_output_to_arp_index>
 8008476:	4603      	mov	r3, r0
 8008478:	e018      	b.n	80084ac <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800847a:	7dfb      	ldrb	r3, [r7, #23]
 800847c:	3301      	adds	r3, #1
 800847e:	75fb      	strb	r3, [r7, #23]
 8008480:	7dfb      	ldrb	r3, [r7, #23]
 8008482:	2b09      	cmp	r3, #9
 8008484:	d9ca      	bls.n	800841c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8008486:	68ba      	ldr	r2, [r7, #8]
 8008488:	69b9      	ldr	r1, [r7, #24]
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f000 f822 	bl	80084d4 <etharp_query>
 8008490:	4603      	mov	r3, r0
 8008492:	e00b      	b.n	80084ac <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f103 0226 	add.w	r2, r3, #38	; 0x26
 800849a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800849e:	9300      	str	r3, [sp, #0]
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	68b9      	ldr	r1, [r7, #8]
 80084a4:	68f8      	ldr	r0, [r7, #12]
 80084a6:	f001 fd3f 	bl	8009f28 <ethernet_output>
 80084aa:	4603      	mov	r3, r0
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3720      	adds	r7, #32
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	0800c000 	.word	0x0800c000
 80084b8:	0800c150 	.word	0x0800c150
 80084bc:	0800c078 	.word	0x0800c078
 80084c0:	0800c1a0 	.word	0x0800c1a0
 80084c4:	0800c140 	.word	0x0800c140
 80084c8:	0800c760 	.word	0x0800c760
 80084cc:	200001c8 	.word	0x200001c8
 80084d0:	200000d8 	.word	0x200000d8

080084d4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b08c      	sub	sp, #48	; 0x30
 80084d8:	af02      	add	r7, sp, #8
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	3326      	adds	r3, #38	; 0x26
 80084e4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80084e6:	23ff      	movs	r3, #255	; 0xff
 80084e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 80084ec:	2300      	movs	r3, #0
 80084ee:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	68f9      	ldr	r1, [r7, #12]
 80084f6:	4618      	mov	r0, r3
 80084f8:	f000 fe0e 	bl	8009118 <ip4_addr_isbroadcast_u32>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10c      	bne.n	800851c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800850a:	2be0      	cmp	r3, #224	; 0xe0
 800850c:	d006      	beq.n	800851c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d003      	beq.n	800851c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d102      	bne.n	8008522 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800851c:	f06f 030f 	mvn.w	r3, #15
 8008520:	e101      	b.n	8008726 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	2101      	movs	r1, #1
 8008526:	68b8      	ldr	r0, [r7, #8]
 8008528:	f7ff fb60 	bl	8007bec <etharp_find_entry>
 800852c:	4603      	mov	r3, r0
 800852e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8008530:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008534:	2b00      	cmp	r3, #0
 8008536:	da02      	bge.n	800853e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8008538:	8a7b      	ldrh	r3, [r7, #18]
 800853a:	b25b      	sxtb	r3, r3
 800853c:	e0f3      	b.n	8008726 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800853e:	8a7b      	ldrh	r3, [r7, #18]
 8008540:	2b7e      	cmp	r3, #126	; 0x7e
 8008542:	d906      	bls.n	8008552 <etharp_query+0x7e>
 8008544:	4b7a      	ldr	r3, [pc, #488]	; (8008730 <etharp_query+0x25c>)
 8008546:	f240 32c1 	movw	r2, #961	; 0x3c1
 800854a:	497a      	ldr	r1, [pc, #488]	; (8008734 <etharp_query+0x260>)
 800854c:	487a      	ldr	r0, [pc, #488]	; (8008738 <etharp_query+0x264>)
 800854e:	f001 fe2d 	bl	800a1ac <iprintf>
  i = (netif_addr_idx_t)i_err;
 8008552:	8a7b      	ldrh	r3, [r7, #18]
 8008554:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8008556:	7c7a      	ldrb	r2, [r7, #17]
 8008558:	4978      	ldr	r1, [pc, #480]	; (800873c <etharp_query+0x268>)
 800855a:	4613      	mov	r3, r2
 800855c:	005b      	lsls	r3, r3, #1
 800855e:	4413      	add	r3, r2
 8008560:	00db      	lsls	r3, r3, #3
 8008562:	440b      	add	r3, r1
 8008564:	3314      	adds	r3, #20
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d115      	bne.n	8008598 <etharp_query+0xc4>
    is_new_entry = 1;
 800856c:	2301      	movs	r3, #1
 800856e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8008570:	7c7a      	ldrb	r2, [r7, #17]
 8008572:	4972      	ldr	r1, [pc, #456]	; (800873c <etharp_query+0x268>)
 8008574:	4613      	mov	r3, r2
 8008576:	005b      	lsls	r3, r3, #1
 8008578:	4413      	add	r3, r2
 800857a:	00db      	lsls	r3, r3, #3
 800857c:	440b      	add	r3, r1
 800857e:	3314      	adds	r3, #20
 8008580:	2201      	movs	r2, #1
 8008582:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8008584:	7c7a      	ldrb	r2, [r7, #17]
 8008586:	496d      	ldr	r1, [pc, #436]	; (800873c <etharp_query+0x268>)
 8008588:	4613      	mov	r3, r2
 800858a:	005b      	lsls	r3, r3, #1
 800858c:	4413      	add	r3, r2
 800858e:	00db      	lsls	r3, r3, #3
 8008590:	440b      	add	r3, r1
 8008592:	3308      	adds	r3, #8
 8008594:	68fa      	ldr	r2, [r7, #12]
 8008596:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8008598:	7c7a      	ldrb	r2, [r7, #17]
 800859a:	4968      	ldr	r1, [pc, #416]	; (800873c <etharp_query+0x268>)
 800859c:	4613      	mov	r3, r2
 800859e:	005b      	lsls	r3, r3, #1
 80085a0:	4413      	add	r3, r2
 80085a2:	00db      	lsls	r3, r3, #3
 80085a4:	440b      	add	r3, r1
 80085a6:	3314      	adds	r3, #20
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d011      	beq.n	80085d2 <etharp_query+0xfe>
 80085ae:	7c7a      	ldrb	r2, [r7, #17]
 80085b0:	4962      	ldr	r1, [pc, #392]	; (800873c <etharp_query+0x268>)
 80085b2:	4613      	mov	r3, r2
 80085b4:	005b      	lsls	r3, r3, #1
 80085b6:	4413      	add	r3, r2
 80085b8:	00db      	lsls	r3, r3, #3
 80085ba:	440b      	add	r3, r1
 80085bc:	3314      	adds	r3, #20
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	2b01      	cmp	r3, #1
 80085c2:	d806      	bhi.n	80085d2 <etharp_query+0xfe>
 80085c4:	4b5a      	ldr	r3, [pc, #360]	; (8008730 <etharp_query+0x25c>)
 80085c6:	f240 32cd 	movw	r2, #973	; 0x3cd
 80085ca:	495d      	ldr	r1, [pc, #372]	; (8008740 <etharp_query+0x26c>)
 80085cc:	485a      	ldr	r0, [pc, #360]	; (8008738 <etharp_query+0x264>)
 80085ce:	f001 fded 	bl	800a1ac <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80085d2:	6a3b      	ldr	r3, [r7, #32]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d102      	bne.n	80085de <etharp_query+0x10a>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d10c      	bne.n	80085f8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80085de:	68b9      	ldr	r1, [r7, #8]
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f000 f963 	bl	80088ac <etharp_request>
 80085e6:	4603      	mov	r3, r0
 80085e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d102      	bne.n	80085f8 <etharp_query+0x124>
      return result;
 80085f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80085f6:	e096      	b.n	8008726 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d106      	bne.n	800860c <etharp_query+0x138>
 80085fe:	4b4c      	ldr	r3, [pc, #304]	; (8008730 <etharp_query+0x25c>)
 8008600:	f240 32e1 	movw	r2, #993	; 0x3e1
 8008604:	494f      	ldr	r1, [pc, #316]	; (8008744 <etharp_query+0x270>)
 8008606:	484c      	ldr	r0, [pc, #304]	; (8008738 <etharp_query+0x264>)
 8008608:	f001 fdd0 	bl	800a1ac <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800860c:	7c7a      	ldrb	r2, [r7, #17]
 800860e:	494b      	ldr	r1, [pc, #300]	; (800873c <etharp_query+0x268>)
 8008610:	4613      	mov	r3, r2
 8008612:	005b      	lsls	r3, r3, #1
 8008614:	4413      	add	r3, r2
 8008616:	00db      	lsls	r3, r3, #3
 8008618:	440b      	add	r3, r1
 800861a:	3314      	adds	r3, #20
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	2b01      	cmp	r3, #1
 8008620:	d917      	bls.n	8008652 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8008622:	4a49      	ldr	r2, [pc, #292]	; (8008748 <etharp_query+0x274>)
 8008624:	7c7b      	ldrb	r3, [r7, #17]
 8008626:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8008628:	7c7a      	ldrb	r2, [r7, #17]
 800862a:	4613      	mov	r3, r2
 800862c:	005b      	lsls	r3, r3, #1
 800862e:	4413      	add	r3, r2
 8008630:	00db      	lsls	r3, r3, #3
 8008632:	3308      	adds	r3, #8
 8008634:	4a41      	ldr	r2, [pc, #260]	; (800873c <etharp_query+0x268>)
 8008636:	4413      	add	r3, r2
 8008638:	3304      	adds	r3, #4
 800863a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800863e:	9200      	str	r2, [sp, #0]
 8008640:	697a      	ldr	r2, [r7, #20]
 8008642:	6879      	ldr	r1, [r7, #4]
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	f001 fc6f 	bl	8009f28 <ethernet_output>
 800864a:	4603      	mov	r3, r0
 800864c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008650:	e067      	b.n	8008722 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8008652:	7c7a      	ldrb	r2, [r7, #17]
 8008654:	4939      	ldr	r1, [pc, #228]	; (800873c <etharp_query+0x268>)
 8008656:	4613      	mov	r3, r2
 8008658:	005b      	lsls	r3, r3, #1
 800865a:	4413      	add	r3, r2
 800865c:	00db      	lsls	r3, r3, #3
 800865e:	440b      	add	r3, r1
 8008660:	3314      	adds	r3, #20
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	2b01      	cmp	r3, #1
 8008666:	d15c      	bne.n	8008722 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8008668:	2300      	movs	r3, #0
 800866a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8008670:	e01c      	b.n	80086ac <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8008672:	69fb      	ldr	r3, [r7, #28]
 8008674:	895a      	ldrh	r2, [r3, #10]
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	891b      	ldrh	r3, [r3, #8]
 800867a:	429a      	cmp	r2, r3
 800867c:	d10a      	bne.n	8008694 <etharp_query+0x1c0>
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d006      	beq.n	8008694 <etharp_query+0x1c0>
 8008686:	4b2a      	ldr	r3, [pc, #168]	; (8008730 <etharp_query+0x25c>)
 8008688:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800868c:	492f      	ldr	r1, [pc, #188]	; (800874c <etharp_query+0x278>)
 800868e:	482a      	ldr	r0, [pc, #168]	; (8008738 <etharp_query+0x264>)
 8008690:	f001 fd8c 	bl	800a1ac <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8008694:	69fb      	ldr	r3, [r7, #28]
 8008696:	7b1b      	ldrb	r3, [r3, #12]
 8008698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800869c:	2b00      	cmp	r3, #0
 800869e:	d002      	beq.n	80086a6 <etharp_query+0x1d2>
        copy_needed = 1;
 80086a0:	2301      	movs	r3, #1
 80086a2:	61bb      	str	r3, [r7, #24]
        break;
 80086a4:	e005      	b.n	80086b2 <etharp_query+0x1de>
      }
      p = p->next;
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	61fb      	str	r3, [r7, #28]
    while (p) {
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1df      	bne.n	8008672 <etharp_query+0x19e>
    }
    if (copy_needed) {
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d007      	beq.n	80086c8 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80086b8:	687a      	ldr	r2, [r7, #4]
 80086ba:	f44f 7120 	mov.w	r1, #640	; 0x280
 80086be:	200e      	movs	r0, #14
 80086c0:	f7fe fcc8 	bl	8007054 <pbuf_clone>
 80086c4:	61f8      	str	r0, [r7, #28]
 80086c6:	e004      	b.n	80086d2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80086cc:	69f8      	ldr	r0, [r7, #28]
 80086ce:	f7fe fb77 	bl	8006dc0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80086d2:	69fb      	ldr	r3, [r7, #28]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d021      	beq.n	800871c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80086d8:	7c7a      	ldrb	r2, [r7, #17]
 80086da:	4918      	ldr	r1, [pc, #96]	; (800873c <etharp_query+0x268>)
 80086dc:	4613      	mov	r3, r2
 80086de:	005b      	lsls	r3, r3, #1
 80086e0:	4413      	add	r3, r2
 80086e2:	00db      	lsls	r3, r3, #3
 80086e4:	440b      	add	r3, r1
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00a      	beq.n	8008702 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80086ec:	7c7a      	ldrb	r2, [r7, #17]
 80086ee:	4913      	ldr	r1, [pc, #76]	; (800873c <etharp_query+0x268>)
 80086f0:	4613      	mov	r3, r2
 80086f2:	005b      	lsls	r3, r3, #1
 80086f4:	4413      	add	r3, r2
 80086f6:	00db      	lsls	r3, r3, #3
 80086f8:	440b      	add	r3, r1
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7fe fabf 	bl	8006c80 <pbuf_free>
      }
      arp_table[i].q = p;
 8008702:	7c7a      	ldrb	r2, [r7, #17]
 8008704:	490d      	ldr	r1, [pc, #52]	; (800873c <etharp_query+0x268>)
 8008706:	4613      	mov	r3, r2
 8008708:	005b      	lsls	r3, r3, #1
 800870a:	4413      	add	r3, r2
 800870c:	00db      	lsls	r3, r3, #3
 800870e:	440b      	add	r3, r1
 8008710:	69fa      	ldr	r2, [r7, #28]
 8008712:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8008714:	2300      	movs	r3, #0
 8008716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800871a:	e002      	b.n	8008722 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800871c:	23ff      	movs	r3, #255	; 0xff
 800871e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8008722:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008726:	4618      	mov	r0, r3
 8008728:	3728      	adds	r7, #40	; 0x28
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
 800872e:	bf00      	nop
 8008730:	0800c000 	.word	0x0800c000
 8008734:	0800c1ac 	.word	0x0800c1ac
 8008738:	0800c078 	.word	0x0800c078
 800873c:	200000d8 	.word	0x200000d8
 8008740:	0800c1bc 	.word	0x0800c1bc
 8008744:	0800c1a0 	.word	0x0800c1a0
 8008748:	200001c8 	.word	0x200001c8
 800874c:	0800c1e4 	.word	0x0800c1e4

08008750 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b08a      	sub	sp, #40	; 0x28
 8008754:	af02      	add	r7, sp, #8
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
 800875c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800875e:	2300      	movs	r3, #0
 8008760:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d106      	bne.n	8008776 <etharp_raw+0x26>
 8008768:	4b3a      	ldr	r3, [pc, #232]	; (8008854 <etharp_raw+0x104>)
 800876a:	f240 4257 	movw	r2, #1111	; 0x457
 800876e:	493a      	ldr	r1, [pc, #232]	; (8008858 <etharp_raw+0x108>)
 8008770:	483a      	ldr	r0, [pc, #232]	; (800885c <etharp_raw+0x10c>)
 8008772:	f001 fd1b 	bl	800a1ac <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8008776:	f44f 7220 	mov.w	r2, #640	; 0x280
 800877a:	211c      	movs	r1, #28
 800877c:	200e      	movs	r0, #14
 800877e:	f7fd ff9d 	bl	80066bc <pbuf_alloc>
 8008782:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8008784:	69bb      	ldr	r3, [r7, #24]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d102      	bne.n	8008790 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800878a:	f04f 33ff 	mov.w	r3, #4294967295
 800878e:	e05d      	b.n	800884c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	895b      	ldrh	r3, [r3, #10]
 8008794:	2b1b      	cmp	r3, #27
 8008796:	d806      	bhi.n	80087a6 <etharp_raw+0x56>
 8008798:	4b2e      	ldr	r3, [pc, #184]	; (8008854 <etharp_raw+0x104>)
 800879a:	f240 4262 	movw	r2, #1122	; 0x462
 800879e:	4930      	ldr	r1, [pc, #192]	; (8008860 <etharp_raw+0x110>)
 80087a0:	482e      	ldr	r0, [pc, #184]	; (800885c <etharp_raw+0x10c>)
 80087a2:	f001 fd03 	bl	800a1ac <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80087ac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7fd f822 	bl	80057f8 <lwip_htons>
 80087b4:	4603      	mov	r3, r0
 80087b6:	461a      	mov	r2, r3
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80087c2:	2b06      	cmp	r3, #6
 80087c4:	d006      	beq.n	80087d4 <etharp_raw+0x84>
 80087c6:	4b23      	ldr	r3, [pc, #140]	; (8008854 <etharp_raw+0x104>)
 80087c8:	f240 4269 	movw	r2, #1129	; 0x469
 80087cc:	4925      	ldr	r1, [pc, #148]	; (8008864 <etharp_raw+0x114>)
 80087ce:	4823      	ldr	r0, [pc, #140]	; (800885c <etharp_raw+0x10c>)
 80087d0:	f001 fcec 	bl	800a1ac <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	3308      	adds	r3, #8
 80087d8:	2206      	movs	r2, #6
 80087da:	6839      	ldr	r1, [r7, #0]
 80087dc:	4618      	mov	r0, r3
 80087de:	f001 fc25 	bl	800a02c <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	3312      	adds	r3, #18
 80087e6:	2206      	movs	r2, #6
 80087e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087ea:	4618      	mov	r0, r3
 80087ec:	f001 fc1e 	bl	800a02c <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	330e      	adds	r3, #14
 80087f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087f6:	6812      	ldr	r2, [r2, #0]
 80087f8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	3318      	adds	r3, #24
 80087fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008800:	6812      	ldr	r2, [r2, #0]
 8008802:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	2200      	movs	r2, #0
 8008808:	701a      	strb	r2, [r3, #0]
 800880a:	2200      	movs	r2, #0
 800880c:	f042 0201 	orr.w	r2, r2, #1
 8008810:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	2200      	movs	r2, #0
 8008816:	f042 0208 	orr.w	r2, r2, #8
 800881a:	709a      	strb	r2, [r3, #2]
 800881c:	2200      	movs	r2, #0
 800881e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	2206      	movs	r2, #6
 8008824:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	2204      	movs	r2, #4
 800882a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800882c:	f640 0306 	movw	r3, #2054	; 0x806
 8008830:	9300      	str	r3, [sp, #0]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	69b9      	ldr	r1, [r7, #24]
 8008838:	68f8      	ldr	r0, [r7, #12]
 800883a:	f001 fb75 	bl	8009f28 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800883e:	69b8      	ldr	r0, [r7, #24]
 8008840:	f7fe fa1e 	bl	8006c80 <pbuf_free>
  p = NULL;
 8008844:	2300      	movs	r3, #0
 8008846:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8008848:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800884c:	4618      	mov	r0, r3
 800884e:	3720      	adds	r7, #32
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}
 8008854:	0800c000 	.word	0x0800c000
 8008858:	0800c150 	.word	0x0800c150
 800885c:	0800c078 	.word	0x0800c078
 8008860:	0800c200 	.word	0x0800c200
 8008864:	0800c234 	.word	0x0800c234

08008868 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b088      	sub	sp, #32
 800886c:	af04      	add	r7, sp, #16
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8008884:	2201      	movs	r2, #1
 8008886:	9203      	str	r2, [sp, #12]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	9202      	str	r2, [sp, #8]
 800888c:	4a06      	ldr	r2, [pc, #24]	; (80088a8 <etharp_request_dst+0x40>)
 800888e:	9201      	str	r2, [sp, #4]
 8008890:	9300      	str	r3, [sp, #0]
 8008892:	4603      	mov	r3, r0
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	68f8      	ldr	r0, [r7, #12]
 8008898:	f7ff ff5a 	bl	8008750 <etharp_raw>
 800889c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3710      	adds	r7, #16
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	0800c768 	.word	0x0800c768

080088ac <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b082      	sub	sp, #8
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80088b6:	4a05      	ldr	r2, [pc, #20]	; (80088cc <etharp_request+0x20>)
 80088b8:	6839      	ldr	r1, [r7, #0]
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f7ff ffd4 	bl	8008868 <etharp_request_dst>
 80088c0:	4603      	mov	r3, r0
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3708      	adds	r7, #8
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	0800c760 	.word	0x0800c760

080088d0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b08e      	sub	sp, #56	; 0x38
 80088d4:	af04      	add	r7, sp, #16
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80088da:	4b78      	ldr	r3, [pc, #480]	; (8008abc <icmp_input+0x1ec>)
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	623b      	str	r3, [r7, #32]
  hlen = IPH_HL_BYTES(iphdr_in);
 80088e0:	6a3b      	ldr	r3, [r7, #32]
 80088e2:	781b      	ldrb	r3, [r3, #0]
 80088e4:	f003 030f 	and.w	r3, r3, #15
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	83fb      	strh	r3, [r7, #30]
  if (hlen < IP_HLEN) {
 80088f0:	8bfb      	ldrh	r3, [r7, #30]
 80088f2:	2b13      	cmp	r3, #19
 80088f4:	f240 80cf 	bls.w	8008a96 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	895b      	ldrh	r3, [r3, #10]
 80088fc:	2b03      	cmp	r3, #3
 80088fe:	f240 80cc 	bls.w	8008a9a <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	781b      	ldrb	r3, [r3, #0]
 8008908:	777b      	strb	r3, [r7, #29]
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 800890a:	7f7b      	ldrb	r3, [r7, #29]
 800890c:	2b00      	cmp	r3, #0
 800890e:	f000 80bb 	beq.w	8008a88 <icmp_input+0x1b8>
 8008912:	2b08      	cmp	r3, #8
 8008914:	f040 80bb 	bne.w	8008a8e <icmp_input+0x1be>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8008918:	4b69      	ldr	r3, [pc, #420]	; (8008ac0 <icmp_input+0x1f0>)
 800891a:	627b      	str	r3, [r7, #36]	; 0x24
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800891c:	4b67      	ldr	r3, [pc, #412]	; (8008abc <icmp_input+0x1ec>)
 800891e:	695b      	ldr	r3, [r3, #20]
 8008920:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008924:	2be0      	cmp	r3, #224	; 0xe0
 8008926:	d102      	bne.n	800892e <icmp_input+0x5e>
#if LWIP_MULTICAST_PING
        /* For multicast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	3304      	adds	r3, #4
 800892c:	627b      	str	r3, [r7, #36]	; 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800892e:	4b63      	ldr	r3, [pc, #396]	; (8008abc <icmp_input+0x1ec>)
 8008930:	695b      	ldr	r3, [r3, #20]
 8008932:	4a62      	ldr	r2, [pc, #392]	; (8008abc <icmp_input+0x1ec>)
 8008934:	6812      	ldr	r2, [r2, #0]
 8008936:	4611      	mov	r1, r2
 8008938:	4618      	mov	r0, r3
 800893a:	f000 fbed 	bl	8009118 <ip4_addr_isbroadcast_u32>
 800893e:	4603      	mov	r3, r0
 8008940:	2b00      	cmp	r3, #0
 8008942:	d002      	beq.n	800894a <icmp_input+0x7a>
#if LWIP_BROADCAST_PING
        /* For broadcast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	3304      	adds	r3, #4
 8008948:	627b      	str	r3, [r7, #36]	; 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	891b      	ldrh	r3, [r3, #8]
 800894e:	2b07      	cmp	r3, #7
 8008950:	f240 80a5 	bls.w	8008a9e <icmp_input+0x1ce>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8008954:	8bfb      	ldrh	r3, [r7, #30]
 8008956:	330e      	adds	r3, #14
 8008958:	4619      	mov	r1, r3
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f7fe f8fa 	bl	8006b54 <pbuf_add_header>
 8008960:	4603      	mov	r3, r0
 8008962:	2b00      	cmp	r3, #0
 8008964:	d04b      	beq.n	80089fe <icmp_input+0x12e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	891a      	ldrh	r2, [r3, #8]
 800896a:	8bfb      	ldrh	r3, [r7, #30]
 800896c:	4413      	add	r3, r2
 800896e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	891b      	ldrh	r3, [r3, #8]
 8008974:	8b7a      	ldrh	r2, [r7, #26]
 8008976:	429a      	cmp	r2, r3
 8008978:	f0c0 8096 	bcc.w	8008aa8 <icmp_input+0x1d8>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 800897c:	8b7b      	ldrh	r3, [r7, #26]
 800897e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8008982:	4619      	mov	r1, r3
 8008984:	200e      	movs	r0, #14
 8008986:	f7fd fe99 	bl	80066bc <pbuf_alloc>
 800898a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	2b00      	cmp	r3, #0
 8008990:	f000 808c 	beq.w	8008aac <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	895b      	ldrh	r3, [r3, #10]
 8008998:	461a      	mov	r2, r3
 800899a:	8bfb      	ldrh	r3, [r7, #30]
 800899c:	3308      	adds	r3, #8
 800899e:	429a      	cmp	r2, r3
 80089a0:	d203      	bcs.n	80089aa <icmp_input+0xda>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80089a2:	6978      	ldr	r0, [r7, #20]
 80089a4:	f7fe f96c 	bl	8006c80 <pbuf_free>
          goto icmperr;
 80089a8:	e081      	b.n	8008aae <icmp_input+0x1de>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	8bfa      	ldrh	r2, [r7, #30]
 80089b0:	6a39      	ldr	r1, [r7, #32]
 80089b2:	4618      	mov	r0, r3
 80089b4:	f001 fb3a 	bl	800a02c <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80089b8:	8bfb      	ldrh	r3, [r7, #30]
 80089ba:	4619      	mov	r1, r3
 80089bc:	6978      	ldr	r0, [r7, #20]
 80089be:	f7fe f8d9 	bl	8006b74 <pbuf_remove_header>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d009      	beq.n	80089dc <icmp_input+0x10c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80089c8:	4b3e      	ldr	r3, [pc, #248]	; (8008ac4 <icmp_input+0x1f4>)
 80089ca:	22b6      	movs	r2, #182	; 0xb6
 80089cc:	493e      	ldr	r1, [pc, #248]	; (8008ac8 <icmp_input+0x1f8>)
 80089ce:	483f      	ldr	r0, [pc, #252]	; (8008acc <icmp_input+0x1fc>)
 80089d0:	f001 fbec 	bl	800a1ac <iprintf>
          pbuf_free(r);
 80089d4:	6978      	ldr	r0, [r7, #20]
 80089d6:	f7fe f953 	bl	8006c80 <pbuf_free>
          goto icmperr;
 80089da:	e068      	b.n	8008aae <icmp_input+0x1de>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80089dc:	6879      	ldr	r1, [r7, #4]
 80089de:	6978      	ldr	r0, [r7, #20]
 80089e0:	f7fe fa66 	bl	8006eb0 <pbuf_copy>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d003      	beq.n	80089f2 <icmp_input+0x122>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80089ea:	6978      	ldr	r0, [r7, #20]
 80089ec:	f7fe f948 	bl	8006c80 <pbuf_free>
          goto icmperr;
 80089f0:	e05d      	b.n	8008aae <icmp_input+0x1de>
        }
        /* free the original p */
        pbuf_free(p);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7fe f944 	bl	8006c80 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	607b      	str	r3, [r7, #4]
 80089fc:	e00f      	b.n	8008a1e <icmp_input+0x14e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80089fe:	8bfb      	ldrh	r3, [r7, #30]
 8008a00:	330e      	adds	r3, #14
 8008a02:	4619      	mov	r1, r3
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f7fe f8b5 	bl	8006b74 <pbuf_remove_header>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d006      	beq.n	8008a1e <icmp_input+0x14e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8008a10:	4b2c      	ldr	r3, [pc, #176]	; (8008ac4 <icmp_input+0x1f4>)
 8008a12:	22c7      	movs	r2, #199	; 0xc7
 8008a14:	492e      	ldr	r1, [pc, #184]	; (8008ad0 <icmp_input+0x200>)
 8008a16:	482d      	ldr	r0, [pc, #180]	; (8008acc <icmp_input+0x1fc>)
 8008a18:	f001 fbc8 	bl	800a1ac <iprintf>
          goto icmperr;
 8008a1c:	e047      	b.n	8008aae <icmp_input+0x1de>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8008a24:	8bfb      	ldrh	r3, [r7, #30]
 8008a26:	4619      	mov	r1, r3
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f7fe f893 	bl	8006b54 <pbuf_add_header>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d12b      	bne.n	8008a8c <icmp_input+0x1bc>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8008a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8008a42:	4b1e      	ldr	r3, [pc, #120]	; (8008abc <icmp_input+0x1ec>)
 8008a44:	691a      	ldr	r2, [r3, #16]
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	2200      	movs	r2, #0
 8008a54:	709a      	strb	r2, [r3, #2]
 8008a56:	2200      	movs	r2, #0
 8008a58:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	22ff      	movs	r2, #255	; 0xff
 8008a5e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2200      	movs	r2, #0
 8008a64:	729a      	strb	r2, [r3, #10]
 8008a66:	2200      	movs	r2, #0
 8008a68:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	9302      	str	r3, [sp, #8]
 8008a6e:	2301      	movs	r3, #1
 8008a70:	9301      	str	r3, [sp, #4]
 8008a72:	2300      	movs	r3, #0
 8008a74:	9300      	str	r3, [sp, #0]
 8008a76:	23ff      	movs	r3, #255	; 0xff
 8008a78:	2200      	movs	r2, #0
 8008a7a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fa73 	bl	8008f68 <ip4_output_if>
 8008a82:	4603      	mov	r3, r0
 8008a84:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8008a86:	e001      	b.n	8008a8c <icmp_input+0x1bc>
      break;
 8008a88:	bf00      	nop
 8008a8a:	e000      	b.n	8008a8e <icmp_input+0x1be>
      break;
 8008a8c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f7fe f8f6 	bl	8006c80 <pbuf_free>
  return;
 8008a94:	e00f      	b.n	8008ab6 <icmp_input+0x1e6>
    goto lenerr;
 8008a96:	bf00      	nop
 8008a98:	e002      	b.n	8008aa0 <icmp_input+0x1d0>
    goto lenerr;
 8008a9a:	bf00      	nop
 8008a9c:	e000      	b.n	8008aa0 <icmp_input+0x1d0>
        goto lenerr;
 8008a9e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f7fe f8ed 	bl	8006c80 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8008aa6:	e006      	b.n	8008ab6 <icmp_input+0x1e6>
          goto icmperr;
 8008aa8:	bf00      	nop
 8008aaa:	e000      	b.n	8008aae <icmp_input+0x1de>
          goto icmperr;
 8008aac:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f7fe f8e6 	bl	8006c80 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8008ab4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8008ab6:	3728      	adds	r7, #40	; 0x28
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}
 8008abc:	2000368c 	.word	0x2000368c
 8008ac0:	200036a0 	.word	0x200036a0
 8008ac4:	0800c278 	.word	0x0800c278
 8008ac8:	0800c2b0 	.word	0x0800c2b0
 8008acc:	0800c2e8 	.word	0x0800c2e8
 8008ad0:	0800c310 	.word	0x0800c310

08008ad4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	460b      	mov	r3, r1
 8008ade:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8008ae0:	78fb      	ldrb	r3, [r7, #3]
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	2103      	movs	r1, #3
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f814 	bl	8008b14 <icmp_send_response>
}
 8008aec:	bf00      	nop
 8008aee:	3708      	adds	r7, #8
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	460b      	mov	r3, r1
 8008afe:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8008b00:	78fb      	ldrb	r3, [r7, #3]
 8008b02:	461a      	mov	r2, r3
 8008b04:	210b      	movs	r1, #11
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 f804 	bl	8008b14 <icmp_send_response>
}
 8008b0c:	bf00      	nop
 8008b0e:	3708      	adds	r7, #8
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b08c      	sub	sp, #48	; 0x30
 8008b18:	af04      	add	r7, sp, #16
 8008b1a:	6078      	str	r0, [r7, #4]
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	70fb      	strb	r3, [r7, #3]
 8008b20:	4613      	mov	r3, r2
 8008b22:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8008b24:	f44f 7220 	mov.w	r2, #640	; 0x280
 8008b28:	2124      	movs	r1, #36	; 0x24
 8008b2a:	2022      	movs	r0, #34	; 0x22
 8008b2c:	f7fd fdc6 	bl	80066bc <pbuf_alloc>
 8008b30:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8008b32:	69fb      	ldr	r3, [r7, #28]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d04c      	beq.n	8008bd2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	895b      	ldrh	r3, [r3, #10]
 8008b3c:	2b23      	cmp	r3, #35	; 0x23
 8008b3e:	d806      	bhi.n	8008b4e <icmp_send_response+0x3a>
 8008b40:	4b26      	ldr	r3, [pc, #152]	; (8008bdc <icmp_send_response+0xc8>)
 8008b42:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8008b46:	4926      	ldr	r1, [pc, #152]	; (8008be0 <icmp_send_response+0xcc>)
 8008b48:	4826      	ldr	r0, [pc, #152]	; (8008be4 <icmp_send_response+0xd0>)
 8008b4a:	f001 fb2f 	bl	800a1ac <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	78fa      	ldrb	r2, [r7, #3]
 8008b5e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	78ba      	ldrb	r2, [r7, #2]
 8008b64:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	711a      	strb	r2, [r3, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	2200      	movs	r2, #0
 8008b74:	719a      	strb	r2, [r3, #6]
 8008b76:	2200      	movs	r2, #0
 8008b78:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	f103 0008 	add.w	r0, r3, #8
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	221c      	movs	r2, #28
 8008b88:	4619      	mov	r1, r3
 8008b8a:	f001 fa4f 	bl	800a02c <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8008b8e:	69bb      	ldr	r3, [r7, #24]
 8008b90:	68db      	ldr	r3, [r3, #12]
 8008b92:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8008b94:	f107 030c 	add.w	r3, r7, #12
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f000 f825 	bl	8008be8 <ip4_route>
 8008b9e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d011      	beq.n	8008bca <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	709a      	strb	r2, [r3, #2]
 8008bac:	2200      	movs	r2, #0
 8008bae:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8008bb0:	f107 020c 	add.w	r2, r7, #12
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	9302      	str	r3, [sp, #8]
 8008bb8:	2301      	movs	r3, #1
 8008bba:	9301      	str	r3, [sp, #4]
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	9300      	str	r3, [sp, #0]
 8008bc0:	23ff      	movs	r3, #255	; 0xff
 8008bc2:	2100      	movs	r1, #0
 8008bc4:	69f8      	ldr	r0, [r7, #28]
 8008bc6:	f000 f9cf 	bl	8008f68 <ip4_output_if>
  }
  pbuf_free(q);
 8008bca:	69f8      	ldr	r0, [r7, #28]
 8008bcc:	f7fe f858 	bl	8006c80 <pbuf_free>
 8008bd0:	e000      	b.n	8008bd4 <icmp_send_response+0xc0>
    return;
 8008bd2:	bf00      	nop
}
 8008bd4:	3720      	adds	r7, #32
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	bf00      	nop
 8008bdc:	0800c278 	.word	0x0800c278
 8008be0:	0800c344 	.word	0x0800c344
 8008be4:	0800c2e8 	.word	0x0800c2e8

08008be8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b085      	sub	sp, #20
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8008bf0:	4b33      	ldr	r3, [pc, #204]	; (8008cc0 <ip4_route+0xd8>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	60fb      	str	r3, [r7, #12]
 8008bf6:	e036      	b.n	8008c66 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008bfe:	f003 0301 	and.w	r3, r3, #1
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d02b      	beq.n	8008c60 <ip4_route+0x78>
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008c0e:	089b      	lsrs	r3, r3, #2
 8008c10:	f003 0301 	and.w	r3, r3, #1
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d022      	beq.n	8008c60 <ip4_route+0x78>
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	3304      	adds	r3, #4
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d01d      	beq.n	8008c60 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	405a      	eors	r2, r3
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	3308      	adds	r3, #8
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4013      	ands	r3, r2
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d101      	bne.n	8008c40 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	e038      	b.n	8008cb2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008c46:	f003 0302 	and.w	r3, r3, #2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d108      	bne.n	8008c60 <ip4_route+0x78>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	330c      	adds	r3, #12
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d101      	bne.n	8008c60 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	e028      	b.n	8008cb2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	60fb      	str	r3, [r7, #12]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d1c5      	bne.n	8008bf8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8008c6c:	4b15      	ldr	r3, [pc, #84]	; (8008cc4 <ip4_route+0xdc>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d01a      	beq.n	8008caa <ip4_route+0xc2>
 8008c74:	4b13      	ldr	r3, [pc, #76]	; (8008cc4 <ip4_route+0xdc>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008c7c:	f003 0301 	and.w	r3, r3, #1
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d012      	beq.n	8008caa <ip4_route+0xc2>
 8008c84:	4b0f      	ldr	r3, [pc, #60]	; (8008cc4 <ip4_route+0xdc>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008c8c:	f003 0304 	and.w	r3, r3, #4
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d00a      	beq.n	8008caa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8008c94:	4b0b      	ldr	r3, [pc, #44]	; (8008cc4 <ip4_route+0xdc>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	3304      	adds	r3, #4
 8008c9a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d004      	beq.n	8008caa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	2b7f      	cmp	r3, #127	; 0x7f
 8008ca8:	d101      	bne.n	8008cae <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8008caa:	2300      	movs	r3, #0
 8008cac:	e001      	b.n	8008cb2 <ip4_route+0xca>
  }

  return netif_default;
 8008cae:	4b05      	ldr	r3, [pc, #20]	; (8008cc4 <ip4_route+0xdc>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3714      	adds	r7, #20
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	200066ec 	.word	0x200066ec
 8008cc4:	200066f0 	.word	0x200066f0

08008cc8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008cd6:	f003 0301 	and.w	r3, r3, #1
 8008cda:	b2db      	uxtb	r3, r3
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d016      	beq.n	8008d0e <ip4_input_accept+0x46>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d011      	beq.n	8008d0e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8008cea:	4b0b      	ldr	r3, [pc, #44]	; (8008d18 <ip4_input_accept+0x50>)
 8008cec:	695a      	ldr	r2, [r3, #20]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	3304      	adds	r3, #4
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d008      	beq.n	8008d0a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8008cf8:	4b07      	ldr	r3, [pc, #28]	; (8008d18 <ip4_input_accept+0x50>)
 8008cfa:	695b      	ldr	r3, [r3, #20]
 8008cfc:	6879      	ldr	r1, [r7, #4]
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f000 fa0a 	bl	8009118 <ip4_addr_isbroadcast_u32>
 8008d04:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d001      	beq.n	8008d0e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	e000      	b.n	8008d10 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8008d0e:	2300      	movs	r3, #0
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3708      	adds	r7, #8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	2000368c 	.word	0x2000368c

08008d1c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b086      	sub	sp, #24
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	091b      	lsrs	r3, r3, #4
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	2b04      	cmp	r3, #4
 8008d36:	d004      	beq.n	8008d42 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f7fd ffa1 	bl	8006c80 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	e10a      	b.n	8008f58 <ip4_input+0x23c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	781b      	ldrb	r3, [r3, #0]
 8008d46:	f003 030f 	and.w	r3, r3, #15
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	885b      	ldrh	r3, [r3, #2]
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f7fc fd4d 	bl	80057f8 <lwip_htons>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	891b      	ldrh	r3, [r3, #8]
 8008d66:	89ba      	ldrh	r2, [r7, #12]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d204      	bcs.n	8008d76 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8008d6c:	89bb      	ldrh	r3, [r7, #12]
 8008d6e:	4619      	mov	r1, r3
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f7fd fdff 	bl	8006974 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	895b      	ldrh	r3, [r3, #10]
 8008d7a:	89fa      	ldrh	r2, [r7, #14]
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	d807      	bhi.n	8008d90 <ip4_input+0x74>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	891b      	ldrh	r3, [r3, #8]
 8008d84:	89ba      	ldrh	r2, [r7, #12]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d802      	bhi.n	8008d90 <ip4_input+0x74>
 8008d8a:	89fb      	ldrh	r3, [r7, #14]
 8008d8c:	2b13      	cmp	r3, #19
 8008d8e:	d804      	bhi.n	8008d9a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f7fd ff75 	bl	8006c80 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8008d96:	2300      	movs	r3, #0
 8008d98:	e0de      	b.n	8008f58 <ip4_input+0x23c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	4a70      	ldr	r2, [pc, #448]	; (8008f60 <ip4_input+0x244>)
 8008da0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	4a6e      	ldr	r2, [pc, #440]	; (8008f60 <ip4_input+0x244>)
 8008da8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8008daa:	4b6d      	ldr	r3, [pc, #436]	; (8008f60 <ip4_input+0x244>)
 8008dac:	695b      	ldr	r3, [r3, #20]
 8008dae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008db2:	2be0      	cmp	r3, #224	; 0xe0
 8008db4:	d112      	bne.n	8008ddc <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008dbc:	f003 0301 	and.w	r3, r3, #1
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d007      	beq.n	8008dd6 <ip4_input+0xba>
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	3304      	adds	r3, #4
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d002      	beq.n	8008dd6 <ip4_input+0xba>
      netif = inp;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	613b      	str	r3, [r7, #16]
 8008dd4:	e02a      	b.n	8008e2c <ip4_input+0x110>
    } else {
      netif = NULL;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	613b      	str	r3, [r7, #16]
 8008dda:	e027      	b.n	8008e2c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8008ddc:	6838      	ldr	r0, [r7, #0]
 8008dde:	f7ff ff73 	bl	8008cc8 <ip4_input_accept>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d002      	beq.n	8008dee <ip4_input+0xd2>
      netif = inp;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	613b      	str	r3, [r7, #16]
 8008dec:	e01e      	b.n	8008e2c <ip4_input+0x110>
    } else {
      netif = NULL;
 8008dee:	2300      	movs	r3, #0
 8008df0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8008df2:	4b5b      	ldr	r3, [pc, #364]	; (8008f60 <ip4_input+0x244>)
 8008df4:	695b      	ldr	r3, [r3, #20]
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	2b7f      	cmp	r3, #127	; 0x7f
 8008dfa:	d017      	beq.n	8008e2c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8008dfc:	4b59      	ldr	r3, [pc, #356]	; (8008f64 <ip4_input+0x248>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	613b      	str	r3, [r7, #16]
 8008e02:	e00e      	b.n	8008e22 <ip4_input+0x106>
          if (netif == inp) {
 8008e04:	693a      	ldr	r2, [r7, #16]
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d006      	beq.n	8008e1a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8008e0c:	6938      	ldr	r0, [r7, #16]
 8008e0e:	f7ff ff5b 	bl	8008cc8 <ip4_input_accept>
 8008e12:	4603      	mov	r3, r0
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d108      	bne.n	8008e2a <ip4_input+0x10e>
 8008e18:	e000      	b.n	8008e1c <ip4_input+0x100>
            continue;
 8008e1a:	bf00      	nop
        NETIF_FOREACH(netif) {
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	613b      	str	r3, [r7, #16]
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1ed      	bne.n	8008e04 <ip4_input+0xe8>
 8008e28:	e000      	b.n	8008e2c <ip4_input+0x110>
            break;
 8008e2a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8008e2c:	4b4c      	ldr	r3, [pc, #304]	; (8008f60 <ip4_input+0x244>)
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	6839      	ldr	r1, [r7, #0]
 8008e32:	4618      	mov	r0, r3
 8008e34:	f000 f970 	bl	8009118 <ip4_addr_isbroadcast_u32>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d105      	bne.n	8008e4a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8008e3e:	4b48      	ldr	r3, [pc, #288]	; (8008f60 <ip4_input+0x244>)
 8008e40:	691b      	ldr	r3, [r3, #16]
 8008e42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8008e46:	2be0      	cmp	r3, #224	; 0xe0
 8008e48:	d104      	bne.n	8008e54 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f7fd ff18 	bl	8006c80 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8008e50:	2300      	movs	r3, #0
 8008e52:	e081      	b.n	8008f58 <ip4_input+0x23c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d104      	bne.n	8008e64 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f7fd ff10 	bl	8006c80 <pbuf_free>
    return ERR_OK;
 8008e60:	2300      	movs	r3, #0
 8008e62:	e079      	b.n	8008f58 <ip4_input+0x23c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	88db      	ldrh	r3, [r3, #6]
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8008e70:	4013      	ands	r3, r2
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00b      	beq.n	8008e8e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 fc94 	bl	80097a4 <ip4_reass>
 8008e7c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d101      	bne.n	8008e88 <ip4_input+0x16c>
      return ERR_OK;
 8008e84:	2300      	movs	r3, #0
 8008e86:	e067      	b.n	8008f58 <ip4_input+0x23c>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8008e8e:	4a34      	ldr	r2, [pc, #208]	; (8008f60 <ip4_input+0x244>)
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8008e94:	4a32      	ldr	r2, [pc, #200]	; (8008f60 <ip4_input+0x244>)
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8008e9a:	4a31      	ldr	r2, [pc, #196]	; (8008f60 <ip4_input+0x244>)
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	f003 030f 	and.w	r3, r3, #15
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	b29a      	uxth	r2, r3
 8008eb0:	4b2b      	ldr	r3, [pc, #172]	; (8008f60 <ip4_input+0x244>)
 8008eb2:	819a      	strh	r2, [r3, #12]

#if LWIP_RAW
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
 8008eb4:	6839      	ldr	r1, [r7, #0]
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f7fe f938 	bl	800712c <raw_input>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	72fb      	strb	r3, [r7, #11]
  if (raw_status != RAW_INPUT_EATEN)
 8008ec0:	7afb      	ldrb	r3, [r7, #11]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d034      	beq.n	8008f30 <ip4_input+0x214>
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8008ec6:	89fb      	ldrh	r3, [r7, #14]
 8008ec8:	4619      	mov	r1, r3
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f7fd fe52 	bl	8006b74 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	7a5b      	ldrb	r3, [r3, #9]
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d006      	beq.n	8008ee6 <ip4_input+0x1ca>
 8008ed8:	2b11      	cmp	r3, #17
 8008eda:	d109      	bne.n	8008ef0 <ip4_input+0x1d4>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8008edc:	6839      	ldr	r1, [r7, #0]
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f7fe fba6 	bl	8007630 <udp_input>
        break;
 8008ee4:	e025      	b.n	8008f32 <ip4_input+0x216>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8008ee6:	6839      	ldr	r1, [r7, #0]
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f7ff fcf1 	bl	80088d0 <icmp_input>
        break;
 8008eee:	e020      	b.n	8008f32 <ip4_input+0x216>
        igmp_input(p, inp, ip4_current_dest_addr());
        break;
#endif /* LWIP_IGMP */
      default:
#if LWIP_RAW
        if (raw_status == RAW_INPUT_DELIVERED) {
 8008ef0:	7afb      	ldrb	r3, [r7, #11]
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d018      	beq.n	8008f28 <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8008ef6:	4b1a      	ldr	r3, [pc, #104]	; (8008f60 <ip4_input+0x244>)
 8008ef8:	695b      	ldr	r3, [r3, #20]
 8008efa:	6939      	ldr	r1, [r7, #16]
 8008efc:	4618      	mov	r0, r3
 8008efe:	f000 f90b 	bl	8009118 <ip4_addr_isbroadcast_u32>
 8008f02:	4603      	mov	r3, r0
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d10f      	bne.n	8008f28 <ip4_input+0x20c>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8008f08:	4b15      	ldr	r3, [pc, #84]	; (8008f60 <ip4_input+0x244>)
 8008f0a:	695b      	ldr	r3, [r3, #20]
 8008f0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8008f10:	2be0      	cmp	r3, #224	; 0xe0
 8008f12:	d009      	beq.n	8008f28 <ip4_input+0x20c>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8008f14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008f18:	4619      	mov	r1, r3
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f7fd fe9d 	bl	8006c5a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8008f20:	2102      	movs	r1, #2
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f7ff fdd6 	bl	8008ad4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f7fd fea9 	bl	8006c80 <pbuf_free>
        break;
 8008f2e:	e000      	b.n	8008f32 <ip4_input+0x216>
    }
  }
 8008f30:	bf00      	nop

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8008f32:	4b0b      	ldr	r3, [pc, #44]	; (8008f60 <ip4_input+0x244>)
 8008f34:	2200      	movs	r2, #0
 8008f36:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8008f38:	4b09      	ldr	r3, [pc, #36]	; (8008f60 <ip4_input+0x244>)
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8008f3e:	4b08      	ldr	r3, [pc, #32]	; (8008f60 <ip4_input+0x244>)
 8008f40:	2200      	movs	r2, #0
 8008f42:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8008f44:	4b06      	ldr	r3, [pc, #24]	; (8008f60 <ip4_input+0x244>)
 8008f46:	2200      	movs	r2, #0
 8008f48:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8008f4a:	4b05      	ldr	r3, [pc, #20]	; (8008f60 <ip4_input+0x244>)
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8008f50:	4b03      	ldr	r3, [pc, #12]	; (8008f60 <ip4_input+0x244>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8008f56:	2300      	movs	r3, #0
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3718      	adds	r7, #24
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	2000368c 	.word	0x2000368c
 8008f64:	200066ec 	.word	0x200066ec

08008f68 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08a      	sub	sp, #40	; 0x28
 8008f6c:	af04      	add	r7, sp, #16
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
 8008f74:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d009      	beq.n	8008f94 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d003      	beq.n	8008f8e <ip4_output_if+0x26>
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d102      	bne.n	8008f94 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8008f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f90:	3304      	adds	r3, #4
 8008f92:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8008f94:	78fa      	ldrb	r2, [r7, #3]
 8008f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f98:	9302      	str	r3, [sp, #8]
 8008f9a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008fa4:	9300      	str	r3, [sp, #0]
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	6979      	ldr	r1, [r7, #20]
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f000 f805 	bl	8008fbc <ip4_output_if_src>
 8008fb2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3718      	adds	r7, #24
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b088      	sub	sp, #32
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	60f8      	str	r0, [r7, #12]
 8008fc4:	60b9      	str	r1, [r7, #8]
 8008fc6:	607a      	str	r2, [r7, #4]
 8008fc8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	7b9b      	ldrb	r3, [r3, #14]
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d006      	beq.n	8008fe0 <ip4_output_if_src+0x24>
 8008fd2:	4b4b      	ldr	r3, [pc, #300]	; (8009100 <ip4_output_if_src+0x144>)
 8008fd4:	f44f 7255 	mov.w	r2, #852	; 0x354
 8008fd8:	494a      	ldr	r1, [pc, #296]	; (8009104 <ip4_output_if_src+0x148>)
 8008fda:	484b      	ldr	r0, [pc, #300]	; (8009108 <ip4_output_if_src+0x14c>)
 8008fdc:	f001 f8e6 	bl	800a1ac <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d060      	beq.n	80090a8 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8008fe6:	2314      	movs	r3, #20
 8008fe8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8008fea:	2114      	movs	r1, #20
 8008fec:	68f8      	ldr	r0, [r7, #12]
 8008fee:	f7fd fdb1 	bl	8006b54 <pbuf_add_header>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d002      	beq.n	8008ffe <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8008ff8:	f06f 0301 	mvn.w	r3, #1
 8008ffc:	e07c      	b.n	80090f8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	895b      	ldrh	r3, [r3, #10]
 8009008:	2b13      	cmp	r3, #19
 800900a:	d806      	bhi.n	800901a <ip4_output_if_src+0x5e>
 800900c:	4b3c      	ldr	r3, [pc, #240]	; (8009100 <ip4_output_if_src+0x144>)
 800900e:	f44f 7262 	mov.w	r2, #904	; 0x388
 8009012:	493e      	ldr	r1, [pc, #248]	; (800910c <ip4_output_if_src+0x150>)
 8009014:	483c      	ldr	r0, [pc, #240]	; (8009108 <ip4_output_if_src+0x14c>)
 8009016:	f001 f8c9 	bl	800a1ac <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	78fa      	ldrb	r2, [r7, #3]
 800901e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8009026:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681a      	ldr	r2, [r3, #0]
 800902c:	69fb      	ldr	r3, [r7, #28]
 800902e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8009030:	8b7b      	ldrh	r3, [r7, #26]
 8009032:	089b      	lsrs	r3, r3, #2
 8009034:	b29b      	uxth	r3, r3
 8009036:	b2db      	uxtb	r3, r3
 8009038:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800903c:	b2da      	uxtb	r2, r3
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8009048:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	891b      	ldrh	r3, [r3, #8]
 800904e:	4618      	mov	r0, r3
 8009050:	f7fc fbd2 	bl	80057f8 <lwip_htons>
 8009054:	4603      	mov	r3, r0
 8009056:	461a      	mov	r2, r3
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	2200      	movs	r2, #0
 8009060:	719a      	strb	r2, [r3, #6]
 8009062:	2200      	movs	r2, #0
 8009064:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8009066:	4b2a      	ldr	r3, [pc, #168]	; (8009110 <ip4_output_if_src+0x154>)
 8009068:	881b      	ldrh	r3, [r3, #0]
 800906a:	4618      	mov	r0, r3
 800906c:	f7fc fbc4 	bl	80057f8 <lwip_htons>
 8009070:	4603      	mov	r3, r0
 8009072:	461a      	mov	r2, r3
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8009078:	4b25      	ldr	r3, [pc, #148]	; (8009110 <ip4_output_if_src+0x154>)
 800907a:	881b      	ldrh	r3, [r3, #0]
 800907c:	3301      	adds	r3, #1
 800907e:	b29a      	uxth	r2, r3
 8009080:	4b23      	ldr	r3, [pc, #140]	; (8009110 <ip4_output_if_src+0x154>)
 8009082:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d104      	bne.n	8009094 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800908a:	4b22      	ldr	r3, [pc, #136]	; (8009114 <ip4_output_if_src+0x158>)
 800908c:	681a      	ldr	r2, [r3, #0]
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	60da      	str	r2, [r3, #12]
 8009092:	e003      	b.n	800909c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	69fb      	ldr	r3, [r7, #28]
 800909a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	2200      	movs	r2, #0
 80090a0:	729a      	strb	r2, [r3, #10]
 80090a2:	2200      	movs	r2, #0
 80090a4:	72da      	strb	r2, [r3, #11]
 80090a6:	e00f      	b.n	80090c8 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	895b      	ldrh	r3, [r3, #10]
 80090ac:	2b13      	cmp	r3, #19
 80090ae:	d802      	bhi.n	80090b6 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80090b0:	f06f 0301 	mvn.w	r3, #1
 80090b4:	e020      	b.n	80090f8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	691b      	ldr	r3, [r3, #16]
 80090c0:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80090c2:	f107 0314 	add.w	r3, r7, #20
 80090c6:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80090c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00c      	beq.n	80090ea <ip4_output_if_src+0x12e>
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	891a      	ldrh	r2, [r3, #8]
 80090d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80090d8:	429a      	cmp	r2, r3
 80090da:	d906      	bls.n	80090ea <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80090e0:	68f8      	ldr	r0, [r7, #12]
 80090e2:	f000 fd4d 	bl	8009b80 <ip4_frag>
 80090e6:	4603      	mov	r3, r0
 80090e8:	e006      	b.n	80090f8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80090ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	687a      	ldr	r2, [r7, #4]
 80090f0:	68f9      	ldr	r1, [r7, #12]
 80090f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80090f4:	4798      	blx	r3
 80090f6:	4603      	mov	r3, r0
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3720      	adds	r7, #32
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	0800c370 	.word	0x0800c370
 8009104:	0800c3a4 	.word	0x0800c3a4
 8009108:	0800c3b0 	.word	0x0800c3b0
 800910c:	0800c3d8 	.word	0x0800c3d8
 8009110:	200001ca 	.word	0x200001ca
 8009114:	0800c75c 	.word	0x0800c75c

08009118 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800912c:	d002      	beq.n	8009134 <ip4_addr_isbroadcast_u32+0x1c>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d101      	bne.n	8009138 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8009134:	2301      	movs	r3, #1
 8009136:	e02a      	b.n	800918e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800913e:	f003 0302 	and.w	r3, r3, #2
 8009142:	2b00      	cmp	r3, #0
 8009144:	d101      	bne.n	800914a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8009146:	2300      	movs	r3, #0
 8009148:	e021      	b.n	800918e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	3304      	adds	r3, #4
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	429a      	cmp	r2, r3
 8009154:	d101      	bne.n	800915a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8009156:	2300      	movs	r3, #0
 8009158:	e019      	b.n	800918e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800915a:	68fa      	ldr	r2, [r7, #12]
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	3304      	adds	r3, #4
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	405a      	eors	r2, r3
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	3308      	adds	r3, #8
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4013      	ands	r3, r2
 800916c:	2b00      	cmp	r3, #0
 800916e:	d10d      	bne.n	800918c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	3308      	adds	r3, #8
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	43da      	mvns	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	3308      	adds	r3, #8
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8009184:	429a      	cmp	r2, r3
 8009186:	d101      	bne.n	800918c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8009188:	2301      	movs	r3, #1
 800918a:	e000      	b.n	800918e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800918c:	2300      	movs	r3, #0
  }
}
 800918e:	4618      	mov	r0, r3
 8009190:	3714      	adds	r7, #20
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr
	...

0800919c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b084      	sub	sp, #16
 80091a0:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80091a2:	2300      	movs	r3, #0
 80091a4:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80091a6:	4b12      	ldr	r3, [pc, #72]	; (80091f0 <ip_reass_tmr+0x54>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80091ac:	e018      	b.n	80091e0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	7fdb      	ldrb	r3, [r3, #31]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00b      	beq.n	80091ce <ip_reass_tmr+0x32>
      r->timer--;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	7fdb      	ldrb	r3, [r3, #31]
 80091ba:	3b01      	subs	r3, #1
 80091bc:	b2da      	uxtb	r2, r3
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	60fb      	str	r3, [r7, #12]
 80091cc:	e008      	b.n	80091e0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80091d8:	68b9      	ldr	r1, [r7, #8]
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f000 f80a 	bl	80091f4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1e3      	bne.n	80091ae <ip_reass_tmr+0x12>
    }
  }
}
 80091e6:	bf00      	nop
 80091e8:	bf00      	nop
 80091ea:	3710      	adds	r7, #16
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}
 80091f0:	200001cc 	.word	0x200001cc

080091f4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b088      	sub	sp, #32
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80091fe:	2300      	movs	r3, #0
 8009200:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	429a      	cmp	r2, r3
 8009208:	d105      	bne.n	8009216 <ip_reass_free_complete_datagram+0x22>
 800920a:	4b45      	ldr	r3, [pc, #276]	; (8009320 <ip_reass_free_complete_datagram+0x12c>)
 800920c:	22ab      	movs	r2, #171	; 0xab
 800920e:	4945      	ldr	r1, [pc, #276]	; (8009324 <ip_reass_free_complete_datagram+0x130>)
 8009210:	4845      	ldr	r0, [pc, #276]	; (8009328 <ip_reass_free_complete_datagram+0x134>)
 8009212:	f000 ffcb 	bl	800a1ac <iprintf>
  if (prev != NULL) {
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d00a      	beq.n	8009232 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	429a      	cmp	r2, r3
 8009224:	d005      	beq.n	8009232 <ip_reass_free_complete_datagram+0x3e>
 8009226:	4b3e      	ldr	r3, [pc, #248]	; (8009320 <ip_reass_free_complete_datagram+0x12c>)
 8009228:	22ad      	movs	r2, #173	; 0xad
 800922a:	4940      	ldr	r1, [pc, #256]	; (800932c <ip_reass_free_complete_datagram+0x138>)
 800922c:	483e      	ldr	r0, [pc, #248]	; (8009328 <ip_reass_free_complete_datagram+0x134>)
 800922e:	f000 ffbd 	bl	800a1ac <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	889b      	ldrh	r3, [r3, #4]
 800923e:	b29b      	uxth	r3, r3
 8009240:	2b00      	cmp	r3, #0
 8009242:	d12a      	bne.n	800929a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	681a      	ldr	r2, [r3, #0]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8009252:	69bb      	ldr	r3, [r7, #24]
 8009254:	6858      	ldr	r0, [r3, #4]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	3308      	adds	r3, #8
 800925a:	2214      	movs	r2, #20
 800925c:	4619      	mov	r1, r3
 800925e:	f000 fee5 	bl	800a02c <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8009262:	2101      	movs	r1, #1
 8009264:	69b8      	ldr	r0, [r7, #24]
 8009266:	f7ff fc45 	bl	8008af4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800926a:	69b8      	ldr	r0, [r7, #24]
 800926c:	f7fd fd90 	bl	8006d90 <pbuf_clen>
 8009270:	4603      	mov	r3, r0
 8009272:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8009274:	8bfa      	ldrh	r2, [r7, #30]
 8009276:	8a7b      	ldrh	r3, [r7, #18]
 8009278:	4413      	add	r3, r2
 800927a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800927e:	db05      	blt.n	800928c <ip_reass_free_complete_datagram+0x98>
 8009280:	4b27      	ldr	r3, [pc, #156]	; (8009320 <ip_reass_free_complete_datagram+0x12c>)
 8009282:	22bc      	movs	r2, #188	; 0xbc
 8009284:	492a      	ldr	r1, [pc, #168]	; (8009330 <ip_reass_free_complete_datagram+0x13c>)
 8009286:	4828      	ldr	r0, [pc, #160]	; (8009328 <ip_reass_free_complete_datagram+0x134>)
 8009288:	f000 ff90 	bl	800a1ac <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800928c:	8bfa      	ldrh	r2, [r7, #30]
 800928e:	8a7b      	ldrh	r3, [r7, #18]
 8009290:	4413      	add	r3, r2
 8009292:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8009294:	69b8      	ldr	r0, [r7, #24]
 8009296:	f7fd fcf3 	bl	8006c80 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80092a0:	e01f      	b.n	80092e2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80092a2:	69bb      	ldr	r3, [r7, #24]
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	617b      	str	r3, [r7, #20]
    pcur = p;
 80092a8:	69bb      	ldr	r3, [r7, #24]
 80092aa:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80092b2:	68f8      	ldr	r0, [r7, #12]
 80092b4:	f7fd fd6c 	bl	8006d90 <pbuf_clen>
 80092b8:	4603      	mov	r3, r0
 80092ba:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80092bc:	8bfa      	ldrh	r2, [r7, #30]
 80092be:	8a7b      	ldrh	r3, [r7, #18]
 80092c0:	4413      	add	r3, r2
 80092c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092c6:	db05      	blt.n	80092d4 <ip_reass_free_complete_datagram+0xe0>
 80092c8:	4b15      	ldr	r3, [pc, #84]	; (8009320 <ip_reass_free_complete_datagram+0x12c>)
 80092ca:	22cc      	movs	r2, #204	; 0xcc
 80092cc:	4918      	ldr	r1, [pc, #96]	; (8009330 <ip_reass_free_complete_datagram+0x13c>)
 80092ce:	4816      	ldr	r0, [pc, #88]	; (8009328 <ip_reass_free_complete_datagram+0x134>)
 80092d0:	f000 ff6c 	bl	800a1ac <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80092d4:	8bfa      	ldrh	r2, [r7, #30]
 80092d6:	8a7b      	ldrh	r3, [r7, #18]
 80092d8:	4413      	add	r3, r2
 80092da:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80092dc:	68f8      	ldr	r0, [r7, #12]
 80092de:	f7fd fccf 	bl	8006c80 <pbuf_free>
  while (p != NULL) {
 80092e2:	69bb      	ldr	r3, [r7, #24]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d1dc      	bne.n	80092a2 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80092e8:	6839      	ldr	r1, [r7, #0]
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 f8c2 	bl	8009474 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80092f0:	4b10      	ldr	r3, [pc, #64]	; (8009334 <ip_reass_free_complete_datagram+0x140>)
 80092f2:	881b      	ldrh	r3, [r3, #0]
 80092f4:	8bfa      	ldrh	r2, [r7, #30]
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d905      	bls.n	8009306 <ip_reass_free_complete_datagram+0x112>
 80092fa:	4b09      	ldr	r3, [pc, #36]	; (8009320 <ip_reass_free_complete_datagram+0x12c>)
 80092fc:	22d2      	movs	r2, #210	; 0xd2
 80092fe:	490e      	ldr	r1, [pc, #56]	; (8009338 <ip_reass_free_complete_datagram+0x144>)
 8009300:	4809      	ldr	r0, [pc, #36]	; (8009328 <ip_reass_free_complete_datagram+0x134>)
 8009302:	f000 ff53 	bl	800a1ac <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8009306:	4b0b      	ldr	r3, [pc, #44]	; (8009334 <ip_reass_free_complete_datagram+0x140>)
 8009308:	881a      	ldrh	r2, [r3, #0]
 800930a:	8bfb      	ldrh	r3, [r7, #30]
 800930c:	1ad3      	subs	r3, r2, r3
 800930e:	b29a      	uxth	r2, r3
 8009310:	4b08      	ldr	r3, [pc, #32]	; (8009334 <ip_reass_free_complete_datagram+0x140>)
 8009312:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8009314:	8bfb      	ldrh	r3, [r7, #30]
}
 8009316:	4618      	mov	r0, r3
 8009318:	3720      	adds	r7, #32
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}
 800931e:	bf00      	nop
 8009320:	0800c408 	.word	0x0800c408
 8009324:	0800c444 	.word	0x0800c444
 8009328:	0800c450 	.word	0x0800c450
 800932c:	0800c478 	.word	0x0800c478
 8009330:	0800c48c 	.word	0x0800c48c
 8009334:	200001d0 	.word	0x200001d0
 8009338:	0800c4ac 	.word	0x0800c4ac

0800933c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b08a      	sub	sp, #40	; 0x28
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8009346:	2300      	movs	r3, #0
 8009348:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800934a:	2300      	movs	r3, #0
 800934c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800934e:	2300      	movs	r3, #0
 8009350:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8009352:	2300      	movs	r3, #0
 8009354:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8009356:	2300      	movs	r3, #0
 8009358:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800935a:	4b28      	ldr	r3, [pc, #160]	; (80093fc <ip_reass_remove_oldest_datagram+0xc0>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8009360:	e030      	b.n	80093c4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8009362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009364:	695a      	ldr	r2, [r3, #20]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	68db      	ldr	r3, [r3, #12]
 800936a:	429a      	cmp	r2, r3
 800936c:	d10c      	bne.n	8009388 <ip_reass_remove_oldest_datagram+0x4c>
 800936e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009370:	699a      	ldr	r2, [r3, #24]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	691b      	ldr	r3, [r3, #16]
 8009376:	429a      	cmp	r2, r3
 8009378:	d106      	bne.n	8009388 <ip_reass_remove_oldest_datagram+0x4c>
 800937a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937c:	899a      	ldrh	r2, [r3, #12]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	889b      	ldrh	r3, [r3, #4]
 8009382:	b29b      	uxth	r3, r3
 8009384:	429a      	cmp	r2, r3
 8009386:	d014      	beq.n	80093b2 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	3301      	adds	r3, #1
 800938c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800938e:	6a3b      	ldr	r3, [r7, #32]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d104      	bne.n	800939e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8009394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009396:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	61bb      	str	r3, [r7, #24]
 800939c:	e009      	b.n	80093b2 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800939e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a0:	7fda      	ldrb	r2, [r3, #31]
 80093a2:	6a3b      	ldr	r3, [r7, #32]
 80093a4:	7fdb      	ldrb	r3, [r3, #31]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d803      	bhi.n	80093b2 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80093aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ac:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80093b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d001      	beq.n	80093be <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80093ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093bc:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80093be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80093c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d1cb      	bne.n	8009362 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80093ca:	6a3b      	ldr	r3, [r7, #32]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d008      	beq.n	80093e2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80093d0:	69b9      	ldr	r1, [r7, #24]
 80093d2:	6a38      	ldr	r0, [r7, #32]
 80093d4:	f7ff ff0e 	bl	80091f4 <ip_reass_free_complete_datagram>
 80093d8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	4413      	add	r3, r2
 80093e0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80093e2:	697a      	ldr	r2, [r7, #20]
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	da02      	bge.n	80093f0 <ip_reass_remove_oldest_datagram+0xb4>
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	dcac      	bgt.n	800934a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80093f0:	697b      	ldr	r3, [r7, #20]
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3728      	adds	r7, #40	; 0x28
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop
 80093fc:	200001cc 	.word	0x200001cc

08009400 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800940a:	2002      	movs	r0, #2
 800940c:	f7fc fe2e 	bl	800606c <memp_malloc>
 8009410:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d110      	bne.n	800943a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8009418:	6839      	ldr	r1, [r7, #0]
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f7ff ff8e 	bl	800933c <ip_reass_remove_oldest_datagram>
 8009420:	4602      	mov	r2, r0
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	4293      	cmp	r3, r2
 8009426:	dc03      	bgt.n	8009430 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8009428:	2002      	movs	r0, #2
 800942a:	f7fc fe1f 	bl	800606c <memp_malloc>
 800942e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d101      	bne.n	800943a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8009436:	2300      	movs	r3, #0
 8009438:	e016      	b.n	8009468 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800943a:	2220      	movs	r2, #32
 800943c:	2100      	movs	r1, #0
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f000 fe02 	bl	800a048 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	220f      	movs	r2, #15
 8009448:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800944a:	4b09      	ldr	r3, [pc, #36]	; (8009470 <ip_reass_enqueue_new_datagram+0x70>)
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8009452:	4a07      	ldr	r2, [pc, #28]	; (8009470 <ip_reass_enqueue_new_datagram+0x70>)
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	3308      	adds	r3, #8
 800945c:	2214      	movs	r2, #20
 800945e:	6879      	ldr	r1, [r7, #4]
 8009460:	4618      	mov	r0, r3
 8009462:	f000 fde3 	bl	800a02c <memcpy>
  return ipr;
 8009466:	68fb      	ldr	r3, [r7, #12]
}
 8009468:	4618      	mov	r0, r3
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}
 8009470:	200001cc 	.word	0x200001cc

08009474 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800947e:	4b10      	ldr	r3, [pc, #64]	; (80094c0 <ip_reass_dequeue_datagram+0x4c>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	429a      	cmp	r2, r3
 8009486:	d104      	bne.n	8009492 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a0c      	ldr	r2, [pc, #48]	; (80094c0 <ip_reass_dequeue_datagram+0x4c>)
 800948e:	6013      	str	r3, [r2, #0]
 8009490:	e00d      	b.n	80094ae <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d106      	bne.n	80094a6 <ip_reass_dequeue_datagram+0x32>
 8009498:	4b0a      	ldr	r3, [pc, #40]	; (80094c4 <ip_reass_dequeue_datagram+0x50>)
 800949a:	f240 1245 	movw	r2, #325	; 0x145
 800949e:	490a      	ldr	r1, [pc, #40]	; (80094c8 <ip_reass_dequeue_datagram+0x54>)
 80094a0:	480a      	ldr	r0, [pc, #40]	; (80094cc <ip_reass_dequeue_datagram+0x58>)
 80094a2:	f000 fe83 	bl	800a1ac <iprintf>
    prev->next = ipr->next;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80094ae:	6879      	ldr	r1, [r7, #4]
 80094b0:	2002      	movs	r0, #2
 80094b2:	f7fc fe27 	bl	8006104 <memp_free>
}
 80094b6:	bf00      	nop
 80094b8:	3708      	adds	r7, #8
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}
 80094be:	bf00      	nop
 80094c0:	200001cc 	.word	0x200001cc
 80094c4:	0800c408 	.word	0x0800c408
 80094c8:	0800c4d0 	.word	0x0800c4d0
 80094cc:	0800c450 	.word	0x0800c450

080094d0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b08c      	sub	sp, #48	; 0x30
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	60f8      	str	r0, [r7, #12]
 80094d8:	60b9      	str	r1, [r7, #8]
 80094da:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80094dc:	2300      	movs	r3, #0
 80094de:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80094e0:	2301      	movs	r3, #1
 80094e2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80094ea:	69fb      	ldr	r3, [r7, #28]
 80094ec:	885b      	ldrh	r3, [r3, #2]
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fc f981 	bl	80057f8 <lwip_htons>
 80094f6:	4603      	mov	r3, r0
 80094f8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	f003 030f 	and.w	r3, r3, #15
 8009502:	b2db      	uxtb	r3, r3
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8009508:	7e7b      	ldrb	r3, [r7, #25]
 800950a:	b29b      	uxth	r3, r3
 800950c:	8b7a      	ldrh	r2, [r7, #26]
 800950e:	429a      	cmp	r2, r3
 8009510:	d202      	bcs.n	8009518 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8009512:	f04f 33ff 	mov.w	r3, #4294967295
 8009516:	e135      	b.n	8009784 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8009518:	7e7b      	ldrb	r3, [r7, #25]
 800951a:	b29b      	uxth	r3, r3
 800951c:	8b7a      	ldrh	r2, [r7, #26]
 800951e:	1ad3      	subs	r3, r2, r3
 8009520:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8009522:	69fb      	ldr	r3, [r7, #28]
 8009524:	88db      	ldrh	r3, [r3, #6]
 8009526:	b29b      	uxth	r3, r3
 8009528:	4618      	mov	r0, r3
 800952a:	f7fc f965 	bl	80057f8 <lwip_htons>
 800952e:	4603      	mov	r3, r0
 8009530:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009534:	b29b      	uxth	r3, r3
 8009536:	00db      	lsls	r3, r3, #3
 8009538:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8009540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009542:	2200      	movs	r2, #0
 8009544:	701a      	strb	r2, [r3, #0]
 8009546:	2200      	movs	r2, #0
 8009548:	705a      	strb	r2, [r3, #1]
 800954a:	2200      	movs	r2, #0
 800954c:	709a      	strb	r2, [r3, #2]
 800954e:	2200      	movs	r2, #0
 8009550:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8009552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009554:	8afa      	ldrh	r2, [r7, #22]
 8009556:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8009558:	8afa      	ldrh	r2, [r7, #22]
 800955a:	8b7b      	ldrh	r3, [r7, #26]
 800955c:	4413      	add	r3, r2
 800955e:	b29a      	uxth	r2, r3
 8009560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009562:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8009564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009566:	88db      	ldrh	r3, [r3, #6]
 8009568:	b29b      	uxth	r3, r3
 800956a:	8afa      	ldrh	r2, [r7, #22]
 800956c:	429a      	cmp	r2, r3
 800956e:	d902      	bls.n	8009576 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8009570:	f04f 33ff 	mov.w	r3, #4294967295
 8009574:	e106      	b.n	8009784 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	627b      	str	r3, [r7, #36]	; 0x24
 800957c:	e068      	b.n	8009650 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800957e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8009584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009586:	889b      	ldrh	r3, [r3, #4]
 8009588:	b29a      	uxth	r2, r3
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	889b      	ldrh	r3, [r3, #4]
 800958e:	b29b      	uxth	r3, r3
 8009590:	429a      	cmp	r2, r3
 8009592:	d235      	bcs.n	8009600 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8009594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009598:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800959a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800959c:	2b00      	cmp	r3, #0
 800959e:	d020      	beq.n	80095e2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80095a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a2:	889b      	ldrh	r3, [r3, #4]
 80095a4:	b29a      	uxth	r2, r3
 80095a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a8:	88db      	ldrh	r3, [r3, #6]
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d307      	bcc.n	80095c0 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80095b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b2:	88db      	ldrh	r3, [r3, #6]
 80095b4:	b29a      	uxth	r2, r3
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	889b      	ldrh	r3, [r3, #4]
 80095ba:	b29b      	uxth	r3, r3
 80095bc:	429a      	cmp	r2, r3
 80095be:	d902      	bls.n	80095c6 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80095c0:	f04f 33ff 	mov.w	r3, #4294967295
 80095c4:	e0de      	b.n	8009784 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80095c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c8:	68ba      	ldr	r2, [r7, #8]
 80095ca:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80095cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ce:	88db      	ldrh	r3, [r3, #6]
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095d4:	889b      	ldrh	r3, [r3, #4]
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	429a      	cmp	r2, r3
 80095da:	d03d      	beq.n	8009658 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80095dc:	2300      	movs	r3, #0
 80095de:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80095e0:	e03a      	b.n	8009658 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80095e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e4:	88db      	ldrh	r3, [r3, #6]
 80095e6:	b29a      	uxth	r2, r3
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	889b      	ldrh	r3, [r3, #4]
 80095ec:	b29b      	uxth	r3, r3
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d902      	bls.n	80095f8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80095f2:	f04f 33ff 	mov.w	r3, #4294967295
 80095f6:	e0c5      	b.n	8009784 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	605a      	str	r2, [r3, #4]
      break;
 80095fe:	e02b      	b.n	8009658 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8009600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009602:	889b      	ldrh	r3, [r3, #4]
 8009604:	b29a      	uxth	r2, r3
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	889b      	ldrh	r3, [r3, #4]
 800960a:	b29b      	uxth	r3, r3
 800960c:	429a      	cmp	r2, r3
 800960e:	d102      	bne.n	8009616 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8009610:	f04f 33ff 	mov.w	r3, #4294967295
 8009614:	e0b6      	b.n	8009784 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8009616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009618:	889b      	ldrh	r3, [r3, #4]
 800961a:	b29a      	uxth	r2, r3
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	88db      	ldrh	r3, [r3, #6]
 8009620:	b29b      	uxth	r3, r3
 8009622:	429a      	cmp	r2, r3
 8009624:	d202      	bcs.n	800962c <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8009626:	f04f 33ff 	mov.w	r3, #4294967295
 800962a:	e0ab      	b.n	8009784 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800962c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800962e:	2b00      	cmp	r3, #0
 8009630:	d009      	beq.n	8009646 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8009632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009634:	88db      	ldrh	r3, [r3, #6]
 8009636:	b29a      	uxth	r2, r3
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	889b      	ldrh	r3, [r3, #4]
 800963c:	b29b      	uxth	r3, r3
 800963e:	429a      	cmp	r2, r3
 8009640:	d001      	beq.n	8009646 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8009642:	2300      	movs	r3, #0
 8009644:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8009650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009652:	2b00      	cmp	r3, #0
 8009654:	d193      	bne.n	800957e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8009656:	e000      	b.n	800965a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8009658:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800965a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800965c:	2b00      	cmp	r3, #0
 800965e:	d12d      	bne.n	80096bc <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8009660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009662:	2b00      	cmp	r3, #0
 8009664:	d01c      	beq.n	80096a0 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8009666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009668:	88db      	ldrh	r3, [r3, #6]
 800966a:	b29a      	uxth	r2, r3
 800966c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800966e:	889b      	ldrh	r3, [r3, #4]
 8009670:	b29b      	uxth	r3, r3
 8009672:	429a      	cmp	r2, r3
 8009674:	d906      	bls.n	8009684 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8009676:	4b45      	ldr	r3, [pc, #276]	; (800978c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8009678:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 800967c:	4944      	ldr	r1, [pc, #272]	; (8009790 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800967e:	4845      	ldr	r0, [pc, #276]	; (8009794 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8009680:	f000 fd94 	bl	800a1ac <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8009684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009686:	68ba      	ldr	r2, [r7, #8]
 8009688:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800968a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800968c:	88db      	ldrh	r3, [r3, #6]
 800968e:	b29a      	uxth	r2, r3
 8009690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009692:	889b      	ldrh	r3, [r3, #4]
 8009694:	b29b      	uxth	r3, r3
 8009696:	429a      	cmp	r2, r3
 8009698:	d010      	beq.n	80096bc <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800969a:	2300      	movs	r3, #0
 800969c:	623b      	str	r3, [r7, #32]
 800969e:	e00d      	b.n	80096bc <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d006      	beq.n	80096b6 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80096a8:	4b38      	ldr	r3, [pc, #224]	; (800978c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80096aa:	f44f 72df 	mov.w	r2, #446	; 0x1be
 80096ae:	493a      	ldr	r1, [pc, #232]	; (8009798 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80096b0:	4838      	ldr	r0, [pc, #224]	; (8009794 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80096b2:	f000 fd7b 	bl	800a1ac <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	68ba      	ldr	r2, [r7, #8]
 80096ba:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d105      	bne.n	80096ce <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	7f9b      	ldrb	r3, [r3, #30]
 80096c6:	f003 0301 	and.w	r3, r3, #1
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d059      	beq.n	8009782 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80096ce:	6a3b      	ldr	r3, [r7, #32]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d04f      	beq.n	8009774 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d006      	beq.n	80096ea <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	889b      	ldrh	r3, [r3, #4]
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d002      	beq.n	80096f0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80096ea:	2300      	movs	r3, #0
 80096ec:	623b      	str	r3, [r7, #32]
 80096ee:	e041      	b.n	8009774 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80096f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096f2:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80096f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80096fa:	e012      	b.n	8009722 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80096fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8009702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009704:	88db      	ldrh	r3, [r3, #6]
 8009706:	b29a      	uxth	r2, r3
 8009708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800970a:	889b      	ldrh	r3, [r3, #4]
 800970c:	b29b      	uxth	r3, r3
 800970e:	429a      	cmp	r2, r3
 8009710:	d002      	beq.n	8009718 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8009712:	2300      	movs	r3, #0
 8009714:	623b      	str	r3, [r7, #32]
            break;
 8009716:	e007      	b.n	8009728 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8009718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800971a:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 800971c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8009722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009724:	2b00      	cmp	r3, #0
 8009726:	d1e9      	bne.n	80096fc <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8009728:	6a3b      	ldr	r3, [r7, #32]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d022      	beq.n	8009774 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d106      	bne.n	8009744 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8009736:	4b15      	ldr	r3, [pc, #84]	; (800978c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8009738:	f240 12df 	movw	r2, #479	; 0x1df
 800973c:	4917      	ldr	r1, [pc, #92]	; (800979c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800973e:	4815      	ldr	r0, [pc, #84]	; (8009794 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8009740:	f000 fd34 	bl	800a1ac <iprintf>
          LWIP_ASSERT("sanity check",
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800974c:	429a      	cmp	r2, r3
 800974e:	d106      	bne.n	800975e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8009750:	4b0e      	ldr	r3, [pc, #56]	; (800978c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8009752:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8009756:	4911      	ldr	r1, [pc, #68]	; (800979c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8009758:	480e      	ldr	r0, [pc, #56]	; (8009794 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800975a:	f000 fd27 	bl	800a1ac <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800975e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d006      	beq.n	8009774 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8009766:	4b09      	ldr	r3, [pc, #36]	; (800978c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8009768:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 800976c:	490c      	ldr	r1, [pc, #48]	; (80097a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800976e:	4809      	ldr	r0, [pc, #36]	; (8009794 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8009770:	f000 fd1c 	bl	800a1ac <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8009774:	6a3b      	ldr	r3, [r7, #32]
 8009776:	2b00      	cmp	r3, #0
 8009778:	bf14      	ite	ne
 800977a:	2301      	movne	r3, #1
 800977c:	2300      	moveq	r3, #0
 800977e:	b2db      	uxtb	r3, r3
 8009780:	e000      	b.n	8009784 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8009782:	2300      	movs	r3, #0
}
 8009784:	4618      	mov	r0, r3
 8009786:	3730      	adds	r7, #48	; 0x30
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}
 800978c:	0800c408 	.word	0x0800c408
 8009790:	0800c4ec 	.word	0x0800c4ec
 8009794:	0800c450 	.word	0x0800c450
 8009798:	0800c50c 	.word	0x0800c50c
 800979c:	0800c544 	.word	0x0800c544
 80097a0:	0800c554 	.word	0x0800c554

080097a4 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b08e      	sub	sp, #56	; 0x38
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80097b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	f003 030f 	and.w	r3, r3, #15
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	b2db      	uxtb	r3, r3
 80097c0:	2b14      	cmp	r3, #20
 80097c2:	f040 8167 	bne.w	8009a94 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80097c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097c8:	88db      	ldrh	r3, [r3, #6]
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	4618      	mov	r0, r3
 80097ce:	f7fc f813 	bl	80057f8 <lwip_htons>
 80097d2:	4603      	mov	r3, r0
 80097d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80097d8:	b29b      	uxth	r3, r3
 80097da:	00db      	lsls	r3, r3, #3
 80097dc:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80097de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e0:	885b      	ldrh	r3, [r3, #2]
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	4618      	mov	r0, r3
 80097e6:	f7fc f807 	bl	80057f8 <lwip_htons>
 80097ea:	4603      	mov	r3, r0
 80097ec:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80097ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097f0:	781b      	ldrb	r3, [r3, #0]
 80097f2:	f003 030f 	and.w	r3, r3, #15
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80097fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009802:	b29b      	uxth	r3, r3
 8009804:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009806:	429a      	cmp	r2, r3
 8009808:	f0c0 8146 	bcc.w	8009a98 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800980c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009810:	b29b      	uxth	r3, r3
 8009812:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f7fd fab9 	bl	8006d90 <pbuf_clen>
 800981e:	4603      	mov	r3, r0
 8009820:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8009822:	4b9f      	ldr	r3, [pc, #636]	; (8009aa0 <ip4_reass+0x2fc>)
 8009824:	881b      	ldrh	r3, [r3, #0]
 8009826:	461a      	mov	r2, r3
 8009828:	8c3b      	ldrh	r3, [r7, #32]
 800982a:	4413      	add	r3, r2
 800982c:	2b0a      	cmp	r3, #10
 800982e:	dd10      	ble.n	8009852 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8009830:	8c3b      	ldrh	r3, [r7, #32]
 8009832:	4619      	mov	r1, r3
 8009834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009836:	f7ff fd81 	bl	800933c <ip_reass_remove_oldest_datagram>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	f000 812d 	beq.w	8009a9c <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8009842:	4b97      	ldr	r3, [pc, #604]	; (8009aa0 <ip4_reass+0x2fc>)
 8009844:	881b      	ldrh	r3, [r3, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	8c3b      	ldrh	r3, [r7, #32]
 800984a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800984c:	2b0a      	cmp	r3, #10
 800984e:	f300 8125 	bgt.w	8009a9c <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8009852:	4b94      	ldr	r3, [pc, #592]	; (8009aa4 <ip4_reass+0x300>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	633b      	str	r3, [r7, #48]	; 0x30
 8009858:	e015      	b.n	8009886 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800985a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800985c:	695a      	ldr	r2, [r3, #20]
 800985e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009860:	68db      	ldr	r3, [r3, #12]
 8009862:	429a      	cmp	r2, r3
 8009864:	d10c      	bne.n	8009880 <ip4_reass+0xdc>
 8009866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009868:	699a      	ldr	r2, [r3, #24]
 800986a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800986c:	691b      	ldr	r3, [r3, #16]
 800986e:	429a      	cmp	r2, r3
 8009870:	d106      	bne.n	8009880 <ip4_reass+0xdc>
 8009872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009874:	899a      	ldrh	r2, [r3, #12]
 8009876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009878:	889b      	ldrh	r3, [r3, #4]
 800987a:	b29b      	uxth	r3, r3
 800987c:	429a      	cmp	r2, r3
 800987e:	d006      	beq.n	800988e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8009880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	633b      	str	r3, [r7, #48]	; 0x30
 8009886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009888:	2b00      	cmp	r3, #0
 800988a:	d1e6      	bne.n	800985a <ip4_reass+0xb6>
 800988c:	e000      	b.n	8009890 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800988e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8009890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009892:	2b00      	cmp	r3, #0
 8009894:	d109      	bne.n	80098aa <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8009896:	8c3b      	ldrh	r3, [r7, #32]
 8009898:	4619      	mov	r1, r3
 800989a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800989c:	f7ff fdb0 	bl	8009400 <ip_reass_enqueue_new_datagram>
 80098a0:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80098a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d11c      	bne.n	80098e2 <ip4_reass+0x13e>
      goto nullreturn;
 80098a8:	e109      	b.n	8009abe <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80098aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ac:	88db      	ldrh	r3, [r3, #6]
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7fb ffa1 	bl	80057f8 <lwip_htons>
 80098b6:	4603      	mov	r3, r0
 80098b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d110      	bne.n	80098e2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80098c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c2:	89db      	ldrh	r3, [r3, #14]
 80098c4:	4618      	mov	r0, r3
 80098c6:	f7fb ff97 	bl	80057f8 <lwip_htons>
 80098ca:	4603      	mov	r3, r0
 80098cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d006      	beq.n	80098e2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80098d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098d6:	3308      	adds	r3, #8
 80098d8:	2214      	movs	r2, #20
 80098da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098dc:	4618      	mov	r0, r3
 80098de:	f000 fba5 	bl	800a02c <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80098e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098e4:	88db      	ldrh	r3, [r3, #6]
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	f003 0320 	and.w	r3, r3, #32
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	bf0c      	ite	eq
 80098f0:	2301      	moveq	r3, #1
 80098f2:	2300      	movne	r3, #0
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80098f8:	69fb      	ldr	r3, [r7, #28]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d00e      	beq.n	800991c <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80098fe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009900:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009902:	4413      	add	r3, r2
 8009904:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8009906:	8b7a      	ldrh	r2, [r7, #26]
 8009908:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800990a:	429a      	cmp	r2, r3
 800990c:	f0c0 80a0 	bcc.w	8009a50 <ip4_reass+0x2ac>
 8009910:	8b7b      	ldrh	r3, [r7, #26]
 8009912:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8009916:	4293      	cmp	r3, r2
 8009918:	f200 809a 	bhi.w	8009a50 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800991c:	69fa      	ldr	r2, [r7, #28]
 800991e:	6879      	ldr	r1, [r7, #4]
 8009920:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009922:	f7ff fdd5 	bl	80094d0 <ip_reass_chain_frag_into_datagram_and_validate>
 8009926:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992e:	f000 8091 	beq.w	8009a54 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8009932:	4b5b      	ldr	r3, [pc, #364]	; (8009aa0 <ip4_reass+0x2fc>)
 8009934:	881a      	ldrh	r2, [r3, #0]
 8009936:	8c3b      	ldrh	r3, [r7, #32]
 8009938:	4413      	add	r3, r2
 800993a:	b29a      	uxth	r2, r3
 800993c:	4b58      	ldr	r3, [pc, #352]	; (8009aa0 <ip4_reass+0x2fc>)
 800993e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00d      	beq.n	8009962 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8009946:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009948:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800994a:	4413      	add	r3, r2
 800994c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800994e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009950:	8a7a      	ldrh	r2, [r7, #18]
 8009952:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8009954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009956:	7f9b      	ldrb	r3, [r3, #30]
 8009958:	f043 0301 	orr.w	r3, r3, #1
 800995c:	b2da      	uxtb	r2, r3
 800995e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009960:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	2b01      	cmp	r3, #1
 8009966:	d171      	bne.n	8009a4c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8009968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800996a:	8b9b      	ldrh	r3, [r3, #28]
 800996c:	3314      	adds	r3, #20
 800996e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8009970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800997a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	685b      	ldr	r3, [r3, #4]
 8009980:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8009982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009984:	3308      	adds	r3, #8
 8009986:	2214      	movs	r2, #20
 8009988:	4619      	mov	r1, r3
 800998a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800998c:	f000 fb4e 	bl	800a02c <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8009990:	8a3b      	ldrh	r3, [r7, #16]
 8009992:	4618      	mov	r0, r3
 8009994:	f7fb ff30 	bl	80057f8 <lwip_htons>
 8009998:	4603      	mov	r3, r0
 800999a:	461a      	mov	r2, r3
 800999c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800999e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80099a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a2:	2200      	movs	r2, #0
 80099a4:	719a      	strb	r2, [r3, #6]
 80099a6:	2200      	movs	r2, #0
 80099a8:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80099aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ac:	2200      	movs	r2, #0
 80099ae:	729a      	strb	r2, [r3, #10]
 80099b0:	2200      	movs	r2, #0
 80099b2:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80099b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80099ba:	e00d      	b.n	80099d8 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80099bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80099c2:	2114      	movs	r1, #20
 80099c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80099c6:	f7fd f8d5 	bl	8006b74 <pbuf_remove_header>
      pbuf_cat(p, r);
 80099ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f7fd fa19 	bl	8006e04 <pbuf_cat>
      r = iprh->next_pbuf;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80099d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d1ee      	bne.n	80099bc <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80099de:	4b31      	ldr	r3, [pc, #196]	; (8009aa4 <ip4_reass+0x300>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099e4:	429a      	cmp	r2, r3
 80099e6:	d102      	bne.n	80099ee <ip4_reass+0x24a>
      ipr_prev = NULL;
 80099e8:	2300      	movs	r3, #0
 80099ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80099ec:	e010      	b.n	8009a10 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80099ee:	4b2d      	ldr	r3, [pc, #180]	; (8009aa4 <ip4_reass+0x300>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80099f4:	e007      	b.n	8009a06 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80099f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d006      	beq.n	8009a0e <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8009a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d1f4      	bne.n	80099f6 <ip4_reass+0x252>
 8009a0c:	e000      	b.n	8009a10 <ip4_reass+0x26c>
          break;
 8009a0e:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8009a10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009a12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a14:	f7ff fd2e 	bl	8009474 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f7fd f9b9 	bl	8006d90 <pbuf_clen>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8009a22:	4b1f      	ldr	r3, [pc, #124]	; (8009aa0 <ip4_reass+0x2fc>)
 8009a24:	881b      	ldrh	r3, [r3, #0]
 8009a26:	8c3a      	ldrh	r2, [r7, #32]
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d906      	bls.n	8009a3a <ip4_reass+0x296>
 8009a2c:	4b1e      	ldr	r3, [pc, #120]	; (8009aa8 <ip4_reass+0x304>)
 8009a2e:	f240 229b 	movw	r2, #667	; 0x29b
 8009a32:	491e      	ldr	r1, [pc, #120]	; (8009aac <ip4_reass+0x308>)
 8009a34:	481e      	ldr	r0, [pc, #120]	; (8009ab0 <ip4_reass+0x30c>)
 8009a36:	f000 fbb9 	bl	800a1ac <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8009a3a:	4b19      	ldr	r3, [pc, #100]	; (8009aa0 <ip4_reass+0x2fc>)
 8009a3c:	881a      	ldrh	r2, [r3, #0]
 8009a3e:	8c3b      	ldrh	r3, [r7, #32]
 8009a40:	1ad3      	subs	r3, r2, r3
 8009a42:	b29a      	uxth	r2, r3
 8009a44:	4b16      	ldr	r3, [pc, #88]	; (8009aa0 <ip4_reass+0x2fc>)
 8009a46:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	e03c      	b.n	8009ac6 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	e03a      	b.n	8009ac6 <ip4_reass+0x322>
      goto nullreturn_ipr;
 8009a50:	bf00      	nop
 8009a52:	e000      	b.n	8009a56 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8009a54:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8009a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d106      	bne.n	8009a6a <ip4_reass+0x2c6>
 8009a5c:	4b12      	ldr	r3, [pc, #72]	; (8009aa8 <ip4_reass+0x304>)
 8009a5e:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8009a62:	4914      	ldr	r1, [pc, #80]	; (8009ab4 <ip4_reass+0x310>)
 8009a64:	4812      	ldr	r0, [pc, #72]	; (8009ab0 <ip4_reass+0x30c>)
 8009a66:	f000 fba1 	bl	800a1ac <iprintf>
  if (ipr->p == NULL) {
 8009a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d124      	bne.n	8009abc <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8009a72:	4b0c      	ldr	r3, [pc, #48]	; (8009aa4 <ip4_reass+0x300>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d006      	beq.n	8009a8a <ip4_reass+0x2e6>
 8009a7c:	4b0a      	ldr	r3, [pc, #40]	; (8009aa8 <ip4_reass+0x304>)
 8009a7e:	f240 22ab 	movw	r2, #683	; 0x2ab
 8009a82:	490d      	ldr	r1, [pc, #52]	; (8009ab8 <ip4_reass+0x314>)
 8009a84:	480a      	ldr	r0, [pc, #40]	; (8009ab0 <ip4_reass+0x30c>)
 8009a86:	f000 fb91 	bl	800a1ac <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8009a8a:	2100      	movs	r1, #0
 8009a8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a8e:	f7ff fcf1 	bl	8009474 <ip_reass_dequeue_datagram>
 8009a92:	e014      	b.n	8009abe <ip4_reass+0x31a>
    goto nullreturn;
 8009a94:	bf00      	nop
 8009a96:	e012      	b.n	8009abe <ip4_reass+0x31a>
    goto nullreturn;
 8009a98:	bf00      	nop
 8009a9a:	e010      	b.n	8009abe <ip4_reass+0x31a>
      goto nullreturn;
 8009a9c:	bf00      	nop
 8009a9e:	e00e      	b.n	8009abe <ip4_reass+0x31a>
 8009aa0:	200001d0 	.word	0x200001d0
 8009aa4:	200001cc 	.word	0x200001cc
 8009aa8:	0800c408 	.word	0x0800c408
 8009aac:	0800c578 	.word	0x0800c578
 8009ab0:	0800c450 	.word	0x0800c450
 8009ab4:	0800c594 	.word	0x0800c594
 8009ab8:	0800c5a0 	.word	0x0800c5a0
  }

nullreturn:
 8009abc:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f7fd f8de 	bl	8006c80 <pbuf_free>
  return NULL;
 8009ac4:	2300      	movs	r3, #0
}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3738      	adds	r7, #56	; 0x38
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	bf00      	nop

08009ad0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8009ad4:	2003      	movs	r0, #3
 8009ad6:	f7fc fac9 	bl	800606c <memp_malloc>
 8009ada:	4603      	mov	r3, r0
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d106      	bne.n	8009afc <ip_frag_free_pbuf_custom_ref+0x1c>
 8009aee:	4b07      	ldr	r3, [pc, #28]	; (8009b0c <ip_frag_free_pbuf_custom_ref+0x2c>)
 8009af0:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8009af4:	4906      	ldr	r1, [pc, #24]	; (8009b10 <ip_frag_free_pbuf_custom_ref+0x30>)
 8009af6:	4807      	ldr	r0, [pc, #28]	; (8009b14 <ip_frag_free_pbuf_custom_ref+0x34>)
 8009af8:	f000 fb58 	bl	800a1ac <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8009afc:	6879      	ldr	r1, [r7, #4]
 8009afe:	2003      	movs	r0, #3
 8009b00:	f7fc fb00 	bl	8006104 <memp_free>
}
 8009b04:	bf00      	nop
 8009b06:	3708      	adds	r7, #8
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}
 8009b0c:	0800c408 	.word	0x0800c408
 8009b10:	0800c5c0 	.word	0x0800c5c0
 8009b14:	0800c450 	.word	0x0800c450

08009b18 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b084      	sub	sp, #16
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d106      	bne.n	8009b38 <ipfrag_free_pbuf_custom+0x20>
 8009b2a:	4b11      	ldr	r3, [pc, #68]	; (8009b70 <ipfrag_free_pbuf_custom+0x58>)
 8009b2c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8009b30:	4910      	ldr	r1, [pc, #64]	; (8009b74 <ipfrag_free_pbuf_custom+0x5c>)
 8009b32:	4811      	ldr	r0, [pc, #68]	; (8009b78 <ipfrag_free_pbuf_custom+0x60>)
 8009b34:	f000 fb3a 	bl	800a1ac <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8009b38:	68fa      	ldr	r2, [r7, #12]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d006      	beq.n	8009b4e <ipfrag_free_pbuf_custom+0x36>
 8009b40:	4b0b      	ldr	r3, [pc, #44]	; (8009b70 <ipfrag_free_pbuf_custom+0x58>)
 8009b42:	f240 22cf 	movw	r2, #719	; 0x2cf
 8009b46:	490d      	ldr	r1, [pc, #52]	; (8009b7c <ipfrag_free_pbuf_custom+0x64>)
 8009b48:	480b      	ldr	r0, [pc, #44]	; (8009b78 <ipfrag_free_pbuf_custom+0x60>)
 8009b4a:	f000 fb2f 	bl	800a1ac <iprintf>
  if (pcr->original != NULL) {
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	695b      	ldr	r3, [r3, #20]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d004      	beq.n	8009b60 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	695b      	ldr	r3, [r3, #20]
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f7fd f890 	bl	8006c80 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8009b60:	68f8      	ldr	r0, [r7, #12]
 8009b62:	f7ff ffbd 	bl	8009ae0 <ip_frag_free_pbuf_custom_ref>
}
 8009b66:	bf00      	nop
 8009b68:	3710      	adds	r7, #16
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}
 8009b6e:	bf00      	nop
 8009b70:	0800c408 	.word	0x0800c408
 8009b74:	0800c5cc 	.word	0x0800c5cc
 8009b78:	0800c450 	.word	0x0800c450
 8009b7c:	0800c5d8 	.word	0x0800c5d8

08009b80 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b094      	sub	sp, #80	; 0x50
 8009b84:	af02      	add	r7, sp, #8
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009b96:	3b14      	subs	r3, #20
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	da00      	bge.n	8009b9e <ip4_frag+0x1e>
 8009b9c:	3307      	adds	r3, #7
 8009b9e:	10db      	asrs	r3, r3, #3
 8009ba0:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8009ba2:	2314      	movs	r3, #20
 8009ba4:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8009bac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bae:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8009bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	f003 030f 	and.w	r3, r3, #15
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	b2db      	uxtb	r3, r3
 8009bbe:	2b14      	cmp	r3, #20
 8009bc0:	d002      	beq.n	8009bc8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8009bc2:	f06f 0305 	mvn.w	r3, #5
 8009bc6:	e110      	b.n	8009dea <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	895b      	ldrh	r3, [r3, #10]
 8009bcc:	2b13      	cmp	r3, #19
 8009bce:	d809      	bhi.n	8009be4 <ip4_frag+0x64>
 8009bd0:	4b88      	ldr	r3, [pc, #544]	; (8009df4 <ip4_frag+0x274>)
 8009bd2:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8009bd6:	4988      	ldr	r1, [pc, #544]	; (8009df8 <ip4_frag+0x278>)
 8009bd8:	4888      	ldr	r0, [pc, #544]	; (8009dfc <ip4_frag+0x27c>)
 8009bda:	f000 fae7 	bl	800a1ac <iprintf>
 8009bde:	f06f 0305 	mvn.w	r3, #5
 8009be2:	e102      	b.n	8009dea <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8009be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be6:	88db      	ldrh	r3, [r3, #6]
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7fb fe04 	bl	80057f8 <lwip_htons>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8009bf4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009bf6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009bfa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8009bfe:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009c00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c04:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	891b      	ldrh	r3, [r3, #8]
 8009c0a:	3b14      	subs	r3, #20
 8009c0c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8009c10:	e0e1      	b.n	8009dd6 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8009c12:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009c14:	00db      	lsls	r3, r3, #3
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	bf28      	it	cs
 8009c20:	4613      	movcs	r3, r2
 8009c22:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8009c24:	f44f 7220 	mov.w	r2, #640	; 0x280
 8009c28:	2114      	movs	r1, #20
 8009c2a:	200e      	movs	r0, #14
 8009c2c:	f7fc fd46 	bl	80066bc <pbuf_alloc>
 8009c30:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8009c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	f000 80d5 	beq.w	8009de4 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8009c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3c:	895b      	ldrh	r3, [r3, #10]
 8009c3e:	2b13      	cmp	r3, #19
 8009c40:	d806      	bhi.n	8009c50 <ip4_frag+0xd0>
 8009c42:	4b6c      	ldr	r3, [pc, #432]	; (8009df4 <ip4_frag+0x274>)
 8009c44:	f44f 7249 	mov.w	r2, #804	; 0x324
 8009c48:	496d      	ldr	r1, [pc, #436]	; (8009e00 <ip4_frag+0x280>)
 8009c4a:	486c      	ldr	r0, [pc, #432]	; (8009dfc <ip4_frag+0x27c>)
 8009c4c:	f000 faae 	bl	800a1ac <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8009c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	2214      	movs	r2, #20
 8009c56:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f000 f9e7 	bl	800a02c <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8009c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8009c64:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009c66:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8009c6a:	e064      	b.n	8009d36 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	895a      	ldrh	r2, [r3, #10]
 8009c70:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009c72:	1ad3      	subs	r3, r2, r3
 8009c74:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	895b      	ldrh	r3, [r3, #10]
 8009c7a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d906      	bls.n	8009c8e <ip4_frag+0x10e>
 8009c80:	4b5c      	ldr	r3, [pc, #368]	; (8009df4 <ip4_frag+0x274>)
 8009c82:	f240 322d 	movw	r2, #813	; 0x32d
 8009c86:	495f      	ldr	r1, [pc, #380]	; (8009e04 <ip4_frag+0x284>)
 8009c88:	485c      	ldr	r0, [pc, #368]	; (8009dfc <ip4_frag+0x27c>)
 8009c8a:	f000 fa8f 	bl	800a1ac <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8009c8e:	8bfa      	ldrh	r2, [r7, #30]
 8009c90:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009c94:	4293      	cmp	r3, r2
 8009c96:	bf28      	it	cs
 8009c98:	4613      	movcs	r3, r2
 8009c9a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8009c9e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d105      	bne.n	8009cb2 <ip4_frag+0x132>
        poff = 0;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	60fb      	str	r3, [r7, #12]
        continue;
 8009cb0:	e041      	b.n	8009d36 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8009cb2:	f7ff ff0d 	bl	8009ad0 <ip_frag_alloc_pbuf_custom_ref>
 8009cb6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8009cb8:	69bb      	ldr	r3, [r7, #24]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d103      	bne.n	8009cc6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8009cbe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009cc0:	f7fc ffde 	bl	8006c80 <pbuf_free>
        goto memerr;
 8009cc4:	e08f      	b.n	8009de6 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8009cc6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8009ccc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009cce:	4413      	add	r3, r2
 8009cd0:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8009cd4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8009cd8:	9201      	str	r2, [sp, #4]
 8009cda:	9300      	str	r3, [sp, #0]
 8009cdc:	4603      	mov	r3, r0
 8009cde:	2241      	movs	r2, #65	; 0x41
 8009ce0:	2000      	movs	r0, #0
 8009ce2:	f7fc fe13 	bl	800690c <pbuf_alloced_custom>
 8009ce6:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d106      	bne.n	8009cfc <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8009cee:	69b8      	ldr	r0, [r7, #24]
 8009cf0:	f7ff fef6 	bl	8009ae0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8009cf4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009cf6:	f7fc ffc3 	bl	8006c80 <pbuf_free>
        goto memerr;
 8009cfa:	e074      	b.n	8009de6 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	f7fd f85f 	bl	8006dc0 <pbuf_ref>
      pcr->original = p;
 8009d02:	69bb      	ldr	r3, [r7, #24]
 8009d04:	68fa      	ldr	r2, [r7, #12]
 8009d06:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8009d08:	69bb      	ldr	r3, [r7, #24]
 8009d0a:	4a3f      	ldr	r2, [pc, #252]	; (8009e08 <ip4_frag+0x288>)
 8009d0c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8009d0e:	6979      	ldr	r1, [r7, #20]
 8009d10:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009d12:	f7fd f877 	bl	8006e04 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8009d16:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8009d1a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009d1e:	1ad3      	subs	r3, r2, r3
 8009d20:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8009d24:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d004      	beq.n	8009d36 <ip4_frag+0x1b6>
        poff = 0;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8009d36:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d196      	bne.n	8009c6c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8009d3e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8009d40:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009d44:	4413      	add	r3, r2
 8009d46:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009d4c:	f1a3 0213 	sub.w	r2, r3, #19
 8009d50:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009d54:	429a      	cmp	r2, r3
 8009d56:	bfcc      	ite	gt
 8009d58:	2301      	movgt	r3, #1
 8009d5a:	2300      	movle	r3, #0
 8009d5c:	b2db      	uxtb	r3, r3
 8009d5e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8009d60:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009d64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d68:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8009d6a:	6a3b      	ldr	r3, [r7, #32]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d002      	beq.n	8009d76 <ip4_frag+0x1f6>
 8009d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d003      	beq.n	8009d7e <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8009d76:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009d78:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009d7c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8009d7e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009d80:	4618      	mov	r0, r3
 8009d82:	f7fb fd39 	bl	80057f8 <lwip_htons>
 8009d86:	4603      	mov	r3, r0
 8009d88:	461a      	mov	r2, r3
 8009d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d8c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8009d8e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009d90:	3314      	adds	r3, #20
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	4618      	mov	r0, r3
 8009d96:	f7fb fd2f 	bl	80057f8 <lwip_htons>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	461a      	mov	r2, r3
 8009d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009da0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8009da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009da4:	2200      	movs	r2, #0
 8009da6:	729a      	strb	r2, [r3, #10]
 8009da8:	2200      	movs	r2, #0
 8009daa:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	695b      	ldr	r3, [r3, #20]
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009db4:	68b8      	ldr	r0, [r7, #8]
 8009db6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8009db8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009dba:	f7fc ff61 	bl	8006c80 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8009dbe:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8009dc2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009dc4:	1ad3      	subs	r3, r2, r3
 8009dc6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8009dca:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009dce:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009dd0:	4413      	add	r3, r2
 8009dd2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8009dd6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	f47f af19 	bne.w	8009c12 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8009de0:	2300      	movs	r3, #0
 8009de2:	e002      	b.n	8009dea <ip4_frag+0x26a>
      goto memerr;
 8009de4:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8009de6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3748      	adds	r7, #72	; 0x48
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	0800c408 	.word	0x0800c408
 8009df8:	0800c5e4 	.word	0x0800c5e4
 8009dfc:	0800c450 	.word	0x0800c450
 8009e00:	0800c600 	.word	0x0800c600
 8009e04:	0800c620 	.word	0x0800c620
 8009e08:	08009b19 	.word	0x08009b19

08009e0c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b086      	sub	sp, #24
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8009e16:	230e      	movs	r3, #14
 8009e18:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	895b      	ldrh	r3, [r3, #10]
 8009e1e:	2b0e      	cmp	r3, #14
 8009e20:	d96e      	bls.n	8009f00 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	7bdb      	ldrb	r3, [r3, #15]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d106      	bne.n	8009e38 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009e30:	3301      	adds	r3, #1
 8009e32:	b2da      	uxtb	r2, r3
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	7b1a      	ldrb	r2, [r3, #12]
 8009e42:	7b5b      	ldrb	r3, [r3, #13]
 8009e44:	021b      	lsls	r3, r3, #8
 8009e46:	4313      	orrs	r3, r2
 8009e48:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	f003 0301 	and.w	r3, r3, #1
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d023      	beq.n	8009e9e <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	2b01      	cmp	r3, #1
 8009e5c:	d10f      	bne.n	8009e7e <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	785b      	ldrb	r3, [r3, #1]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d11b      	bne.n	8009e9e <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8009e6a:	2b5e      	cmp	r3, #94	; 0x5e
 8009e6c:	d117      	bne.n	8009e9e <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	7b5b      	ldrb	r3, [r3, #13]
 8009e72:	f043 0310 	orr.w	r3, r3, #16
 8009e76:	b2da      	uxtb	r2, r3
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	735a      	strb	r2, [r3, #13]
 8009e7c:	e00f      	b.n	8009e9e <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	2206      	movs	r2, #6
 8009e82:	4928      	ldr	r1, [pc, #160]	; (8009f24 <ethernet_input+0x118>)
 8009e84:	4618      	mov	r0, r3
 8009e86:	f000 f8c3 	bl	800a010 <memcmp>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d106      	bne.n	8009e9e <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	7b5b      	ldrb	r3, [r3, #13]
 8009e94:	f043 0308 	orr.w	r3, r3, #8
 8009e98:	b2da      	uxtb	r2, r3
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8009e9e:	89fb      	ldrh	r3, [r7, #14]
 8009ea0:	2b08      	cmp	r3, #8
 8009ea2:	d003      	beq.n	8009eac <ethernet_input+0xa0>
 8009ea4:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8009ea8:	d014      	beq.n	8009ed4 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8009eaa:	e032      	b.n	8009f12 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009eb2:	f003 0308 	and.w	r3, r3, #8
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d024      	beq.n	8009f04 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8009eba:	8afb      	ldrh	r3, [r7, #22]
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f7fc fe58 	bl	8006b74 <pbuf_remove_header>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d11e      	bne.n	8009f08 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8009eca:	6839      	ldr	r1, [r7, #0]
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f7fe ff25 	bl	8008d1c <ip4_input>
      break;
 8009ed2:	e013      	b.n	8009efc <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009eda:	f003 0308 	and.w	r3, r3, #8
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d014      	beq.n	8009f0c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8009ee2:	8afb      	ldrh	r3, [r7, #22]
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f7fc fe44 	bl	8006b74 <pbuf_remove_header>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d10e      	bne.n	8009f10 <ethernet_input+0x104>
        etharp_input(p, netif);
 8009ef2:	6839      	ldr	r1, [r7, #0]
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f7fe f8c7 	bl	8008088 <etharp_input>
      break;
 8009efa:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8009efc:	2300      	movs	r3, #0
 8009efe:	e00c      	b.n	8009f1a <ethernet_input+0x10e>
    goto free_and_return;
 8009f00:	bf00      	nop
 8009f02:	e006      	b.n	8009f12 <ethernet_input+0x106>
        goto free_and_return;
 8009f04:	bf00      	nop
 8009f06:	e004      	b.n	8009f12 <ethernet_input+0x106>
        goto free_and_return;
 8009f08:	bf00      	nop
 8009f0a:	e002      	b.n	8009f12 <ethernet_input+0x106>
        goto free_and_return;
 8009f0c:	bf00      	nop
 8009f0e:	e000      	b.n	8009f12 <ethernet_input+0x106>
        goto free_and_return;
 8009f10:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f7fc feb4 	bl	8006c80 <pbuf_free>
  return ERR_OK;
 8009f18:	2300      	movs	r3, #0
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3718      	adds	r7, #24
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
 8009f22:	bf00      	nop
 8009f24:	0800c760 	.word	0x0800c760

08009f28 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b086      	sub	sp, #24
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	60f8      	str	r0, [r7, #12]
 8009f30:	60b9      	str	r1, [r7, #8]
 8009f32:	607a      	str	r2, [r7, #4]
 8009f34:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8009f36:	8c3b      	ldrh	r3, [r7, #32]
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7fb fc5d 	bl	80057f8 <lwip_htons>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8009f42:	210e      	movs	r1, #14
 8009f44:	68b8      	ldr	r0, [r7, #8]
 8009f46:	f7fc fe05 	bl	8006b54 <pbuf_add_header>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d125      	bne.n	8009f9c <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	8afa      	ldrh	r2, [r7, #22]
 8009f5a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	2206      	movs	r2, #6
 8009f60:	6839      	ldr	r1, [r7, #0]
 8009f62:	4618      	mov	r0, r3
 8009f64:	f000 f862 	bl	800a02c <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	3306      	adds	r3, #6
 8009f6c:	2206      	movs	r2, #6
 8009f6e:	6879      	ldr	r1, [r7, #4]
 8009f70:	4618      	mov	r0, r3
 8009f72:	f000 f85b 	bl	800a02c <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009f7c:	2b06      	cmp	r3, #6
 8009f7e:	d006      	beq.n	8009f8e <ethernet_output+0x66>
 8009f80:	4b0a      	ldr	r3, [pc, #40]	; (8009fac <ethernet_output+0x84>)
 8009f82:	f44f 7299 	mov.w	r2, #306	; 0x132
 8009f86:	490a      	ldr	r1, [pc, #40]	; (8009fb0 <ethernet_output+0x88>)
 8009f88:	480a      	ldr	r0, [pc, #40]	; (8009fb4 <ethernet_output+0x8c>)
 8009f8a:	f000 f90f 	bl	800a1ac <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	699b      	ldr	r3, [r3, #24]
 8009f92:	68b9      	ldr	r1, [r7, #8]
 8009f94:	68f8      	ldr	r0, [r7, #12]
 8009f96:	4798      	blx	r3
 8009f98:	4603      	mov	r3, r0
 8009f9a:	e002      	b.n	8009fa2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8009f9c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8009f9e:	f06f 0301 	mvn.w	r3, #1
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3718      	adds	r7, #24
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	0800c630 	.word	0x0800c630
 8009fb0:	0800c668 	.word	0x0800c668
 8009fb4:	0800c69c 	.word	0x0800c69c

08009fb8 <__libc_init_array>:
 8009fb8:	b570      	push	{r4, r5, r6, lr}
 8009fba:	4d0d      	ldr	r5, [pc, #52]	; (8009ff0 <__libc_init_array+0x38>)
 8009fbc:	4c0d      	ldr	r4, [pc, #52]	; (8009ff4 <__libc_init_array+0x3c>)
 8009fbe:	1b64      	subs	r4, r4, r5
 8009fc0:	10a4      	asrs	r4, r4, #2
 8009fc2:	2600      	movs	r6, #0
 8009fc4:	42a6      	cmp	r6, r4
 8009fc6:	d109      	bne.n	8009fdc <__libc_init_array+0x24>
 8009fc8:	4d0b      	ldr	r5, [pc, #44]	; (8009ff8 <__libc_init_array+0x40>)
 8009fca:	4c0c      	ldr	r4, [pc, #48]	; (8009ffc <__libc_init_array+0x44>)
 8009fcc:	f001 f856 	bl	800b07c <_init>
 8009fd0:	1b64      	subs	r4, r4, r5
 8009fd2:	10a4      	asrs	r4, r4, #2
 8009fd4:	2600      	movs	r6, #0
 8009fd6:	42a6      	cmp	r6, r4
 8009fd8:	d105      	bne.n	8009fe6 <__libc_init_array+0x2e>
 8009fda:	bd70      	pop	{r4, r5, r6, pc}
 8009fdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fe0:	4798      	blx	r3
 8009fe2:	3601      	adds	r6, #1
 8009fe4:	e7ee      	b.n	8009fc4 <__libc_init_array+0xc>
 8009fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fea:	4798      	blx	r3
 8009fec:	3601      	adds	r6, #1
 8009fee:	e7f2      	b.n	8009fd6 <__libc_init_array+0x1e>
 8009ff0:	0800c8c4 	.word	0x0800c8c4
 8009ff4:	0800c8c4 	.word	0x0800c8c4
 8009ff8:	0800c8c4 	.word	0x0800c8c4
 8009ffc:	0800c8c8 	.word	0x0800c8c8

0800a000 <malloc>:
 800a000:	4b02      	ldr	r3, [pc, #8]	; (800a00c <malloc+0xc>)
 800a002:	4601      	mov	r1, r0
 800a004:	6818      	ldr	r0, [r3, #0]
 800a006:	f000 b877 	b.w	800a0f8 <_malloc_r>
 800a00a:	bf00      	nop
 800a00c:	20000010 	.word	0x20000010

0800a010 <memcmp>:
 800a010:	b530      	push	{r4, r5, lr}
 800a012:	3901      	subs	r1, #1
 800a014:	2400      	movs	r4, #0
 800a016:	42a2      	cmp	r2, r4
 800a018:	d101      	bne.n	800a01e <memcmp+0xe>
 800a01a:	2000      	movs	r0, #0
 800a01c:	e005      	b.n	800a02a <memcmp+0x1a>
 800a01e:	5d03      	ldrb	r3, [r0, r4]
 800a020:	3401      	adds	r4, #1
 800a022:	5d0d      	ldrb	r5, [r1, r4]
 800a024:	42ab      	cmp	r3, r5
 800a026:	d0f6      	beq.n	800a016 <memcmp+0x6>
 800a028:	1b58      	subs	r0, r3, r5
 800a02a:	bd30      	pop	{r4, r5, pc}

0800a02c <memcpy>:
 800a02c:	440a      	add	r2, r1
 800a02e:	4291      	cmp	r1, r2
 800a030:	f100 33ff 	add.w	r3, r0, #4294967295
 800a034:	d100      	bne.n	800a038 <memcpy+0xc>
 800a036:	4770      	bx	lr
 800a038:	b510      	push	{r4, lr}
 800a03a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a03e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a042:	4291      	cmp	r1, r2
 800a044:	d1f9      	bne.n	800a03a <memcpy+0xe>
 800a046:	bd10      	pop	{r4, pc}

0800a048 <memset>:
 800a048:	4402      	add	r2, r0
 800a04a:	4603      	mov	r3, r0
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d100      	bne.n	800a052 <memset+0xa>
 800a050:	4770      	bx	lr
 800a052:	f803 1b01 	strb.w	r1, [r3], #1
 800a056:	e7f9      	b.n	800a04c <memset+0x4>

0800a058 <_free_r>:
 800a058:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a05a:	2900      	cmp	r1, #0
 800a05c:	d048      	beq.n	800a0f0 <_free_r+0x98>
 800a05e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a062:	9001      	str	r0, [sp, #4]
 800a064:	2b00      	cmp	r3, #0
 800a066:	f1a1 0404 	sub.w	r4, r1, #4
 800a06a:	bfb8      	it	lt
 800a06c:	18e4      	addlt	r4, r4, r3
 800a06e:	f000 fa2d 	bl	800a4cc <__malloc_lock>
 800a072:	4a20      	ldr	r2, [pc, #128]	; (800a0f4 <_free_r+0x9c>)
 800a074:	9801      	ldr	r0, [sp, #4]
 800a076:	6813      	ldr	r3, [r2, #0]
 800a078:	4615      	mov	r5, r2
 800a07a:	b933      	cbnz	r3, 800a08a <_free_r+0x32>
 800a07c:	6063      	str	r3, [r4, #4]
 800a07e:	6014      	str	r4, [r2, #0]
 800a080:	b003      	add	sp, #12
 800a082:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a086:	f000 ba27 	b.w	800a4d8 <__malloc_unlock>
 800a08a:	42a3      	cmp	r3, r4
 800a08c:	d90b      	bls.n	800a0a6 <_free_r+0x4e>
 800a08e:	6821      	ldr	r1, [r4, #0]
 800a090:	1862      	adds	r2, r4, r1
 800a092:	4293      	cmp	r3, r2
 800a094:	bf04      	itt	eq
 800a096:	681a      	ldreq	r2, [r3, #0]
 800a098:	685b      	ldreq	r3, [r3, #4]
 800a09a:	6063      	str	r3, [r4, #4]
 800a09c:	bf04      	itt	eq
 800a09e:	1852      	addeq	r2, r2, r1
 800a0a0:	6022      	streq	r2, [r4, #0]
 800a0a2:	602c      	str	r4, [r5, #0]
 800a0a4:	e7ec      	b.n	800a080 <_free_r+0x28>
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	685b      	ldr	r3, [r3, #4]
 800a0aa:	b10b      	cbz	r3, 800a0b0 <_free_r+0x58>
 800a0ac:	42a3      	cmp	r3, r4
 800a0ae:	d9fa      	bls.n	800a0a6 <_free_r+0x4e>
 800a0b0:	6811      	ldr	r1, [r2, #0]
 800a0b2:	1855      	adds	r5, r2, r1
 800a0b4:	42a5      	cmp	r5, r4
 800a0b6:	d10b      	bne.n	800a0d0 <_free_r+0x78>
 800a0b8:	6824      	ldr	r4, [r4, #0]
 800a0ba:	4421      	add	r1, r4
 800a0bc:	1854      	adds	r4, r2, r1
 800a0be:	42a3      	cmp	r3, r4
 800a0c0:	6011      	str	r1, [r2, #0]
 800a0c2:	d1dd      	bne.n	800a080 <_free_r+0x28>
 800a0c4:	681c      	ldr	r4, [r3, #0]
 800a0c6:	685b      	ldr	r3, [r3, #4]
 800a0c8:	6053      	str	r3, [r2, #4]
 800a0ca:	4421      	add	r1, r4
 800a0cc:	6011      	str	r1, [r2, #0]
 800a0ce:	e7d7      	b.n	800a080 <_free_r+0x28>
 800a0d0:	d902      	bls.n	800a0d8 <_free_r+0x80>
 800a0d2:	230c      	movs	r3, #12
 800a0d4:	6003      	str	r3, [r0, #0]
 800a0d6:	e7d3      	b.n	800a080 <_free_r+0x28>
 800a0d8:	6825      	ldr	r5, [r4, #0]
 800a0da:	1961      	adds	r1, r4, r5
 800a0dc:	428b      	cmp	r3, r1
 800a0de:	bf04      	itt	eq
 800a0e0:	6819      	ldreq	r1, [r3, #0]
 800a0e2:	685b      	ldreq	r3, [r3, #4]
 800a0e4:	6063      	str	r3, [r4, #4]
 800a0e6:	bf04      	itt	eq
 800a0e8:	1949      	addeq	r1, r1, r5
 800a0ea:	6021      	streq	r1, [r4, #0]
 800a0ec:	6054      	str	r4, [r2, #4]
 800a0ee:	e7c7      	b.n	800a080 <_free_r+0x28>
 800a0f0:	b003      	add	sp, #12
 800a0f2:	bd30      	pop	{r4, r5, pc}
 800a0f4:	200001d4 	.word	0x200001d4

0800a0f8 <_malloc_r>:
 800a0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fa:	1ccd      	adds	r5, r1, #3
 800a0fc:	f025 0503 	bic.w	r5, r5, #3
 800a100:	3508      	adds	r5, #8
 800a102:	2d0c      	cmp	r5, #12
 800a104:	bf38      	it	cc
 800a106:	250c      	movcc	r5, #12
 800a108:	2d00      	cmp	r5, #0
 800a10a:	4606      	mov	r6, r0
 800a10c:	db01      	blt.n	800a112 <_malloc_r+0x1a>
 800a10e:	42a9      	cmp	r1, r5
 800a110:	d903      	bls.n	800a11a <_malloc_r+0x22>
 800a112:	230c      	movs	r3, #12
 800a114:	6033      	str	r3, [r6, #0]
 800a116:	2000      	movs	r0, #0
 800a118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a11a:	f000 f9d7 	bl	800a4cc <__malloc_lock>
 800a11e:	4921      	ldr	r1, [pc, #132]	; (800a1a4 <_malloc_r+0xac>)
 800a120:	680a      	ldr	r2, [r1, #0]
 800a122:	4614      	mov	r4, r2
 800a124:	b99c      	cbnz	r4, 800a14e <_malloc_r+0x56>
 800a126:	4f20      	ldr	r7, [pc, #128]	; (800a1a8 <_malloc_r+0xb0>)
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	b923      	cbnz	r3, 800a136 <_malloc_r+0x3e>
 800a12c:	4621      	mov	r1, r4
 800a12e:	4630      	mov	r0, r6
 800a130:	f000 f894 	bl	800a25c <_sbrk_r>
 800a134:	6038      	str	r0, [r7, #0]
 800a136:	4629      	mov	r1, r5
 800a138:	4630      	mov	r0, r6
 800a13a:	f000 f88f 	bl	800a25c <_sbrk_r>
 800a13e:	1c43      	adds	r3, r0, #1
 800a140:	d123      	bne.n	800a18a <_malloc_r+0x92>
 800a142:	230c      	movs	r3, #12
 800a144:	6033      	str	r3, [r6, #0]
 800a146:	4630      	mov	r0, r6
 800a148:	f000 f9c6 	bl	800a4d8 <__malloc_unlock>
 800a14c:	e7e3      	b.n	800a116 <_malloc_r+0x1e>
 800a14e:	6823      	ldr	r3, [r4, #0]
 800a150:	1b5b      	subs	r3, r3, r5
 800a152:	d417      	bmi.n	800a184 <_malloc_r+0x8c>
 800a154:	2b0b      	cmp	r3, #11
 800a156:	d903      	bls.n	800a160 <_malloc_r+0x68>
 800a158:	6023      	str	r3, [r4, #0]
 800a15a:	441c      	add	r4, r3
 800a15c:	6025      	str	r5, [r4, #0]
 800a15e:	e004      	b.n	800a16a <_malloc_r+0x72>
 800a160:	6863      	ldr	r3, [r4, #4]
 800a162:	42a2      	cmp	r2, r4
 800a164:	bf0c      	ite	eq
 800a166:	600b      	streq	r3, [r1, #0]
 800a168:	6053      	strne	r3, [r2, #4]
 800a16a:	4630      	mov	r0, r6
 800a16c:	f000 f9b4 	bl	800a4d8 <__malloc_unlock>
 800a170:	f104 000b 	add.w	r0, r4, #11
 800a174:	1d23      	adds	r3, r4, #4
 800a176:	f020 0007 	bic.w	r0, r0, #7
 800a17a:	1ac2      	subs	r2, r0, r3
 800a17c:	d0cc      	beq.n	800a118 <_malloc_r+0x20>
 800a17e:	1a1b      	subs	r3, r3, r0
 800a180:	50a3      	str	r3, [r4, r2]
 800a182:	e7c9      	b.n	800a118 <_malloc_r+0x20>
 800a184:	4622      	mov	r2, r4
 800a186:	6864      	ldr	r4, [r4, #4]
 800a188:	e7cc      	b.n	800a124 <_malloc_r+0x2c>
 800a18a:	1cc4      	adds	r4, r0, #3
 800a18c:	f024 0403 	bic.w	r4, r4, #3
 800a190:	42a0      	cmp	r0, r4
 800a192:	d0e3      	beq.n	800a15c <_malloc_r+0x64>
 800a194:	1a21      	subs	r1, r4, r0
 800a196:	4630      	mov	r0, r6
 800a198:	f000 f860 	bl	800a25c <_sbrk_r>
 800a19c:	3001      	adds	r0, #1
 800a19e:	d1dd      	bne.n	800a15c <_malloc_r+0x64>
 800a1a0:	e7cf      	b.n	800a142 <_malloc_r+0x4a>
 800a1a2:	bf00      	nop
 800a1a4:	200001d4 	.word	0x200001d4
 800a1a8:	200001d8 	.word	0x200001d8

0800a1ac <iprintf>:
 800a1ac:	b40f      	push	{r0, r1, r2, r3}
 800a1ae:	4b0a      	ldr	r3, [pc, #40]	; (800a1d8 <iprintf+0x2c>)
 800a1b0:	b513      	push	{r0, r1, r4, lr}
 800a1b2:	681c      	ldr	r4, [r3, #0]
 800a1b4:	b124      	cbz	r4, 800a1c0 <iprintf+0x14>
 800a1b6:	69a3      	ldr	r3, [r4, #24]
 800a1b8:	b913      	cbnz	r3, 800a1c0 <iprintf+0x14>
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	f000 f8d4 	bl	800a368 <__sinit>
 800a1c0:	ab05      	add	r3, sp, #20
 800a1c2:	9a04      	ldr	r2, [sp, #16]
 800a1c4:	68a1      	ldr	r1, [r4, #8]
 800a1c6:	9301      	str	r3, [sp, #4]
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f000 f9b5 	bl	800a538 <_vfiprintf_r>
 800a1ce:	b002      	add	sp, #8
 800a1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1d4:	b004      	add	sp, #16
 800a1d6:	4770      	bx	lr
 800a1d8:	20000010 	.word	0x20000010

0800a1dc <rand>:
 800a1dc:	4b17      	ldr	r3, [pc, #92]	; (800a23c <rand+0x60>)
 800a1de:	b510      	push	{r4, lr}
 800a1e0:	681c      	ldr	r4, [r3, #0]
 800a1e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a1e4:	b9b3      	cbnz	r3, 800a214 <rand+0x38>
 800a1e6:	2018      	movs	r0, #24
 800a1e8:	f7ff ff0a 	bl	800a000 <malloc>
 800a1ec:	63a0      	str	r0, [r4, #56]	; 0x38
 800a1ee:	b928      	cbnz	r0, 800a1fc <rand+0x20>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	4b13      	ldr	r3, [pc, #76]	; (800a240 <rand+0x64>)
 800a1f4:	4813      	ldr	r0, [pc, #76]	; (800a244 <rand+0x68>)
 800a1f6:	214e      	movs	r1, #78	; 0x4e
 800a1f8:	f000 f840 	bl	800a27c <__assert_func>
 800a1fc:	4a12      	ldr	r2, [pc, #72]	; (800a248 <rand+0x6c>)
 800a1fe:	4b13      	ldr	r3, [pc, #76]	; (800a24c <rand+0x70>)
 800a200:	e9c0 2300 	strd	r2, r3, [r0]
 800a204:	4b12      	ldr	r3, [pc, #72]	; (800a250 <rand+0x74>)
 800a206:	6083      	str	r3, [r0, #8]
 800a208:	230b      	movs	r3, #11
 800a20a:	8183      	strh	r3, [r0, #12]
 800a20c:	2201      	movs	r2, #1
 800a20e:	2300      	movs	r3, #0
 800a210:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800a214:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a216:	480f      	ldr	r0, [pc, #60]	; (800a254 <rand+0x78>)
 800a218:	690a      	ldr	r2, [r1, #16]
 800a21a:	694b      	ldr	r3, [r1, #20]
 800a21c:	4c0e      	ldr	r4, [pc, #56]	; (800a258 <rand+0x7c>)
 800a21e:	4350      	muls	r0, r2
 800a220:	fb04 0003 	mla	r0, r4, r3, r0
 800a224:	fba2 3404 	umull	r3, r4, r2, r4
 800a228:	1c5a      	adds	r2, r3, #1
 800a22a:	4404      	add	r4, r0
 800a22c:	f144 0000 	adc.w	r0, r4, #0
 800a230:	e9c1 2004 	strd	r2, r0, [r1, #16]
 800a234:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	bf00      	nop
 800a23c:	20000010 	.word	0x20000010
 800a240:	0800c774 	.word	0x0800c774
 800a244:	0800c78b 	.word	0x0800c78b
 800a248:	abcd330e 	.word	0xabcd330e
 800a24c:	e66d1234 	.word	0xe66d1234
 800a250:	0005deec 	.word	0x0005deec
 800a254:	5851f42d 	.word	0x5851f42d
 800a258:	4c957f2d 	.word	0x4c957f2d

0800a25c <_sbrk_r>:
 800a25c:	b538      	push	{r3, r4, r5, lr}
 800a25e:	4d06      	ldr	r5, [pc, #24]	; (800a278 <_sbrk_r+0x1c>)
 800a260:	2300      	movs	r3, #0
 800a262:	4604      	mov	r4, r0
 800a264:	4608      	mov	r0, r1
 800a266:	602b      	str	r3, [r5, #0]
 800a268:	f7f7 f8b8 	bl	80013dc <_sbrk>
 800a26c:	1c43      	adds	r3, r0, #1
 800a26e:	d102      	bne.n	800a276 <_sbrk_r+0x1a>
 800a270:	682b      	ldr	r3, [r5, #0]
 800a272:	b103      	cbz	r3, 800a276 <_sbrk_r+0x1a>
 800a274:	6023      	str	r3, [r4, #0]
 800a276:	bd38      	pop	{r3, r4, r5, pc}
 800a278:	200066f8 	.word	0x200066f8

0800a27c <__assert_func>:
 800a27c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a27e:	4614      	mov	r4, r2
 800a280:	461a      	mov	r2, r3
 800a282:	4b09      	ldr	r3, [pc, #36]	; (800a2a8 <__assert_func+0x2c>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4605      	mov	r5, r0
 800a288:	68d8      	ldr	r0, [r3, #12]
 800a28a:	b14c      	cbz	r4, 800a2a0 <__assert_func+0x24>
 800a28c:	4b07      	ldr	r3, [pc, #28]	; (800a2ac <__assert_func+0x30>)
 800a28e:	9100      	str	r1, [sp, #0]
 800a290:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a294:	4906      	ldr	r1, [pc, #24]	; (800a2b0 <__assert_func+0x34>)
 800a296:	462b      	mov	r3, r5
 800a298:	f000 f8e4 	bl	800a464 <fiprintf>
 800a29c:	f000 fd26 	bl	800acec <abort>
 800a2a0:	4b04      	ldr	r3, [pc, #16]	; (800a2b4 <__assert_func+0x38>)
 800a2a2:	461c      	mov	r4, r3
 800a2a4:	e7f3      	b.n	800a28e <__assert_func+0x12>
 800a2a6:	bf00      	nop
 800a2a8:	20000010 	.word	0x20000010
 800a2ac:	0800c7ea 	.word	0x0800c7ea
 800a2b0:	0800c7f7 	.word	0x0800c7f7
 800a2b4:	0800c825 	.word	0x0800c825

0800a2b8 <std>:
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	b510      	push	{r4, lr}
 800a2bc:	4604      	mov	r4, r0
 800a2be:	e9c0 3300 	strd	r3, r3, [r0]
 800a2c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2c6:	6083      	str	r3, [r0, #8]
 800a2c8:	8181      	strh	r1, [r0, #12]
 800a2ca:	6643      	str	r3, [r0, #100]	; 0x64
 800a2cc:	81c2      	strh	r2, [r0, #14]
 800a2ce:	6183      	str	r3, [r0, #24]
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	2208      	movs	r2, #8
 800a2d4:	305c      	adds	r0, #92	; 0x5c
 800a2d6:	f7ff feb7 	bl	800a048 <memset>
 800a2da:	4b05      	ldr	r3, [pc, #20]	; (800a2f0 <std+0x38>)
 800a2dc:	6263      	str	r3, [r4, #36]	; 0x24
 800a2de:	4b05      	ldr	r3, [pc, #20]	; (800a2f4 <std+0x3c>)
 800a2e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2e2:	4b05      	ldr	r3, [pc, #20]	; (800a2f8 <std+0x40>)
 800a2e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2e6:	4b05      	ldr	r3, [pc, #20]	; (800a2fc <std+0x44>)
 800a2e8:	6224      	str	r4, [r4, #32]
 800a2ea:	6323      	str	r3, [r4, #48]	; 0x30
 800a2ec:	bd10      	pop	{r4, pc}
 800a2ee:	bf00      	nop
 800a2f0:	0800aac1 	.word	0x0800aac1
 800a2f4:	0800aae3 	.word	0x0800aae3
 800a2f8:	0800ab1b 	.word	0x0800ab1b
 800a2fc:	0800ab3f 	.word	0x0800ab3f

0800a300 <_cleanup_r>:
 800a300:	4901      	ldr	r1, [pc, #4]	; (800a308 <_cleanup_r+0x8>)
 800a302:	f000 b8c1 	b.w	800a488 <_fwalk_reent>
 800a306:	bf00      	nop
 800a308:	0800ae29 	.word	0x0800ae29

0800a30c <__sfmoreglue>:
 800a30c:	b570      	push	{r4, r5, r6, lr}
 800a30e:	1e4a      	subs	r2, r1, #1
 800a310:	2568      	movs	r5, #104	; 0x68
 800a312:	4355      	muls	r5, r2
 800a314:	460e      	mov	r6, r1
 800a316:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a31a:	f7ff feed 	bl	800a0f8 <_malloc_r>
 800a31e:	4604      	mov	r4, r0
 800a320:	b140      	cbz	r0, 800a334 <__sfmoreglue+0x28>
 800a322:	2100      	movs	r1, #0
 800a324:	e9c0 1600 	strd	r1, r6, [r0]
 800a328:	300c      	adds	r0, #12
 800a32a:	60a0      	str	r0, [r4, #8]
 800a32c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a330:	f7ff fe8a 	bl	800a048 <memset>
 800a334:	4620      	mov	r0, r4
 800a336:	bd70      	pop	{r4, r5, r6, pc}

0800a338 <__sfp_lock_acquire>:
 800a338:	4801      	ldr	r0, [pc, #4]	; (800a340 <__sfp_lock_acquire+0x8>)
 800a33a:	f000 b8c5 	b.w	800a4c8 <__retarget_lock_acquire_recursive>
 800a33e:	bf00      	nop
 800a340:	20006704 	.word	0x20006704

0800a344 <__sfp_lock_release>:
 800a344:	4801      	ldr	r0, [pc, #4]	; (800a34c <__sfp_lock_release+0x8>)
 800a346:	f000 b8c0 	b.w	800a4ca <__retarget_lock_release_recursive>
 800a34a:	bf00      	nop
 800a34c:	20006704 	.word	0x20006704

0800a350 <__sinit_lock_acquire>:
 800a350:	4801      	ldr	r0, [pc, #4]	; (800a358 <__sinit_lock_acquire+0x8>)
 800a352:	f000 b8b9 	b.w	800a4c8 <__retarget_lock_acquire_recursive>
 800a356:	bf00      	nop
 800a358:	200066ff 	.word	0x200066ff

0800a35c <__sinit_lock_release>:
 800a35c:	4801      	ldr	r0, [pc, #4]	; (800a364 <__sinit_lock_release+0x8>)
 800a35e:	f000 b8b4 	b.w	800a4ca <__retarget_lock_release_recursive>
 800a362:	bf00      	nop
 800a364:	200066ff 	.word	0x200066ff

0800a368 <__sinit>:
 800a368:	b510      	push	{r4, lr}
 800a36a:	4604      	mov	r4, r0
 800a36c:	f7ff fff0 	bl	800a350 <__sinit_lock_acquire>
 800a370:	69a3      	ldr	r3, [r4, #24]
 800a372:	b11b      	cbz	r3, 800a37c <__sinit+0x14>
 800a374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a378:	f7ff bff0 	b.w	800a35c <__sinit_lock_release>
 800a37c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a380:	6523      	str	r3, [r4, #80]	; 0x50
 800a382:	4b13      	ldr	r3, [pc, #76]	; (800a3d0 <__sinit+0x68>)
 800a384:	4a13      	ldr	r2, [pc, #76]	; (800a3d4 <__sinit+0x6c>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	62a2      	str	r2, [r4, #40]	; 0x28
 800a38a:	42a3      	cmp	r3, r4
 800a38c:	bf04      	itt	eq
 800a38e:	2301      	moveq	r3, #1
 800a390:	61a3      	streq	r3, [r4, #24]
 800a392:	4620      	mov	r0, r4
 800a394:	f000 f820 	bl	800a3d8 <__sfp>
 800a398:	6060      	str	r0, [r4, #4]
 800a39a:	4620      	mov	r0, r4
 800a39c:	f000 f81c 	bl	800a3d8 <__sfp>
 800a3a0:	60a0      	str	r0, [r4, #8]
 800a3a2:	4620      	mov	r0, r4
 800a3a4:	f000 f818 	bl	800a3d8 <__sfp>
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	60e0      	str	r0, [r4, #12]
 800a3ac:	2104      	movs	r1, #4
 800a3ae:	6860      	ldr	r0, [r4, #4]
 800a3b0:	f7ff ff82 	bl	800a2b8 <std>
 800a3b4:	68a0      	ldr	r0, [r4, #8]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	2109      	movs	r1, #9
 800a3ba:	f7ff ff7d 	bl	800a2b8 <std>
 800a3be:	68e0      	ldr	r0, [r4, #12]
 800a3c0:	2202      	movs	r2, #2
 800a3c2:	2112      	movs	r1, #18
 800a3c4:	f7ff ff78 	bl	800a2b8 <std>
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	61a3      	str	r3, [r4, #24]
 800a3cc:	e7d2      	b.n	800a374 <__sinit+0xc>
 800a3ce:	bf00      	nop
 800a3d0:	0800c770 	.word	0x0800c770
 800a3d4:	0800a301 	.word	0x0800a301

0800a3d8 <__sfp>:
 800a3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3da:	4607      	mov	r7, r0
 800a3dc:	f7ff ffac 	bl	800a338 <__sfp_lock_acquire>
 800a3e0:	4b1e      	ldr	r3, [pc, #120]	; (800a45c <__sfp+0x84>)
 800a3e2:	681e      	ldr	r6, [r3, #0]
 800a3e4:	69b3      	ldr	r3, [r6, #24]
 800a3e6:	b913      	cbnz	r3, 800a3ee <__sfp+0x16>
 800a3e8:	4630      	mov	r0, r6
 800a3ea:	f7ff ffbd 	bl	800a368 <__sinit>
 800a3ee:	3648      	adds	r6, #72	; 0x48
 800a3f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a3f4:	3b01      	subs	r3, #1
 800a3f6:	d503      	bpl.n	800a400 <__sfp+0x28>
 800a3f8:	6833      	ldr	r3, [r6, #0]
 800a3fa:	b30b      	cbz	r3, 800a440 <__sfp+0x68>
 800a3fc:	6836      	ldr	r6, [r6, #0]
 800a3fe:	e7f7      	b.n	800a3f0 <__sfp+0x18>
 800a400:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a404:	b9d5      	cbnz	r5, 800a43c <__sfp+0x64>
 800a406:	4b16      	ldr	r3, [pc, #88]	; (800a460 <__sfp+0x88>)
 800a408:	60e3      	str	r3, [r4, #12]
 800a40a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a40e:	6665      	str	r5, [r4, #100]	; 0x64
 800a410:	f000 f859 	bl	800a4c6 <__retarget_lock_init_recursive>
 800a414:	f7ff ff96 	bl	800a344 <__sfp_lock_release>
 800a418:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a41c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a420:	6025      	str	r5, [r4, #0]
 800a422:	61a5      	str	r5, [r4, #24]
 800a424:	2208      	movs	r2, #8
 800a426:	4629      	mov	r1, r5
 800a428:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a42c:	f7ff fe0c 	bl	800a048 <memset>
 800a430:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a434:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a438:	4620      	mov	r0, r4
 800a43a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a43c:	3468      	adds	r4, #104	; 0x68
 800a43e:	e7d9      	b.n	800a3f4 <__sfp+0x1c>
 800a440:	2104      	movs	r1, #4
 800a442:	4638      	mov	r0, r7
 800a444:	f7ff ff62 	bl	800a30c <__sfmoreglue>
 800a448:	4604      	mov	r4, r0
 800a44a:	6030      	str	r0, [r6, #0]
 800a44c:	2800      	cmp	r0, #0
 800a44e:	d1d5      	bne.n	800a3fc <__sfp+0x24>
 800a450:	f7ff ff78 	bl	800a344 <__sfp_lock_release>
 800a454:	230c      	movs	r3, #12
 800a456:	603b      	str	r3, [r7, #0]
 800a458:	e7ee      	b.n	800a438 <__sfp+0x60>
 800a45a:	bf00      	nop
 800a45c:	0800c770 	.word	0x0800c770
 800a460:	ffff0001 	.word	0xffff0001

0800a464 <fiprintf>:
 800a464:	b40e      	push	{r1, r2, r3}
 800a466:	b503      	push	{r0, r1, lr}
 800a468:	4601      	mov	r1, r0
 800a46a:	ab03      	add	r3, sp, #12
 800a46c:	4805      	ldr	r0, [pc, #20]	; (800a484 <fiprintf+0x20>)
 800a46e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a472:	6800      	ldr	r0, [r0, #0]
 800a474:	9301      	str	r3, [sp, #4]
 800a476:	f000 f85f 	bl	800a538 <_vfiprintf_r>
 800a47a:	b002      	add	sp, #8
 800a47c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a480:	b003      	add	sp, #12
 800a482:	4770      	bx	lr
 800a484:	20000010 	.word	0x20000010

0800a488 <_fwalk_reent>:
 800a488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a48c:	4606      	mov	r6, r0
 800a48e:	4688      	mov	r8, r1
 800a490:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a494:	2700      	movs	r7, #0
 800a496:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a49a:	f1b9 0901 	subs.w	r9, r9, #1
 800a49e:	d505      	bpl.n	800a4ac <_fwalk_reent+0x24>
 800a4a0:	6824      	ldr	r4, [r4, #0]
 800a4a2:	2c00      	cmp	r4, #0
 800a4a4:	d1f7      	bne.n	800a496 <_fwalk_reent+0xe>
 800a4a6:	4638      	mov	r0, r7
 800a4a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ac:	89ab      	ldrh	r3, [r5, #12]
 800a4ae:	2b01      	cmp	r3, #1
 800a4b0:	d907      	bls.n	800a4c2 <_fwalk_reent+0x3a>
 800a4b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	d003      	beq.n	800a4c2 <_fwalk_reent+0x3a>
 800a4ba:	4629      	mov	r1, r5
 800a4bc:	4630      	mov	r0, r6
 800a4be:	47c0      	blx	r8
 800a4c0:	4307      	orrs	r7, r0
 800a4c2:	3568      	adds	r5, #104	; 0x68
 800a4c4:	e7e9      	b.n	800a49a <_fwalk_reent+0x12>

0800a4c6 <__retarget_lock_init_recursive>:
 800a4c6:	4770      	bx	lr

0800a4c8 <__retarget_lock_acquire_recursive>:
 800a4c8:	4770      	bx	lr

0800a4ca <__retarget_lock_release_recursive>:
 800a4ca:	4770      	bx	lr

0800a4cc <__malloc_lock>:
 800a4cc:	4801      	ldr	r0, [pc, #4]	; (800a4d4 <__malloc_lock+0x8>)
 800a4ce:	f7ff bffb 	b.w	800a4c8 <__retarget_lock_acquire_recursive>
 800a4d2:	bf00      	nop
 800a4d4:	20006700 	.word	0x20006700

0800a4d8 <__malloc_unlock>:
 800a4d8:	4801      	ldr	r0, [pc, #4]	; (800a4e0 <__malloc_unlock+0x8>)
 800a4da:	f7ff bff6 	b.w	800a4ca <__retarget_lock_release_recursive>
 800a4de:	bf00      	nop
 800a4e0:	20006700 	.word	0x20006700

0800a4e4 <__sfputc_r>:
 800a4e4:	6893      	ldr	r3, [r2, #8]
 800a4e6:	3b01      	subs	r3, #1
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	b410      	push	{r4}
 800a4ec:	6093      	str	r3, [r2, #8]
 800a4ee:	da08      	bge.n	800a502 <__sfputc_r+0x1e>
 800a4f0:	6994      	ldr	r4, [r2, #24]
 800a4f2:	42a3      	cmp	r3, r4
 800a4f4:	db01      	blt.n	800a4fa <__sfputc_r+0x16>
 800a4f6:	290a      	cmp	r1, #10
 800a4f8:	d103      	bne.n	800a502 <__sfputc_r+0x1e>
 800a4fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4fe:	f000 bb23 	b.w	800ab48 <__swbuf_r>
 800a502:	6813      	ldr	r3, [r2, #0]
 800a504:	1c58      	adds	r0, r3, #1
 800a506:	6010      	str	r0, [r2, #0]
 800a508:	7019      	strb	r1, [r3, #0]
 800a50a:	4608      	mov	r0, r1
 800a50c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a510:	4770      	bx	lr

0800a512 <__sfputs_r>:
 800a512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a514:	4606      	mov	r6, r0
 800a516:	460f      	mov	r7, r1
 800a518:	4614      	mov	r4, r2
 800a51a:	18d5      	adds	r5, r2, r3
 800a51c:	42ac      	cmp	r4, r5
 800a51e:	d101      	bne.n	800a524 <__sfputs_r+0x12>
 800a520:	2000      	movs	r0, #0
 800a522:	e007      	b.n	800a534 <__sfputs_r+0x22>
 800a524:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a528:	463a      	mov	r2, r7
 800a52a:	4630      	mov	r0, r6
 800a52c:	f7ff ffda 	bl	800a4e4 <__sfputc_r>
 800a530:	1c43      	adds	r3, r0, #1
 800a532:	d1f3      	bne.n	800a51c <__sfputs_r+0xa>
 800a534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a538 <_vfiprintf_r>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	460d      	mov	r5, r1
 800a53e:	b09d      	sub	sp, #116	; 0x74
 800a540:	4614      	mov	r4, r2
 800a542:	4698      	mov	r8, r3
 800a544:	4606      	mov	r6, r0
 800a546:	b118      	cbz	r0, 800a550 <_vfiprintf_r+0x18>
 800a548:	6983      	ldr	r3, [r0, #24]
 800a54a:	b90b      	cbnz	r3, 800a550 <_vfiprintf_r+0x18>
 800a54c:	f7ff ff0c 	bl	800a368 <__sinit>
 800a550:	4b89      	ldr	r3, [pc, #548]	; (800a778 <_vfiprintf_r+0x240>)
 800a552:	429d      	cmp	r5, r3
 800a554:	d11b      	bne.n	800a58e <_vfiprintf_r+0x56>
 800a556:	6875      	ldr	r5, [r6, #4]
 800a558:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a55a:	07d9      	lsls	r1, r3, #31
 800a55c:	d405      	bmi.n	800a56a <_vfiprintf_r+0x32>
 800a55e:	89ab      	ldrh	r3, [r5, #12]
 800a560:	059a      	lsls	r2, r3, #22
 800a562:	d402      	bmi.n	800a56a <_vfiprintf_r+0x32>
 800a564:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a566:	f7ff ffaf 	bl	800a4c8 <__retarget_lock_acquire_recursive>
 800a56a:	89ab      	ldrh	r3, [r5, #12]
 800a56c:	071b      	lsls	r3, r3, #28
 800a56e:	d501      	bpl.n	800a574 <_vfiprintf_r+0x3c>
 800a570:	692b      	ldr	r3, [r5, #16]
 800a572:	b9eb      	cbnz	r3, 800a5b0 <_vfiprintf_r+0x78>
 800a574:	4629      	mov	r1, r5
 800a576:	4630      	mov	r0, r6
 800a578:	f000 fb4a 	bl	800ac10 <__swsetup_r>
 800a57c:	b1c0      	cbz	r0, 800a5b0 <_vfiprintf_r+0x78>
 800a57e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a580:	07dc      	lsls	r4, r3, #31
 800a582:	d50e      	bpl.n	800a5a2 <_vfiprintf_r+0x6a>
 800a584:	f04f 30ff 	mov.w	r0, #4294967295
 800a588:	b01d      	add	sp, #116	; 0x74
 800a58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a58e:	4b7b      	ldr	r3, [pc, #492]	; (800a77c <_vfiprintf_r+0x244>)
 800a590:	429d      	cmp	r5, r3
 800a592:	d101      	bne.n	800a598 <_vfiprintf_r+0x60>
 800a594:	68b5      	ldr	r5, [r6, #8]
 800a596:	e7df      	b.n	800a558 <_vfiprintf_r+0x20>
 800a598:	4b79      	ldr	r3, [pc, #484]	; (800a780 <_vfiprintf_r+0x248>)
 800a59a:	429d      	cmp	r5, r3
 800a59c:	bf08      	it	eq
 800a59e:	68f5      	ldreq	r5, [r6, #12]
 800a5a0:	e7da      	b.n	800a558 <_vfiprintf_r+0x20>
 800a5a2:	89ab      	ldrh	r3, [r5, #12]
 800a5a4:	0598      	lsls	r0, r3, #22
 800a5a6:	d4ed      	bmi.n	800a584 <_vfiprintf_r+0x4c>
 800a5a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5aa:	f7ff ff8e 	bl	800a4ca <__retarget_lock_release_recursive>
 800a5ae:	e7e9      	b.n	800a584 <_vfiprintf_r+0x4c>
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a5b4:	2320      	movs	r3, #32
 800a5b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5be:	2330      	movs	r3, #48	; 0x30
 800a5c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a784 <_vfiprintf_r+0x24c>
 800a5c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5c8:	f04f 0901 	mov.w	r9, #1
 800a5cc:	4623      	mov	r3, r4
 800a5ce:	469a      	mov	sl, r3
 800a5d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5d4:	b10a      	cbz	r2, 800a5da <_vfiprintf_r+0xa2>
 800a5d6:	2a25      	cmp	r2, #37	; 0x25
 800a5d8:	d1f9      	bne.n	800a5ce <_vfiprintf_r+0x96>
 800a5da:	ebba 0b04 	subs.w	fp, sl, r4
 800a5de:	d00b      	beq.n	800a5f8 <_vfiprintf_r+0xc0>
 800a5e0:	465b      	mov	r3, fp
 800a5e2:	4622      	mov	r2, r4
 800a5e4:	4629      	mov	r1, r5
 800a5e6:	4630      	mov	r0, r6
 800a5e8:	f7ff ff93 	bl	800a512 <__sfputs_r>
 800a5ec:	3001      	adds	r0, #1
 800a5ee:	f000 80aa 	beq.w	800a746 <_vfiprintf_r+0x20e>
 800a5f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5f4:	445a      	add	r2, fp
 800a5f6:	9209      	str	r2, [sp, #36]	; 0x24
 800a5f8:	f89a 3000 	ldrb.w	r3, [sl]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	f000 80a2 	beq.w	800a746 <_vfiprintf_r+0x20e>
 800a602:	2300      	movs	r3, #0
 800a604:	f04f 32ff 	mov.w	r2, #4294967295
 800a608:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a60c:	f10a 0a01 	add.w	sl, sl, #1
 800a610:	9304      	str	r3, [sp, #16]
 800a612:	9307      	str	r3, [sp, #28]
 800a614:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a618:	931a      	str	r3, [sp, #104]	; 0x68
 800a61a:	4654      	mov	r4, sl
 800a61c:	2205      	movs	r2, #5
 800a61e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a622:	4858      	ldr	r0, [pc, #352]	; (800a784 <_vfiprintf_r+0x24c>)
 800a624:	f7f5 fdf4 	bl	8000210 <memchr>
 800a628:	9a04      	ldr	r2, [sp, #16]
 800a62a:	b9d8      	cbnz	r0, 800a664 <_vfiprintf_r+0x12c>
 800a62c:	06d1      	lsls	r1, r2, #27
 800a62e:	bf44      	itt	mi
 800a630:	2320      	movmi	r3, #32
 800a632:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a636:	0713      	lsls	r3, r2, #28
 800a638:	bf44      	itt	mi
 800a63a:	232b      	movmi	r3, #43	; 0x2b
 800a63c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a640:	f89a 3000 	ldrb.w	r3, [sl]
 800a644:	2b2a      	cmp	r3, #42	; 0x2a
 800a646:	d015      	beq.n	800a674 <_vfiprintf_r+0x13c>
 800a648:	9a07      	ldr	r2, [sp, #28]
 800a64a:	4654      	mov	r4, sl
 800a64c:	2000      	movs	r0, #0
 800a64e:	f04f 0c0a 	mov.w	ip, #10
 800a652:	4621      	mov	r1, r4
 800a654:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a658:	3b30      	subs	r3, #48	; 0x30
 800a65a:	2b09      	cmp	r3, #9
 800a65c:	d94e      	bls.n	800a6fc <_vfiprintf_r+0x1c4>
 800a65e:	b1b0      	cbz	r0, 800a68e <_vfiprintf_r+0x156>
 800a660:	9207      	str	r2, [sp, #28]
 800a662:	e014      	b.n	800a68e <_vfiprintf_r+0x156>
 800a664:	eba0 0308 	sub.w	r3, r0, r8
 800a668:	fa09 f303 	lsl.w	r3, r9, r3
 800a66c:	4313      	orrs	r3, r2
 800a66e:	9304      	str	r3, [sp, #16]
 800a670:	46a2      	mov	sl, r4
 800a672:	e7d2      	b.n	800a61a <_vfiprintf_r+0xe2>
 800a674:	9b03      	ldr	r3, [sp, #12]
 800a676:	1d19      	adds	r1, r3, #4
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	9103      	str	r1, [sp, #12]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	bfbb      	ittet	lt
 800a680:	425b      	neglt	r3, r3
 800a682:	f042 0202 	orrlt.w	r2, r2, #2
 800a686:	9307      	strge	r3, [sp, #28]
 800a688:	9307      	strlt	r3, [sp, #28]
 800a68a:	bfb8      	it	lt
 800a68c:	9204      	strlt	r2, [sp, #16]
 800a68e:	7823      	ldrb	r3, [r4, #0]
 800a690:	2b2e      	cmp	r3, #46	; 0x2e
 800a692:	d10c      	bne.n	800a6ae <_vfiprintf_r+0x176>
 800a694:	7863      	ldrb	r3, [r4, #1]
 800a696:	2b2a      	cmp	r3, #42	; 0x2a
 800a698:	d135      	bne.n	800a706 <_vfiprintf_r+0x1ce>
 800a69a:	9b03      	ldr	r3, [sp, #12]
 800a69c:	1d1a      	adds	r2, r3, #4
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	9203      	str	r2, [sp, #12]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	bfb8      	it	lt
 800a6a6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6aa:	3402      	adds	r4, #2
 800a6ac:	9305      	str	r3, [sp, #20]
 800a6ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a794 <_vfiprintf_r+0x25c>
 800a6b2:	7821      	ldrb	r1, [r4, #0]
 800a6b4:	2203      	movs	r2, #3
 800a6b6:	4650      	mov	r0, sl
 800a6b8:	f7f5 fdaa 	bl	8000210 <memchr>
 800a6bc:	b140      	cbz	r0, 800a6d0 <_vfiprintf_r+0x198>
 800a6be:	2340      	movs	r3, #64	; 0x40
 800a6c0:	eba0 000a 	sub.w	r0, r0, sl
 800a6c4:	fa03 f000 	lsl.w	r0, r3, r0
 800a6c8:	9b04      	ldr	r3, [sp, #16]
 800a6ca:	4303      	orrs	r3, r0
 800a6cc:	3401      	adds	r4, #1
 800a6ce:	9304      	str	r3, [sp, #16]
 800a6d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6d4:	482c      	ldr	r0, [pc, #176]	; (800a788 <_vfiprintf_r+0x250>)
 800a6d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6da:	2206      	movs	r2, #6
 800a6dc:	f7f5 fd98 	bl	8000210 <memchr>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	d03f      	beq.n	800a764 <_vfiprintf_r+0x22c>
 800a6e4:	4b29      	ldr	r3, [pc, #164]	; (800a78c <_vfiprintf_r+0x254>)
 800a6e6:	bb1b      	cbnz	r3, 800a730 <_vfiprintf_r+0x1f8>
 800a6e8:	9b03      	ldr	r3, [sp, #12]
 800a6ea:	3307      	adds	r3, #7
 800a6ec:	f023 0307 	bic.w	r3, r3, #7
 800a6f0:	3308      	adds	r3, #8
 800a6f2:	9303      	str	r3, [sp, #12]
 800a6f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6f6:	443b      	add	r3, r7
 800a6f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a6fa:	e767      	b.n	800a5cc <_vfiprintf_r+0x94>
 800a6fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a700:	460c      	mov	r4, r1
 800a702:	2001      	movs	r0, #1
 800a704:	e7a5      	b.n	800a652 <_vfiprintf_r+0x11a>
 800a706:	2300      	movs	r3, #0
 800a708:	3401      	adds	r4, #1
 800a70a:	9305      	str	r3, [sp, #20]
 800a70c:	4619      	mov	r1, r3
 800a70e:	f04f 0c0a 	mov.w	ip, #10
 800a712:	4620      	mov	r0, r4
 800a714:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a718:	3a30      	subs	r2, #48	; 0x30
 800a71a:	2a09      	cmp	r2, #9
 800a71c:	d903      	bls.n	800a726 <_vfiprintf_r+0x1ee>
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d0c5      	beq.n	800a6ae <_vfiprintf_r+0x176>
 800a722:	9105      	str	r1, [sp, #20]
 800a724:	e7c3      	b.n	800a6ae <_vfiprintf_r+0x176>
 800a726:	fb0c 2101 	mla	r1, ip, r1, r2
 800a72a:	4604      	mov	r4, r0
 800a72c:	2301      	movs	r3, #1
 800a72e:	e7f0      	b.n	800a712 <_vfiprintf_r+0x1da>
 800a730:	ab03      	add	r3, sp, #12
 800a732:	9300      	str	r3, [sp, #0]
 800a734:	462a      	mov	r2, r5
 800a736:	4b16      	ldr	r3, [pc, #88]	; (800a790 <_vfiprintf_r+0x258>)
 800a738:	a904      	add	r1, sp, #16
 800a73a:	4630      	mov	r0, r6
 800a73c:	f3af 8000 	nop.w
 800a740:	4607      	mov	r7, r0
 800a742:	1c78      	adds	r0, r7, #1
 800a744:	d1d6      	bne.n	800a6f4 <_vfiprintf_r+0x1bc>
 800a746:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a748:	07d9      	lsls	r1, r3, #31
 800a74a:	d405      	bmi.n	800a758 <_vfiprintf_r+0x220>
 800a74c:	89ab      	ldrh	r3, [r5, #12]
 800a74e:	059a      	lsls	r2, r3, #22
 800a750:	d402      	bmi.n	800a758 <_vfiprintf_r+0x220>
 800a752:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a754:	f7ff feb9 	bl	800a4ca <__retarget_lock_release_recursive>
 800a758:	89ab      	ldrh	r3, [r5, #12]
 800a75a:	065b      	lsls	r3, r3, #25
 800a75c:	f53f af12 	bmi.w	800a584 <_vfiprintf_r+0x4c>
 800a760:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a762:	e711      	b.n	800a588 <_vfiprintf_r+0x50>
 800a764:	ab03      	add	r3, sp, #12
 800a766:	9300      	str	r3, [sp, #0]
 800a768:	462a      	mov	r2, r5
 800a76a:	4b09      	ldr	r3, [pc, #36]	; (800a790 <_vfiprintf_r+0x258>)
 800a76c:	a904      	add	r1, sp, #16
 800a76e:	4630      	mov	r0, r6
 800a770:	f000 f880 	bl	800a874 <_printf_i>
 800a774:	e7e4      	b.n	800a740 <_vfiprintf_r+0x208>
 800a776:	bf00      	nop
 800a778:	0800c848 	.word	0x0800c848
 800a77c:	0800c868 	.word	0x0800c868
 800a780:	0800c828 	.word	0x0800c828
 800a784:	0800c888 	.word	0x0800c888
 800a788:	0800c892 	.word	0x0800c892
 800a78c:	00000000 	.word	0x00000000
 800a790:	0800a513 	.word	0x0800a513
 800a794:	0800c88e 	.word	0x0800c88e

0800a798 <_printf_common>:
 800a798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a79c:	4616      	mov	r6, r2
 800a79e:	4699      	mov	r9, r3
 800a7a0:	688a      	ldr	r2, [r1, #8]
 800a7a2:	690b      	ldr	r3, [r1, #16]
 800a7a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	bfb8      	it	lt
 800a7ac:	4613      	movlt	r3, r2
 800a7ae:	6033      	str	r3, [r6, #0]
 800a7b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7b4:	4607      	mov	r7, r0
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	b10a      	cbz	r2, 800a7be <_printf_common+0x26>
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	6033      	str	r3, [r6, #0]
 800a7be:	6823      	ldr	r3, [r4, #0]
 800a7c0:	0699      	lsls	r1, r3, #26
 800a7c2:	bf42      	ittt	mi
 800a7c4:	6833      	ldrmi	r3, [r6, #0]
 800a7c6:	3302      	addmi	r3, #2
 800a7c8:	6033      	strmi	r3, [r6, #0]
 800a7ca:	6825      	ldr	r5, [r4, #0]
 800a7cc:	f015 0506 	ands.w	r5, r5, #6
 800a7d0:	d106      	bne.n	800a7e0 <_printf_common+0x48>
 800a7d2:	f104 0a19 	add.w	sl, r4, #25
 800a7d6:	68e3      	ldr	r3, [r4, #12]
 800a7d8:	6832      	ldr	r2, [r6, #0]
 800a7da:	1a9b      	subs	r3, r3, r2
 800a7dc:	42ab      	cmp	r3, r5
 800a7de:	dc26      	bgt.n	800a82e <_printf_common+0x96>
 800a7e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a7e4:	1e13      	subs	r3, r2, #0
 800a7e6:	6822      	ldr	r2, [r4, #0]
 800a7e8:	bf18      	it	ne
 800a7ea:	2301      	movne	r3, #1
 800a7ec:	0692      	lsls	r2, r2, #26
 800a7ee:	d42b      	bmi.n	800a848 <_printf_common+0xb0>
 800a7f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a7f4:	4649      	mov	r1, r9
 800a7f6:	4638      	mov	r0, r7
 800a7f8:	47c0      	blx	r8
 800a7fa:	3001      	adds	r0, #1
 800a7fc:	d01e      	beq.n	800a83c <_printf_common+0xa4>
 800a7fe:	6823      	ldr	r3, [r4, #0]
 800a800:	68e5      	ldr	r5, [r4, #12]
 800a802:	6832      	ldr	r2, [r6, #0]
 800a804:	f003 0306 	and.w	r3, r3, #6
 800a808:	2b04      	cmp	r3, #4
 800a80a:	bf08      	it	eq
 800a80c:	1aad      	subeq	r5, r5, r2
 800a80e:	68a3      	ldr	r3, [r4, #8]
 800a810:	6922      	ldr	r2, [r4, #16]
 800a812:	bf0c      	ite	eq
 800a814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a818:	2500      	movne	r5, #0
 800a81a:	4293      	cmp	r3, r2
 800a81c:	bfc4      	itt	gt
 800a81e:	1a9b      	subgt	r3, r3, r2
 800a820:	18ed      	addgt	r5, r5, r3
 800a822:	2600      	movs	r6, #0
 800a824:	341a      	adds	r4, #26
 800a826:	42b5      	cmp	r5, r6
 800a828:	d11a      	bne.n	800a860 <_printf_common+0xc8>
 800a82a:	2000      	movs	r0, #0
 800a82c:	e008      	b.n	800a840 <_printf_common+0xa8>
 800a82e:	2301      	movs	r3, #1
 800a830:	4652      	mov	r2, sl
 800a832:	4649      	mov	r1, r9
 800a834:	4638      	mov	r0, r7
 800a836:	47c0      	blx	r8
 800a838:	3001      	adds	r0, #1
 800a83a:	d103      	bne.n	800a844 <_printf_common+0xac>
 800a83c:	f04f 30ff 	mov.w	r0, #4294967295
 800a840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a844:	3501      	adds	r5, #1
 800a846:	e7c6      	b.n	800a7d6 <_printf_common+0x3e>
 800a848:	18e1      	adds	r1, r4, r3
 800a84a:	1c5a      	adds	r2, r3, #1
 800a84c:	2030      	movs	r0, #48	; 0x30
 800a84e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a852:	4422      	add	r2, r4
 800a854:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a858:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a85c:	3302      	adds	r3, #2
 800a85e:	e7c7      	b.n	800a7f0 <_printf_common+0x58>
 800a860:	2301      	movs	r3, #1
 800a862:	4622      	mov	r2, r4
 800a864:	4649      	mov	r1, r9
 800a866:	4638      	mov	r0, r7
 800a868:	47c0      	blx	r8
 800a86a:	3001      	adds	r0, #1
 800a86c:	d0e6      	beq.n	800a83c <_printf_common+0xa4>
 800a86e:	3601      	adds	r6, #1
 800a870:	e7d9      	b.n	800a826 <_printf_common+0x8e>
	...

0800a874 <_printf_i>:
 800a874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a878:	460c      	mov	r4, r1
 800a87a:	4691      	mov	r9, r2
 800a87c:	7e27      	ldrb	r7, [r4, #24]
 800a87e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a880:	2f78      	cmp	r7, #120	; 0x78
 800a882:	4680      	mov	r8, r0
 800a884:	469a      	mov	sl, r3
 800a886:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a88a:	d807      	bhi.n	800a89c <_printf_i+0x28>
 800a88c:	2f62      	cmp	r7, #98	; 0x62
 800a88e:	d80a      	bhi.n	800a8a6 <_printf_i+0x32>
 800a890:	2f00      	cmp	r7, #0
 800a892:	f000 80d8 	beq.w	800aa46 <_printf_i+0x1d2>
 800a896:	2f58      	cmp	r7, #88	; 0x58
 800a898:	f000 80a3 	beq.w	800a9e2 <_printf_i+0x16e>
 800a89c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a8a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8a4:	e03a      	b.n	800a91c <_printf_i+0xa8>
 800a8a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8aa:	2b15      	cmp	r3, #21
 800a8ac:	d8f6      	bhi.n	800a89c <_printf_i+0x28>
 800a8ae:	a001      	add	r0, pc, #4	; (adr r0, 800a8b4 <_printf_i+0x40>)
 800a8b0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a8b4:	0800a90d 	.word	0x0800a90d
 800a8b8:	0800a921 	.word	0x0800a921
 800a8bc:	0800a89d 	.word	0x0800a89d
 800a8c0:	0800a89d 	.word	0x0800a89d
 800a8c4:	0800a89d 	.word	0x0800a89d
 800a8c8:	0800a89d 	.word	0x0800a89d
 800a8cc:	0800a921 	.word	0x0800a921
 800a8d0:	0800a89d 	.word	0x0800a89d
 800a8d4:	0800a89d 	.word	0x0800a89d
 800a8d8:	0800a89d 	.word	0x0800a89d
 800a8dc:	0800a89d 	.word	0x0800a89d
 800a8e0:	0800aa2d 	.word	0x0800aa2d
 800a8e4:	0800a951 	.word	0x0800a951
 800a8e8:	0800aa0f 	.word	0x0800aa0f
 800a8ec:	0800a89d 	.word	0x0800a89d
 800a8f0:	0800a89d 	.word	0x0800a89d
 800a8f4:	0800aa4f 	.word	0x0800aa4f
 800a8f8:	0800a89d 	.word	0x0800a89d
 800a8fc:	0800a951 	.word	0x0800a951
 800a900:	0800a89d 	.word	0x0800a89d
 800a904:	0800a89d 	.word	0x0800a89d
 800a908:	0800aa17 	.word	0x0800aa17
 800a90c:	680b      	ldr	r3, [r1, #0]
 800a90e:	1d1a      	adds	r2, r3, #4
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	600a      	str	r2, [r1, #0]
 800a914:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a918:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a91c:	2301      	movs	r3, #1
 800a91e:	e0a3      	b.n	800aa68 <_printf_i+0x1f4>
 800a920:	6825      	ldr	r5, [r4, #0]
 800a922:	6808      	ldr	r0, [r1, #0]
 800a924:	062e      	lsls	r6, r5, #24
 800a926:	f100 0304 	add.w	r3, r0, #4
 800a92a:	d50a      	bpl.n	800a942 <_printf_i+0xce>
 800a92c:	6805      	ldr	r5, [r0, #0]
 800a92e:	600b      	str	r3, [r1, #0]
 800a930:	2d00      	cmp	r5, #0
 800a932:	da03      	bge.n	800a93c <_printf_i+0xc8>
 800a934:	232d      	movs	r3, #45	; 0x2d
 800a936:	426d      	negs	r5, r5
 800a938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a93c:	485e      	ldr	r0, [pc, #376]	; (800aab8 <_printf_i+0x244>)
 800a93e:	230a      	movs	r3, #10
 800a940:	e019      	b.n	800a976 <_printf_i+0x102>
 800a942:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a946:	6805      	ldr	r5, [r0, #0]
 800a948:	600b      	str	r3, [r1, #0]
 800a94a:	bf18      	it	ne
 800a94c:	b22d      	sxthne	r5, r5
 800a94e:	e7ef      	b.n	800a930 <_printf_i+0xbc>
 800a950:	680b      	ldr	r3, [r1, #0]
 800a952:	6825      	ldr	r5, [r4, #0]
 800a954:	1d18      	adds	r0, r3, #4
 800a956:	6008      	str	r0, [r1, #0]
 800a958:	0628      	lsls	r0, r5, #24
 800a95a:	d501      	bpl.n	800a960 <_printf_i+0xec>
 800a95c:	681d      	ldr	r5, [r3, #0]
 800a95e:	e002      	b.n	800a966 <_printf_i+0xf2>
 800a960:	0669      	lsls	r1, r5, #25
 800a962:	d5fb      	bpl.n	800a95c <_printf_i+0xe8>
 800a964:	881d      	ldrh	r5, [r3, #0]
 800a966:	4854      	ldr	r0, [pc, #336]	; (800aab8 <_printf_i+0x244>)
 800a968:	2f6f      	cmp	r7, #111	; 0x6f
 800a96a:	bf0c      	ite	eq
 800a96c:	2308      	moveq	r3, #8
 800a96e:	230a      	movne	r3, #10
 800a970:	2100      	movs	r1, #0
 800a972:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a976:	6866      	ldr	r6, [r4, #4]
 800a978:	60a6      	str	r6, [r4, #8]
 800a97a:	2e00      	cmp	r6, #0
 800a97c:	bfa2      	ittt	ge
 800a97e:	6821      	ldrge	r1, [r4, #0]
 800a980:	f021 0104 	bicge.w	r1, r1, #4
 800a984:	6021      	strge	r1, [r4, #0]
 800a986:	b90d      	cbnz	r5, 800a98c <_printf_i+0x118>
 800a988:	2e00      	cmp	r6, #0
 800a98a:	d04d      	beq.n	800aa28 <_printf_i+0x1b4>
 800a98c:	4616      	mov	r6, r2
 800a98e:	fbb5 f1f3 	udiv	r1, r5, r3
 800a992:	fb03 5711 	mls	r7, r3, r1, r5
 800a996:	5dc7      	ldrb	r7, [r0, r7]
 800a998:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a99c:	462f      	mov	r7, r5
 800a99e:	42bb      	cmp	r3, r7
 800a9a0:	460d      	mov	r5, r1
 800a9a2:	d9f4      	bls.n	800a98e <_printf_i+0x11a>
 800a9a4:	2b08      	cmp	r3, #8
 800a9a6:	d10b      	bne.n	800a9c0 <_printf_i+0x14c>
 800a9a8:	6823      	ldr	r3, [r4, #0]
 800a9aa:	07df      	lsls	r7, r3, #31
 800a9ac:	d508      	bpl.n	800a9c0 <_printf_i+0x14c>
 800a9ae:	6923      	ldr	r3, [r4, #16]
 800a9b0:	6861      	ldr	r1, [r4, #4]
 800a9b2:	4299      	cmp	r1, r3
 800a9b4:	bfde      	ittt	le
 800a9b6:	2330      	movle	r3, #48	; 0x30
 800a9b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a9bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a9c0:	1b92      	subs	r2, r2, r6
 800a9c2:	6122      	str	r2, [r4, #16]
 800a9c4:	f8cd a000 	str.w	sl, [sp]
 800a9c8:	464b      	mov	r3, r9
 800a9ca:	aa03      	add	r2, sp, #12
 800a9cc:	4621      	mov	r1, r4
 800a9ce:	4640      	mov	r0, r8
 800a9d0:	f7ff fee2 	bl	800a798 <_printf_common>
 800a9d4:	3001      	adds	r0, #1
 800a9d6:	d14c      	bne.n	800aa72 <_printf_i+0x1fe>
 800a9d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9dc:	b004      	add	sp, #16
 800a9de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9e2:	4835      	ldr	r0, [pc, #212]	; (800aab8 <_printf_i+0x244>)
 800a9e4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a9e8:	6823      	ldr	r3, [r4, #0]
 800a9ea:	680e      	ldr	r6, [r1, #0]
 800a9ec:	061f      	lsls	r7, r3, #24
 800a9ee:	f856 5b04 	ldr.w	r5, [r6], #4
 800a9f2:	600e      	str	r6, [r1, #0]
 800a9f4:	d514      	bpl.n	800aa20 <_printf_i+0x1ac>
 800a9f6:	07d9      	lsls	r1, r3, #31
 800a9f8:	bf44      	itt	mi
 800a9fa:	f043 0320 	orrmi.w	r3, r3, #32
 800a9fe:	6023      	strmi	r3, [r4, #0]
 800aa00:	b91d      	cbnz	r5, 800aa0a <_printf_i+0x196>
 800aa02:	6823      	ldr	r3, [r4, #0]
 800aa04:	f023 0320 	bic.w	r3, r3, #32
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	2310      	movs	r3, #16
 800aa0c:	e7b0      	b.n	800a970 <_printf_i+0xfc>
 800aa0e:	6823      	ldr	r3, [r4, #0]
 800aa10:	f043 0320 	orr.w	r3, r3, #32
 800aa14:	6023      	str	r3, [r4, #0]
 800aa16:	2378      	movs	r3, #120	; 0x78
 800aa18:	4828      	ldr	r0, [pc, #160]	; (800aabc <_printf_i+0x248>)
 800aa1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa1e:	e7e3      	b.n	800a9e8 <_printf_i+0x174>
 800aa20:	065e      	lsls	r6, r3, #25
 800aa22:	bf48      	it	mi
 800aa24:	b2ad      	uxthmi	r5, r5
 800aa26:	e7e6      	b.n	800a9f6 <_printf_i+0x182>
 800aa28:	4616      	mov	r6, r2
 800aa2a:	e7bb      	b.n	800a9a4 <_printf_i+0x130>
 800aa2c:	680b      	ldr	r3, [r1, #0]
 800aa2e:	6826      	ldr	r6, [r4, #0]
 800aa30:	6960      	ldr	r0, [r4, #20]
 800aa32:	1d1d      	adds	r5, r3, #4
 800aa34:	600d      	str	r5, [r1, #0]
 800aa36:	0635      	lsls	r5, r6, #24
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	d501      	bpl.n	800aa40 <_printf_i+0x1cc>
 800aa3c:	6018      	str	r0, [r3, #0]
 800aa3e:	e002      	b.n	800aa46 <_printf_i+0x1d2>
 800aa40:	0671      	lsls	r1, r6, #25
 800aa42:	d5fb      	bpl.n	800aa3c <_printf_i+0x1c8>
 800aa44:	8018      	strh	r0, [r3, #0]
 800aa46:	2300      	movs	r3, #0
 800aa48:	6123      	str	r3, [r4, #16]
 800aa4a:	4616      	mov	r6, r2
 800aa4c:	e7ba      	b.n	800a9c4 <_printf_i+0x150>
 800aa4e:	680b      	ldr	r3, [r1, #0]
 800aa50:	1d1a      	adds	r2, r3, #4
 800aa52:	600a      	str	r2, [r1, #0]
 800aa54:	681e      	ldr	r6, [r3, #0]
 800aa56:	6862      	ldr	r2, [r4, #4]
 800aa58:	2100      	movs	r1, #0
 800aa5a:	4630      	mov	r0, r6
 800aa5c:	f7f5 fbd8 	bl	8000210 <memchr>
 800aa60:	b108      	cbz	r0, 800aa66 <_printf_i+0x1f2>
 800aa62:	1b80      	subs	r0, r0, r6
 800aa64:	6060      	str	r0, [r4, #4]
 800aa66:	6863      	ldr	r3, [r4, #4]
 800aa68:	6123      	str	r3, [r4, #16]
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa70:	e7a8      	b.n	800a9c4 <_printf_i+0x150>
 800aa72:	6923      	ldr	r3, [r4, #16]
 800aa74:	4632      	mov	r2, r6
 800aa76:	4649      	mov	r1, r9
 800aa78:	4640      	mov	r0, r8
 800aa7a:	47d0      	blx	sl
 800aa7c:	3001      	adds	r0, #1
 800aa7e:	d0ab      	beq.n	800a9d8 <_printf_i+0x164>
 800aa80:	6823      	ldr	r3, [r4, #0]
 800aa82:	079b      	lsls	r3, r3, #30
 800aa84:	d413      	bmi.n	800aaae <_printf_i+0x23a>
 800aa86:	68e0      	ldr	r0, [r4, #12]
 800aa88:	9b03      	ldr	r3, [sp, #12]
 800aa8a:	4298      	cmp	r0, r3
 800aa8c:	bfb8      	it	lt
 800aa8e:	4618      	movlt	r0, r3
 800aa90:	e7a4      	b.n	800a9dc <_printf_i+0x168>
 800aa92:	2301      	movs	r3, #1
 800aa94:	4632      	mov	r2, r6
 800aa96:	4649      	mov	r1, r9
 800aa98:	4640      	mov	r0, r8
 800aa9a:	47d0      	blx	sl
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	d09b      	beq.n	800a9d8 <_printf_i+0x164>
 800aaa0:	3501      	adds	r5, #1
 800aaa2:	68e3      	ldr	r3, [r4, #12]
 800aaa4:	9903      	ldr	r1, [sp, #12]
 800aaa6:	1a5b      	subs	r3, r3, r1
 800aaa8:	42ab      	cmp	r3, r5
 800aaaa:	dcf2      	bgt.n	800aa92 <_printf_i+0x21e>
 800aaac:	e7eb      	b.n	800aa86 <_printf_i+0x212>
 800aaae:	2500      	movs	r5, #0
 800aab0:	f104 0619 	add.w	r6, r4, #25
 800aab4:	e7f5      	b.n	800aaa2 <_printf_i+0x22e>
 800aab6:	bf00      	nop
 800aab8:	0800c899 	.word	0x0800c899
 800aabc:	0800c8aa 	.word	0x0800c8aa

0800aac0 <__sread>:
 800aac0:	b510      	push	{r4, lr}
 800aac2:	460c      	mov	r4, r1
 800aac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aac8:	f000 fa60 	bl	800af8c <_read_r>
 800aacc:	2800      	cmp	r0, #0
 800aace:	bfab      	itete	ge
 800aad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aad2:	89a3      	ldrhlt	r3, [r4, #12]
 800aad4:	181b      	addge	r3, r3, r0
 800aad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aada:	bfac      	ite	ge
 800aadc:	6563      	strge	r3, [r4, #84]	; 0x54
 800aade:	81a3      	strhlt	r3, [r4, #12]
 800aae0:	bd10      	pop	{r4, pc}

0800aae2 <__swrite>:
 800aae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aae6:	461f      	mov	r7, r3
 800aae8:	898b      	ldrh	r3, [r1, #12]
 800aaea:	05db      	lsls	r3, r3, #23
 800aaec:	4605      	mov	r5, r0
 800aaee:	460c      	mov	r4, r1
 800aaf0:	4616      	mov	r6, r2
 800aaf2:	d505      	bpl.n	800ab00 <__swrite+0x1e>
 800aaf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaf8:	2302      	movs	r3, #2
 800aafa:	2200      	movs	r2, #0
 800aafc:	f000 f9d0 	bl	800aea0 <_lseek_r>
 800ab00:	89a3      	ldrh	r3, [r4, #12]
 800ab02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab0a:	81a3      	strh	r3, [r4, #12]
 800ab0c:	4632      	mov	r2, r6
 800ab0e:	463b      	mov	r3, r7
 800ab10:	4628      	mov	r0, r5
 800ab12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab16:	f000 b869 	b.w	800abec <_write_r>

0800ab1a <__sseek>:
 800ab1a:	b510      	push	{r4, lr}
 800ab1c:	460c      	mov	r4, r1
 800ab1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab22:	f000 f9bd 	bl	800aea0 <_lseek_r>
 800ab26:	1c43      	adds	r3, r0, #1
 800ab28:	89a3      	ldrh	r3, [r4, #12]
 800ab2a:	bf15      	itete	ne
 800ab2c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ab2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ab32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ab36:	81a3      	strheq	r3, [r4, #12]
 800ab38:	bf18      	it	ne
 800ab3a:	81a3      	strhne	r3, [r4, #12]
 800ab3c:	bd10      	pop	{r4, pc}

0800ab3e <__sclose>:
 800ab3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab42:	f000 b8db 	b.w	800acfc <_close_r>
	...

0800ab48 <__swbuf_r>:
 800ab48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab4a:	460e      	mov	r6, r1
 800ab4c:	4614      	mov	r4, r2
 800ab4e:	4605      	mov	r5, r0
 800ab50:	b118      	cbz	r0, 800ab5a <__swbuf_r+0x12>
 800ab52:	6983      	ldr	r3, [r0, #24]
 800ab54:	b90b      	cbnz	r3, 800ab5a <__swbuf_r+0x12>
 800ab56:	f7ff fc07 	bl	800a368 <__sinit>
 800ab5a:	4b21      	ldr	r3, [pc, #132]	; (800abe0 <__swbuf_r+0x98>)
 800ab5c:	429c      	cmp	r4, r3
 800ab5e:	d12b      	bne.n	800abb8 <__swbuf_r+0x70>
 800ab60:	686c      	ldr	r4, [r5, #4]
 800ab62:	69a3      	ldr	r3, [r4, #24]
 800ab64:	60a3      	str	r3, [r4, #8]
 800ab66:	89a3      	ldrh	r3, [r4, #12]
 800ab68:	071a      	lsls	r2, r3, #28
 800ab6a:	d52f      	bpl.n	800abcc <__swbuf_r+0x84>
 800ab6c:	6923      	ldr	r3, [r4, #16]
 800ab6e:	b36b      	cbz	r3, 800abcc <__swbuf_r+0x84>
 800ab70:	6923      	ldr	r3, [r4, #16]
 800ab72:	6820      	ldr	r0, [r4, #0]
 800ab74:	1ac0      	subs	r0, r0, r3
 800ab76:	6963      	ldr	r3, [r4, #20]
 800ab78:	b2f6      	uxtb	r6, r6
 800ab7a:	4283      	cmp	r3, r0
 800ab7c:	4637      	mov	r7, r6
 800ab7e:	dc04      	bgt.n	800ab8a <__swbuf_r+0x42>
 800ab80:	4621      	mov	r1, r4
 800ab82:	4628      	mov	r0, r5
 800ab84:	f000 f950 	bl	800ae28 <_fflush_r>
 800ab88:	bb30      	cbnz	r0, 800abd8 <__swbuf_r+0x90>
 800ab8a:	68a3      	ldr	r3, [r4, #8]
 800ab8c:	3b01      	subs	r3, #1
 800ab8e:	60a3      	str	r3, [r4, #8]
 800ab90:	6823      	ldr	r3, [r4, #0]
 800ab92:	1c5a      	adds	r2, r3, #1
 800ab94:	6022      	str	r2, [r4, #0]
 800ab96:	701e      	strb	r6, [r3, #0]
 800ab98:	6963      	ldr	r3, [r4, #20]
 800ab9a:	3001      	adds	r0, #1
 800ab9c:	4283      	cmp	r3, r0
 800ab9e:	d004      	beq.n	800abaa <__swbuf_r+0x62>
 800aba0:	89a3      	ldrh	r3, [r4, #12]
 800aba2:	07db      	lsls	r3, r3, #31
 800aba4:	d506      	bpl.n	800abb4 <__swbuf_r+0x6c>
 800aba6:	2e0a      	cmp	r6, #10
 800aba8:	d104      	bne.n	800abb4 <__swbuf_r+0x6c>
 800abaa:	4621      	mov	r1, r4
 800abac:	4628      	mov	r0, r5
 800abae:	f000 f93b 	bl	800ae28 <_fflush_r>
 800abb2:	b988      	cbnz	r0, 800abd8 <__swbuf_r+0x90>
 800abb4:	4638      	mov	r0, r7
 800abb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abb8:	4b0a      	ldr	r3, [pc, #40]	; (800abe4 <__swbuf_r+0x9c>)
 800abba:	429c      	cmp	r4, r3
 800abbc:	d101      	bne.n	800abc2 <__swbuf_r+0x7a>
 800abbe:	68ac      	ldr	r4, [r5, #8]
 800abc0:	e7cf      	b.n	800ab62 <__swbuf_r+0x1a>
 800abc2:	4b09      	ldr	r3, [pc, #36]	; (800abe8 <__swbuf_r+0xa0>)
 800abc4:	429c      	cmp	r4, r3
 800abc6:	bf08      	it	eq
 800abc8:	68ec      	ldreq	r4, [r5, #12]
 800abca:	e7ca      	b.n	800ab62 <__swbuf_r+0x1a>
 800abcc:	4621      	mov	r1, r4
 800abce:	4628      	mov	r0, r5
 800abd0:	f000 f81e 	bl	800ac10 <__swsetup_r>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d0cb      	beq.n	800ab70 <__swbuf_r+0x28>
 800abd8:	f04f 37ff 	mov.w	r7, #4294967295
 800abdc:	e7ea      	b.n	800abb4 <__swbuf_r+0x6c>
 800abde:	bf00      	nop
 800abe0:	0800c848 	.word	0x0800c848
 800abe4:	0800c868 	.word	0x0800c868
 800abe8:	0800c828 	.word	0x0800c828

0800abec <_write_r>:
 800abec:	b538      	push	{r3, r4, r5, lr}
 800abee:	4d07      	ldr	r5, [pc, #28]	; (800ac0c <_write_r+0x20>)
 800abf0:	4604      	mov	r4, r0
 800abf2:	4608      	mov	r0, r1
 800abf4:	4611      	mov	r1, r2
 800abf6:	2200      	movs	r2, #0
 800abf8:	602a      	str	r2, [r5, #0]
 800abfa:	461a      	mov	r2, r3
 800abfc:	f7f6 fb9d 	bl	800133a <_write>
 800ac00:	1c43      	adds	r3, r0, #1
 800ac02:	d102      	bne.n	800ac0a <_write_r+0x1e>
 800ac04:	682b      	ldr	r3, [r5, #0]
 800ac06:	b103      	cbz	r3, 800ac0a <_write_r+0x1e>
 800ac08:	6023      	str	r3, [r4, #0]
 800ac0a:	bd38      	pop	{r3, r4, r5, pc}
 800ac0c:	200066f8 	.word	0x200066f8

0800ac10 <__swsetup_r>:
 800ac10:	4b32      	ldr	r3, [pc, #200]	; (800acdc <__swsetup_r+0xcc>)
 800ac12:	b570      	push	{r4, r5, r6, lr}
 800ac14:	681d      	ldr	r5, [r3, #0]
 800ac16:	4606      	mov	r6, r0
 800ac18:	460c      	mov	r4, r1
 800ac1a:	b125      	cbz	r5, 800ac26 <__swsetup_r+0x16>
 800ac1c:	69ab      	ldr	r3, [r5, #24]
 800ac1e:	b913      	cbnz	r3, 800ac26 <__swsetup_r+0x16>
 800ac20:	4628      	mov	r0, r5
 800ac22:	f7ff fba1 	bl	800a368 <__sinit>
 800ac26:	4b2e      	ldr	r3, [pc, #184]	; (800ace0 <__swsetup_r+0xd0>)
 800ac28:	429c      	cmp	r4, r3
 800ac2a:	d10f      	bne.n	800ac4c <__swsetup_r+0x3c>
 800ac2c:	686c      	ldr	r4, [r5, #4]
 800ac2e:	89a3      	ldrh	r3, [r4, #12]
 800ac30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac34:	0719      	lsls	r1, r3, #28
 800ac36:	d42c      	bmi.n	800ac92 <__swsetup_r+0x82>
 800ac38:	06dd      	lsls	r5, r3, #27
 800ac3a:	d411      	bmi.n	800ac60 <__swsetup_r+0x50>
 800ac3c:	2309      	movs	r3, #9
 800ac3e:	6033      	str	r3, [r6, #0]
 800ac40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac44:	81a3      	strh	r3, [r4, #12]
 800ac46:	f04f 30ff 	mov.w	r0, #4294967295
 800ac4a:	e03e      	b.n	800acca <__swsetup_r+0xba>
 800ac4c:	4b25      	ldr	r3, [pc, #148]	; (800ace4 <__swsetup_r+0xd4>)
 800ac4e:	429c      	cmp	r4, r3
 800ac50:	d101      	bne.n	800ac56 <__swsetup_r+0x46>
 800ac52:	68ac      	ldr	r4, [r5, #8]
 800ac54:	e7eb      	b.n	800ac2e <__swsetup_r+0x1e>
 800ac56:	4b24      	ldr	r3, [pc, #144]	; (800ace8 <__swsetup_r+0xd8>)
 800ac58:	429c      	cmp	r4, r3
 800ac5a:	bf08      	it	eq
 800ac5c:	68ec      	ldreq	r4, [r5, #12]
 800ac5e:	e7e6      	b.n	800ac2e <__swsetup_r+0x1e>
 800ac60:	0758      	lsls	r0, r3, #29
 800ac62:	d512      	bpl.n	800ac8a <__swsetup_r+0x7a>
 800ac64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac66:	b141      	cbz	r1, 800ac7a <__swsetup_r+0x6a>
 800ac68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac6c:	4299      	cmp	r1, r3
 800ac6e:	d002      	beq.n	800ac76 <__swsetup_r+0x66>
 800ac70:	4630      	mov	r0, r6
 800ac72:	f7ff f9f1 	bl	800a058 <_free_r>
 800ac76:	2300      	movs	r3, #0
 800ac78:	6363      	str	r3, [r4, #52]	; 0x34
 800ac7a:	89a3      	ldrh	r3, [r4, #12]
 800ac7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac80:	81a3      	strh	r3, [r4, #12]
 800ac82:	2300      	movs	r3, #0
 800ac84:	6063      	str	r3, [r4, #4]
 800ac86:	6923      	ldr	r3, [r4, #16]
 800ac88:	6023      	str	r3, [r4, #0]
 800ac8a:	89a3      	ldrh	r3, [r4, #12]
 800ac8c:	f043 0308 	orr.w	r3, r3, #8
 800ac90:	81a3      	strh	r3, [r4, #12]
 800ac92:	6923      	ldr	r3, [r4, #16]
 800ac94:	b94b      	cbnz	r3, 800acaa <__swsetup_r+0x9a>
 800ac96:	89a3      	ldrh	r3, [r4, #12]
 800ac98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aca0:	d003      	beq.n	800acaa <__swsetup_r+0x9a>
 800aca2:	4621      	mov	r1, r4
 800aca4:	4630      	mov	r0, r6
 800aca6:	f000 f931 	bl	800af0c <__smakebuf_r>
 800acaa:	89a0      	ldrh	r0, [r4, #12]
 800acac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acb0:	f010 0301 	ands.w	r3, r0, #1
 800acb4:	d00a      	beq.n	800accc <__swsetup_r+0xbc>
 800acb6:	2300      	movs	r3, #0
 800acb8:	60a3      	str	r3, [r4, #8]
 800acba:	6963      	ldr	r3, [r4, #20]
 800acbc:	425b      	negs	r3, r3
 800acbe:	61a3      	str	r3, [r4, #24]
 800acc0:	6923      	ldr	r3, [r4, #16]
 800acc2:	b943      	cbnz	r3, 800acd6 <__swsetup_r+0xc6>
 800acc4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800acc8:	d1ba      	bne.n	800ac40 <__swsetup_r+0x30>
 800acca:	bd70      	pop	{r4, r5, r6, pc}
 800accc:	0781      	lsls	r1, r0, #30
 800acce:	bf58      	it	pl
 800acd0:	6963      	ldrpl	r3, [r4, #20]
 800acd2:	60a3      	str	r3, [r4, #8]
 800acd4:	e7f4      	b.n	800acc0 <__swsetup_r+0xb0>
 800acd6:	2000      	movs	r0, #0
 800acd8:	e7f7      	b.n	800acca <__swsetup_r+0xba>
 800acda:	bf00      	nop
 800acdc:	20000010 	.word	0x20000010
 800ace0:	0800c848 	.word	0x0800c848
 800ace4:	0800c868 	.word	0x0800c868
 800ace8:	0800c828 	.word	0x0800c828

0800acec <abort>:
 800acec:	b508      	push	{r3, lr}
 800acee:	2006      	movs	r0, #6
 800acf0:	f000 f986 	bl	800b000 <raise>
 800acf4:	2001      	movs	r0, #1
 800acf6:	f7f6 faf9 	bl	80012ec <_exit>
	...

0800acfc <_close_r>:
 800acfc:	b538      	push	{r3, r4, r5, lr}
 800acfe:	4d06      	ldr	r5, [pc, #24]	; (800ad18 <_close_r+0x1c>)
 800ad00:	2300      	movs	r3, #0
 800ad02:	4604      	mov	r4, r0
 800ad04:	4608      	mov	r0, r1
 800ad06:	602b      	str	r3, [r5, #0]
 800ad08:	f7f6 fb33 	bl	8001372 <_close>
 800ad0c:	1c43      	adds	r3, r0, #1
 800ad0e:	d102      	bne.n	800ad16 <_close_r+0x1a>
 800ad10:	682b      	ldr	r3, [r5, #0]
 800ad12:	b103      	cbz	r3, 800ad16 <_close_r+0x1a>
 800ad14:	6023      	str	r3, [r4, #0]
 800ad16:	bd38      	pop	{r3, r4, r5, pc}
 800ad18:	200066f8 	.word	0x200066f8

0800ad1c <__sflush_r>:
 800ad1c:	898a      	ldrh	r2, [r1, #12]
 800ad1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad22:	4605      	mov	r5, r0
 800ad24:	0710      	lsls	r0, r2, #28
 800ad26:	460c      	mov	r4, r1
 800ad28:	d458      	bmi.n	800addc <__sflush_r+0xc0>
 800ad2a:	684b      	ldr	r3, [r1, #4]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	dc05      	bgt.n	800ad3c <__sflush_r+0x20>
 800ad30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	dc02      	bgt.n	800ad3c <__sflush_r+0x20>
 800ad36:	2000      	movs	r0, #0
 800ad38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad3e:	2e00      	cmp	r6, #0
 800ad40:	d0f9      	beq.n	800ad36 <__sflush_r+0x1a>
 800ad42:	2300      	movs	r3, #0
 800ad44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad48:	682f      	ldr	r7, [r5, #0]
 800ad4a:	602b      	str	r3, [r5, #0]
 800ad4c:	d032      	beq.n	800adb4 <__sflush_r+0x98>
 800ad4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad50:	89a3      	ldrh	r3, [r4, #12]
 800ad52:	075a      	lsls	r2, r3, #29
 800ad54:	d505      	bpl.n	800ad62 <__sflush_r+0x46>
 800ad56:	6863      	ldr	r3, [r4, #4]
 800ad58:	1ac0      	subs	r0, r0, r3
 800ad5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad5c:	b10b      	cbz	r3, 800ad62 <__sflush_r+0x46>
 800ad5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad60:	1ac0      	subs	r0, r0, r3
 800ad62:	2300      	movs	r3, #0
 800ad64:	4602      	mov	r2, r0
 800ad66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad68:	6a21      	ldr	r1, [r4, #32]
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	47b0      	blx	r6
 800ad6e:	1c43      	adds	r3, r0, #1
 800ad70:	89a3      	ldrh	r3, [r4, #12]
 800ad72:	d106      	bne.n	800ad82 <__sflush_r+0x66>
 800ad74:	6829      	ldr	r1, [r5, #0]
 800ad76:	291d      	cmp	r1, #29
 800ad78:	d82c      	bhi.n	800add4 <__sflush_r+0xb8>
 800ad7a:	4a2a      	ldr	r2, [pc, #168]	; (800ae24 <__sflush_r+0x108>)
 800ad7c:	40ca      	lsrs	r2, r1
 800ad7e:	07d6      	lsls	r6, r2, #31
 800ad80:	d528      	bpl.n	800add4 <__sflush_r+0xb8>
 800ad82:	2200      	movs	r2, #0
 800ad84:	6062      	str	r2, [r4, #4]
 800ad86:	04d9      	lsls	r1, r3, #19
 800ad88:	6922      	ldr	r2, [r4, #16]
 800ad8a:	6022      	str	r2, [r4, #0]
 800ad8c:	d504      	bpl.n	800ad98 <__sflush_r+0x7c>
 800ad8e:	1c42      	adds	r2, r0, #1
 800ad90:	d101      	bne.n	800ad96 <__sflush_r+0x7a>
 800ad92:	682b      	ldr	r3, [r5, #0]
 800ad94:	b903      	cbnz	r3, 800ad98 <__sflush_r+0x7c>
 800ad96:	6560      	str	r0, [r4, #84]	; 0x54
 800ad98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad9a:	602f      	str	r7, [r5, #0]
 800ad9c:	2900      	cmp	r1, #0
 800ad9e:	d0ca      	beq.n	800ad36 <__sflush_r+0x1a>
 800ada0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ada4:	4299      	cmp	r1, r3
 800ada6:	d002      	beq.n	800adae <__sflush_r+0x92>
 800ada8:	4628      	mov	r0, r5
 800adaa:	f7ff f955 	bl	800a058 <_free_r>
 800adae:	2000      	movs	r0, #0
 800adb0:	6360      	str	r0, [r4, #52]	; 0x34
 800adb2:	e7c1      	b.n	800ad38 <__sflush_r+0x1c>
 800adb4:	6a21      	ldr	r1, [r4, #32]
 800adb6:	2301      	movs	r3, #1
 800adb8:	4628      	mov	r0, r5
 800adba:	47b0      	blx	r6
 800adbc:	1c41      	adds	r1, r0, #1
 800adbe:	d1c7      	bne.n	800ad50 <__sflush_r+0x34>
 800adc0:	682b      	ldr	r3, [r5, #0]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d0c4      	beq.n	800ad50 <__sflush_r+0x34>
 800adc6:	2b1d      	cmp	r3, #29
 800adc8:	d001      	beq.n	800adce <__sflush_r+0xb2>
 800adca:	2b16      	cmp	r3, #22
 800adcc:	d101      	bne.n	800add2 <__sflush_r+0xb6>
 800adce:	602f      	str	r7, [r5, #0]
 800add0:	e7b1      	b.n	800ad36 <__sflush_r+0x1a>
 800add2:	89a3      	ldrh	r3, [r4, #12]
 800add4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800add8:	81a3      	strh	r3, [r4, #12]
 800adda:	e7ad      	b.n	800ad38 <__sflush_r+0x1c>
 800addc:	690f      	ldr	r7, [r1, #16]
 800adde:	2f00      	cmp	r7, #0
 800ade0:	d0a9      	beq.n	800ad36 <__sflush_r+0x1a>
 800ade2:	0793      	lsls	r3, r2, #30
 800ade4:	680e      	ldr	r6, [r1, #0]
 800ade6:	bf08      	it	eq
 800ade8:	694b      	ldreq	r3, [r1, #20]
 800adea:	600f      	str	r7, [r1, #0]
 800adec:	bf18      	it	ne
 800adee:	2300      	movne	r3, #0
 800adf0:	eba6 0807 	sub.w	r8, r6, r7
 800adf4:	608b      	str	r3, [r1, #8]
 800adf6:	f1b8 0f00 	cmp.w	r8, #0
 800adfa:	dd9c      	ble.n	800ad36 <__sflush_r+0x1a>
 800adfc:	6a21      	ldr	r1, [r4, #32]
 800adfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae00:	4643      	mov	r3, r8
 800ae02:	463a      	mov	r2, r7
 800ae04:	4628      	mov	r0, r5
 800ae06:	47b0      	blx	r6
 800ae08:	2800      	cmp	r0, #0
 800ae0a:	dc06      	bgt.n	800ae1a <__sflush_r+0xfe>
 800ae0c:	89a3      	ldrh	r3, [r4, #12]
 800ae0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae12:	81a3      	strh	r3, [r4, #12]
 800ae14:	f04f 30ff 	mov.w	r0, #4294967295
 800ae18:	e78e      	b.n	800ad38 <__sflush_r+0x1c>
 800ae1a:	4407      	add	r7, r0
 800ae1c:	eba8 0800 	sub.w	r8, r8, r0
 800ae20:	e7e9      	b.n	800adf6 <__sflush_r+0xda>
 800ae22:	bf00      	nop
 800ae24:	20400001 	.word	0x20400001

0800ae28 <_fflush_r>:
 800ae28:	b538      	push	{r3, r4, r5, lr}
 800ae2a:	690b      	ldr	r3, [r1, #16]
 800ae2c:	4605      	mov	r5, r0
 800ae2e:	460c      	mov	r4, r1
 800ae30:	b913      	cbnz	r3, 800ae38 <_fflush_r+0x10>
 800ae32:	2500      	movs	r5, #0
 800ae34:	4628      	mov	r0, r5
 800ae36:	bd38      	pop	{r3, r4, r5, pc}
 800ae38:	b118      	cbz	r0, 800ae42 <_fflush_r+0x1a>
 800ae3a:	6983      	ldr	r3, [r0, #24]
 800ae3c:	b90b      	cbnz	r3, 800ae42 <_fflush_r+0x1a>
 800ae3e:	f7ff fa93 	bl	800a368 <__sinit>
 800ae42:	4b14      	ldr	r3, [pc, #80]	; (800ae94 <_fflush_r+0x6c>)
 800ae44:	429c      	cmp	r4, r3
 800ae46:	d11b      	bne.n	800ae80 <_fflush_r+0x58>
 800ae48:	686c      	ldr	r4, [r5, #4]
 800ae4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d0ef      	beq.n	800ae32 <_fflush_r+0xa>
 800ae52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae54:	07d0      	lsls	r0, r2, #31
 800ae56:	d404      	bmi.n	800ae62 <_fflush_r+0x3a>
 800ae58:	0599      	lsls	r1, r3, #22
 800ae5a:	d402      	bmi.n	800ae62 <_fflush_r+0x3a>
 800ae5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae5e:	f7ff fb33 	bl	800a4c8 <__retarget_lock_acquire_recursive>
 800ae62:	4628      	mov	r0, r5
 800ae64:	4621      	mov	r1, r4
 800ae66:	f7ff ff59 	bl	800ad1c <__sflush_r>
 800ae6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae6c:	07da      	lsls	r2, r3, #31
 800ae6e:	4605      	mov	r5, r0
 800ae70:	d4e0      	bmi.n	800ae34 <_fflush_r+0xc>
 800ae72:	89a3      	ldrh	r3, [r4, #12]
 800ae74:	059b      	lsls	r3, r3, #22
 800ae76:	d4dd      	bmi.n	800ae34 <_fflush_r+0xc>
 800ae78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae7a:	f7ff fb26 	bl	800a4ca <__retarget_lock_release_recursive>
 800ae7e:	e7d9      	b.n	800ae34 <_fflush_r+0xc>
 800ae80:	4b05      	ldr	r3, [pc, #20]	; (800ae98 <_fflush_r+0x70>)
 800ae82:	429c      	cmp	r4, r3
 800ae84:	d101      	bne.n	800ae8a <_fflush_r+0x62>
 800ae86:	68ac      	ldr	r4, [r5, #8]
 800ae88:	e7df      	b.n	800ae4a <_fflush_r+0x22>
 800ae8a:	4b04      	ldr	r3, [pc, #16]	; (800ae9c <_fflush_r+0x74>)
 800ae8c:	429c      	cmp	r4, r3
 800ae8e:	bf08      	it	eq
 800ae90:	68ec      	ldreq	r4, [r5, #12]
 800ae92:	e7da      	b.n	800ae4a <_fflush_r+0x22>
 800ae94:	0800c848 	.word	0x0800c848
 800ae98:	0800c868 	.word	0x0800c868
 800ae9c:	0800c828 	.word	0x0800c828

0800aea0 <_lseek_r>:
 800aea0:	b538      	push	{r3, r4, r5, lr}
 800aea2:	4d07      	ldr	r5, [pc, #28]	; (800aec0 <_lseek_r+0x20>)
 800aea4:	4604      	mov	r4, r0
 800aea6:	4608      	mov	r0, r1
 800aea8:	4611      	mov	r1, r2
 800aeaa:	2200      	movs	r2, #0
 800aeac:	602a      	str	r2, [r5, #0]
 800aeae:	461a      	mov	r2, r3
 800aeb0:	f7f6 fa86 	bl	80013c0 <_lseek>
 800aeb4:	1c43      	adds	r3, r0, #1
 800aeb6:	d102      	bne.n	800aebe <_lseek_r+0x1e>
 800aeb8:	682b      	ldr	r3, [r5, #0]
 800aeba:	b103      	cbz	r3, 800aebe <_lseek_r+0x1e>
 800aebc:	6023      	str	r3, [r4, #0]
 800aebe:	bd38      	pop	{r3, r4, r5, pc}
 800aec0:	200066f8 	.word	0x200066f8

0800aec4 <__swhatbuf_r>:
 800aec4:	b570      	push	{r4, r5, r6, lr}
 800aec6:	460e      	mov	r6, r1
 800aec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aecc:	2900      	cmp	r1, #0
 800aece:	b096      	sub	sp, #88	; 0x58
 800aed0:	4614      	mov	r4, r2
 800aed2:	461d      	mov	r5, r3
 800aed4:	da07      	bge.n	800aee6 <__swhatbuf_r+0x22>
 800aed6:	2300      	movs	r3, #0
 800aed8:	602b      	str	r3, [r5, #0]
 800aeda:	89b3      	ldrh	r3, [r6, #12]
 800aedc:	061a      	lsls	r2, r3, #24
 800aede:	d410      	bmi.n	800af02 <__swhatbuf_r+0x3e>
 800aee0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aee4:	e00e      	b.n	800af04 <__swhatbuf_r+0x40>
 800aee6:	466a      	mov	r2, sp
 800aee8:	f000 f8a6 	bl	800b038 <_fstat_r>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	dbf2      	blt.n	800aed6 <__swhatbuf_r+0x12>
 800aef0:	9a01      	ldr	r2, [sp, #4]
 800aef2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aef6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aefa:	425a      	negs	r2, r3
 800aefc:	415a      	adcs	r2, r3
 800aefe:	602a      	str	r2, [r5, #0]
 800af00:	e7ee      	b.n	800aee0 <__swhatbuf_r+0x1c>
 800af02:	2340      	movs	r3, #64	; 0x40
 800af04:	2000      	movs	r0, #0
 800af06:	6023      	str	r3, [r4, #0]
 800af08:	b016      	add	sp, #88	; 0x58
 800af0a:	bd70      	pop	{r4, r5, r6, pc}

0800af0c <__smakebuf_r>:
 800af0c:	898b      	ldrh	r3, [r1, #12]
 800af0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800af10:	079d      	lsls	r5, r3, #30
 800af12:	4606      	mov	r6, r0
 800af14:	460c      	mov	r4, r1
 800af16:	d507      	bpl.n	800af28 <__smakebuf_r+0x1c>
 800af18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800af1c:	6023      	str	r3, [r4, #0]
 800af1e:	6123      	str	r3, [r4, #16]
 800af20:	2301      	movs	r3, #1
 800af22:	6163      	str	r3, [r4, #20]
 800af24:	b002      	add	sp, #8
 800af26:	bd70      	pop	{r4, r5, r6, pc}
 800af28:	ab01      	add	r3, sp, #4
 800af2a:	466a      	mov	r2, sp
 800af2c:	f7ff ffca 	bl	800aec4 <__swhatbuf_r>
 800af30:	9900      	ldr	r1, [sp, #0]
 800af32:	4605      	mov	r5, r0
 800af34:	4630      	mov	r0, r6
 800af36:	f7ff f8df 	bl	800a0f8 <_malloc_r>
 800af3a:	b948      	cbnz	r0, 800af50 <__smakebuf_r+0x44>
 800af3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af40:	059a      	lsls	r2, r3, #22
 800af42:	d4ef      	bmi.n	800af24 <__smakebuf_r+0x18>
 800af44:	f023 0303 	bic.w	r3, r3, #3
 800af48:	f043 0302 	orr.w	r3, r3, #2
 800af4c:	81a3      	strh	r3, [r4, #12]
 800af4e:	e7e3      	b.n	800af18 <__smakebuf_r+0xc>
 800af50:	4b0d      	ldr	r3, [pc, #52]	; (800af88 <__smakebuf_r+0x7c>)
 800af52:	62b3      	str	r3, [r6, #40]	; 0x28
 800af54:	89a3      	ldrh	r3, [r4, #12]
 800af56:	6020      	str	r0, [r4, #0]
 800af58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af5c:	81a3      	strh	r3, [r4, #12]
 800af5e:	9b00      	ldr	r3, [sp, #0]
 800af60:	6163      	str	r3, [r4, #20]
 800af62:	9b01      	ldr	r3, [sp, #4]
 800af64:	6120      	str	r0, [r4, #16]
 800af66:	b15b      	cbz	r3, 800af80 <__smakebuf_r+0x74>
 800af68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af6c:	4630      	mov	r0, r6
 800af6e:	f000 f875 	bl	800b05c <_isatty_r>
 800af72:	b128      	cbz	r0, 800af80 <__smakebuf_r+0x74>
 800af74:	89a3      	ldrh	r3, [r4, #12]
 800af76:	f023 0303 	bic.w	r3, r3, #3
 800af7a:	f043 0301 	orr.w	r3, r3, #1
 800af7e:	81a3      	strh	r3, [r4, #12]
 800af80:	89a0      	ldrh	r0, [r4, #12]
 800af82:	4305      	orrs	r5, r0
 800af84:	81a5      	strh	r5, [r4, #12]
 800af86:	e7cd      	b.n	800af24 <__smakebuf_r+0x18>
 800af88:	0800a301 	.word	0x0800a301

0800af8c <_read_r>:
 800af8c:	b538      	push	{r3, r4, r5, lr}
 800af8e:	4d07      	ldr	r5, [pc, #28]	; (800afac <_read_r+0x20>)
 800af90:	4604      	mov	r4, r0
 800af92:	4608      	mov	r0, r1
 800af94:	4611      	mov	r1, r2
 800af96:	2200      	movs	r2, #0
 800af98:	602a      	str	r2, [r5, #0]
 800af9a:	461a      	mov	r2, r3
 800af9c:	f7f6 f9b0 	bl	8001300 <_read>
 800afa0:	1c43      	adds	r3, r0, #1
 800afa2:	d102      	bne.n	800afaa <_read_r+0x1e>
 800afa4:	682b      	ldr	r3, [r5, #0]
 800afa6:	b103      	cbz	r3, 800afaa <_read_r+0x1e>
 800afa8:	6023      	str	r3, [r4, #0]
 800afaa:	bd38      	pop	{r3, r4, r5, pc}
 800afac:	200066f8 	.word	0x200066f8

0800afb0 <_raise_r>:
 800afb0:	291f      	cmp	r1, #31
 800afb2:	b538      	push	{r3, r4, r5, lr}
 800afb4:	4604      	mov	r4, r0
 800afb6:	460d      	mov	r5, r1
 800afb8:	d904      	bls.n	800afc4 <_raise_r+0x14>
 800afba:	2316      	movs	r3, #22
 800afbc:	6003      	str	r3, [r0, #0]
 800afbe:	f04f 30ff 	mov.w	r0, #4294967295
 800afc2:	bd38      	pop	{r3, r4, r5, pc}
 800afc4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800afc6:	b112      	cbz	r2, 800afce <_raise_r+0x1e>
 800afc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800afcc:	b94b      	cbnz	r3, 800afe2 <_raise_r+0x32>
 800afce:	4620      	mov	r0, r4
 800afd0:	f000 f830 	bl	800b034 <_getpid_r>
 800afd4:	462a      	mov	r2, r5
 800afd6:	4601      	mov	r1, r0
 800afd8:	4620      	mov	r0, r4
 800afda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afde:	f000 b817 	b.w	800b010 <_kill_r>
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d00a      	beq.n	800affc <_raise_r+0x4c>
 800afe6:	1c59      	adds	r1, r3, #1
 800afe8:	d103      	bne.n	800aff2 <_raise_r+0x42>
 800afea:	2316      	movs	r3, #22
 800afec:	6003      	str	r3, [r0, #0]
 800afee:	2001      	movs	r0, #1
 800aff0:	e7e7      	b.n	800afc2 <_raise_r+0x12>
 800aff2:	2400      	movs	r4, #0
 800aff4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aff8:	4628      	mov	r0, r5
 800affa:	4798      	blx	r3
 800affc:	2000      	movs	r0, #0
 800affe:	e7e0      	b.n	800afc2 <_raise_r+0x12>

0800b000 <raise>:
 800b000:	4b02      	ldr	r3, [pc, #8]	; (800b00c <raise+0xc>)
 800b002:	4601      	mov	r1, r0
 800b004:	6818      	ldr	r0, [r3, #0]
 800b006:	f7ff bfd3 	b.w	800afb0 <_raise_r>
 800b00a:	bf00      	nop
 800b00c:	20000010 	.word	0x20000010

0800b010 <_kill_r>:
 800b010:	b538      	push	{r3, r4, r5, lr}
 800b012:	4d07      	ldr	r5, [pc, #28]	; (800b030 <_kill_r+0x20>)
 800b014:	2300      	movs	r3, #0
 800b016:	4604      	mov	r4, r0
 800b018:	4608      	mov	r0, r1
 800b01a:	4611      	mov	r1, r2
 800b01c:	602b      	str	r3, [r5, #0]
 800b01e:	f7f6 f953 	bl	80012c8 <_kill>
 800b022:	1c43      	adds	r3, r0, #1
 800b024:	d102      	bne.n	800b02c <_kill_r+0x1c>
 800b026:	682b      	ldr	r3, [r5, #0]
 800b028:	b103      	cbz	r3, 800b02c <_kill_r+0x1c>
 800b02a:	6023      	str	r3, [r4, #0]
 800b02c:	bd38      	pop	{r3, r4, r5, pc}
 800b02e:	bf00      	nop
 800b030:	200066f8 	.word	0x200066f8

0800b034 <_getpid_r>:
 800b034:	f7f6 b940 	b.w	80012b8 <_getpid>

0800b038 <_fstat_r>:
 800b038:	b538      	push	{r3, r4, r5, lr}
 800b03a:	4d07      	ldr	r5, [pc, #28]	; (800b058 <_fstat_r+0x20>)
 800b03c:	2300      	movs	r3, #0
 800b03e:	4604      	mov	r4, r0
 800b040:	4608      	mov	r0, r1
 800b042:	4611      	mov	r1, r2
 800b044:	602b      	str	r3, [r5, #0]
 800b046:	f7f6 f9a0 	bl	800138a <_fstat>
 800b04a:	1c43      	adds	r3, r0, #1
 800b04c:	d102      	bne.n	800b054 <_fstat_r+0x1c>
 800b04e:	682b      	ldr	r3, [r5, #0]
 800b050:	b103      	cbz	r3, 800b054 <_fstat_r+0x1c>
 800b052:	6023      	str	r3, [r4, #0]
 800b054:	bd38      	pop	{r3, r4, r5, pc}
 800b056:	bf00      	nop
 800b058:	200066f8 	.word	0x200066f8

0800b05c <_isatty_r>:
 800b05c:	b538      	push	{r3, r4, r5, lr}
 800b05e:	4d06      	ldr	r5, [pc, #24]	; (800b078 <_isatty_r+0x1c>)
 800b060:	2300      	movs	r3, #0
 800b062:	4604      	mov	r4, r0
 800b064:	4608      	mov	r0, r1
 800b066:	602b      	str	r3, [r5, #0]
 800b068:	f7f6 f99f 	bl	80013aa <_isatty>
 800b06c:	1c43      	adds	r3, r0, #1
 800b06e:	d102      	bne.n	800b076 <_isatty_r+0x1a>
 800b070:	682b      	ldr	r3, [r5, #0]
 800b072:	b103      	cbz	r3, 800b076 <_isatty_r+0x1a>
 800b074:	6023      	str	r3, [r4, #0]
 800b076:	bd38      	pop	{r3, r4, r5, pc}
 800b078:	200066f8 	.word	0x200066f8

0800b07c <_init>:
 800b07c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b07e:	bf00      	nop
 800b080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b082:	bc08      	pop	{r3}
 800b084:	469e      	mov	lr, r3
 800b086:	4770      	bx	lr

0800b088 <_fini>:
 800b088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b08a:	bf00      	nop
 800b08c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b08e:	bc08      	pop	{r3}
 800b090:	469e      	mov	lr, r3
 800b092:	4770      	bx	lr
