Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sat Oct 14 04:02:17 2023
| Host              : xcosswbld16 running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : project_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           
CLKC-40   Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56   Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.879        0.000                      0                 1653        0.012        0.000                      0                 1653        0.167        0.000                       0                   818  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_pl_0                            {0.000 5.000}        10.000          100.000         
clk_pl_1                            {0.000 20.001}       40.003          24.998          
clk_pl_2                            {0.000 1.666}        3.333           300.030         
clk_pl_3                            {0.000 1.333}        2.666           375.094         
project_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}        10.001          99.990          
  clk_out2_project_1_clk_wiz_0_0    {0.000 1.667}        3.334           299.970         
  clk_out3_project_1_clk_wiz_0_0    {0.000 6.667}        13.335          74.993          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
project_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out2_project_1_clk_wiz_0_0          0.879        0.000                      0                  307        0.039        0.000                      0                  307        0.167        0.000                       0                   141  
  clk_out3_project_1_clk_wiz_0_0         10.560        0.000                      0                 1346        0.012        0.000                      0                 1346        5.167        0.000                       0                   676  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                          clk_out2_project_1_clk_wiz_0_0  
(none)                                                          clk_out3_project_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                          clk_out2_project_1_clk_wiz_0_0  
(none)                                                          clk_out3_project_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  project_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  project_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         project_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { project_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.001      89.999     MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_project_1_clk_wiz_0_0
  To Clock:  clk_out2_project_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[4]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.079ns (6.017%)  route 1.234ns (93.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.766ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.992     3.914    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.993 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/Q
                         net (fo=2, routed)           1.234     5.227    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[4]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[4])
                                                     -0.725     6.106    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[13]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.081ns (6.131%)  route 1.240ns (93.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.766ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.992     3.914    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.995 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/Q
                         net (fo=2, routed)           1.240     5.236    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[13]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[13])
                                                     -0.707     6.124    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[1]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.079ns (6.220%)  route 1.191ns (93.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y181        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.998 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/Q
                         net (fo=2, routed)           1.191     5.189    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[1]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[1])
                                                     -0.739     6.092    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[7]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.081ns (6.305%)  route 1.204ns (93.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.766ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.992     3.914    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y181        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.995 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/Q
                         net (fo=2, routed)           1.204     5.199    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[7]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[7])
                                                     -0.725     6.106    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WSTRB[1]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.081ns (6.426%)  route 1.179ns (93.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 7.412 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.701ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y181        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.000 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/Q
                         net (fo=2, routed)           1.179     5.180    project_1_i/zynq_ultra_ps_e_0/inst/saxigp6_wstrb[1]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.619     7.412    project_1_i/zynq_ultra_ps_e_0/inst/saxi_lpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
                         clock pessimism             -0.465     6.947    
                         clock uncertainty           -0.059     6.888    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP6WCLK_SAXIGP6WSTRB[1])
                                                     -0.785     6.103    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[6]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.079ns (6.100%)  route 1.216ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.766ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.992     3.914    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y181        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.993 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/Q
                         net (fo=2, routed)           1.216     5.209    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[6]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[6])
                                                     -0.695     6.136    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[8]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.079ns (6.325%)  route 1.170ns (93.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.998 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/Q
                         net (fo=2, routed)           1.170     5.168    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[8]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[8])
                                                     -0.720     6.111    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.111    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[9]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.081ns (6.365%)  route 1.192ns (93.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.000 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/Q
                         net (fo=2, routed)           1.192     5.192    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[9]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[9])
                                                     -0.694     6.137    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[14]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.080ns (6.329%)  route 1.184ns (93.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.999 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/Q
                         net (fo=2, routed)           1.184     5.183    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[14]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[14])
                                                     -0.695     6.136    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[15]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.080ns (6.431%)  route 1.164ns (93.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y181        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.999 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/Q
                         net (fo=2, routed)           1.164     5.163    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[15]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[15])
                                                     -0.713     6.118    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.584%)  route 0.047ns (46.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.009ns (routing 0.419ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.463ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.009     2.372    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y123        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.411 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/Q
                         net (fo=10, routed)          0.030     2.440    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q
    SLICE_X38Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     2.455 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[1]_i_1/O
                         net (fo=1, routed)           0.017     2.472    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[1]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.129     2.106    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y122        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.281     2.388    
    SLICE_X38Y122        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.434    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.985ns (routing 0.419ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.463ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.985     2.348    project_1_i/axi_register_slice_0/inst/r.r_pipe/aclk
    SLICE_X36Y35         FDRE                                         r  project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.387 r  project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg/Q
                         net (fo=2, routed)           0.025     2.411    project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg_0
    SLICE_X36Y35         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.425 r  project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_i_1__3/O
                         net (fo=1, routed)           0.016     2.441    project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i0
    SLICE_X36Y35         FDRE                                         r  project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.106     2.083    project_1_i/axi_register_slice_0/inst/r.r_pipe/aclk
    SLICE_X36Y35         FDRE                                         r  project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg/C
                         clock pessimism              0.270     2.354    
    SLICE_X36Y35         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.400    project_1_i/axi_register_slice_0/inst/r.r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.735%)  route 0.042ns (44.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      1.002ns (routing 0.419ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.463ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.002     2.365    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y122        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.404 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/Q
                         net (fo=7, routed)           0.025     2.429    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
    SLICE_X38Y122        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.443 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1/O
                         net (fo=1, routed)           0.017     2.460    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.125     2.102    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y122        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.268     2.371    
    SLICE_X38Y122        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.417    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.135%)  route 0.044ns (44.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      1.005ns (routing 0.419ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.463ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.005     2.368    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y125        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.407 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/Q
                         net (fo=4, routed)           0.027     2.433    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
    SLICE_X38Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     2.448 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.017     2.465    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1__0_n_0
    SLICE_X38Y125        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.128     2.105    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y125        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.268     2.374    
    SLICE_X38Y125        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.420    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.729%)  route 0.061ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Net Delay (Source):      1.096ns (routing 0.419ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.463ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.096     2.459    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.499 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/Q
                         net (fo=2, routed)           0.061     2.559    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[0]
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.230     2.207    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/C
                         clock pessimism              0.257     2.465    
    SLICE_X18Y180        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.512    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.119%)  route 0.047ns (46.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.985ns (routing 0.419ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.463ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.985     2.348    project_1_i/axi_register_slice_0/inst/w.w_pipe/aclk
    SLICE_X36Y35         FDRE                                         r  project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.387 r  project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=3, routed)           0.030     2.416    project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg_0
    SLICE_X36Y35         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.430 r  project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_i_1__2/O
                         net (fo=1, routed)           0.017     2.447    project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i0
    SLICE_X36Y35         FDRE                                         r  project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.106     2.083    project_1_i/axi_register_slice_0/inst/w.w_pipe/aclk
    SLICE_X36Y35         FDRE                                         r  project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/C
                         clock pessimism              0.270     2.354    
    SLICE_X36Y35         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.400    project_1_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.121%)  route 0.046ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.979ns (routing 0.419ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.463ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.979     2.342    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y111        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.381 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/Q
                         net (fo=10, routed)          0.029     2.409    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q
    SLICE_X38Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.424 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_i_1/O
                         net (fo=1, routed)           0.017     2.441    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0
    SLICE_X38Y111        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.100     2.077    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y111        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                         clock pessimism              0.270     2.348    
    SLICE_X38Y111        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.394    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 project_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.980ns (routing 0.419ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.463ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.980     2.343    project_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y98         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.381 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.063     2.444    project_1_i/proc_sys_reset_1/U0/EXT_LPF/p_2_in
    SLICE_X37Y98         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.102     2.079    project_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y98         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.270     2.349    
    SLICE_X37Y98         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.396    project_1_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 project_1_i/proc_sys_reset_1/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.072ns (71.287%)  route 0.029ns (28.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Net Delay (Source):      0.974ns (routing 0.419ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.463ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.974     2.337    project_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X38Y99         FDSE                                         r  project_1_i/proc_sys_reset_1/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.376 r  project_1_i/proc_sys_reset_1/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     2.399    project_1_i/proc_sys_reset_1/U0/SEQ/MB_out
    SLICE_X38Y99         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     2.432 r  project_1_i/proc_sys_reset_1/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.006     2.438    project_1_i/proc_sys_reset_1/U0/SEQ/from_sys_i_1_n_0
    SLICE_X38Y99         FDSE                                         r  project_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.095     2.072    project_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X38Y99         FDSE                                         r  project_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.271     2.343    
    SLICE_X38Y99         FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.390    project_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.338%)  route 0.062ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.099ns (routing 0.419ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.463ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.099     2.462    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y181        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.502 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/Q
                         net (fo=2, routed)           0.062     2.563    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[4]
    SLICE_X18Y181        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.234     2.211    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y181        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/C
                         clock pessimism              0.256     2.468    
    SLICE_X18Y181        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.515    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_project_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.334
Sources:            { project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.334       2.044      BUFGCE_X0Y47   project_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.334       2.263      MMCM_X0Y1      project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.334       2.270      SLICE_X37Y99   project_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         3.334       2.784      SLICE_X37Y123  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.334       2.784      SLICE_X37Y123  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/SAXIGP6WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Fast    PS8/SAXIGP6WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP6WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    PS8/SAXIGP6WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_project_1_clk_wiz_0_0
  To Clock:  clk_out3_project_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.560ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.352ns (13.201%)  route 2.315ns (86.799%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 17.770 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.970ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.298     6.634    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X18Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.979    17.770    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/C
                         clock pessimism             -0.445    17.325    
                         clock uncertainty           -0.071    17.254    
    SLICE_X18Y182        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    17.194    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 10.560    

Slack (MET) :             10.560ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.352ns (13.196%)  route 2.316ns (86.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 17.770 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.970ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.299     6.635    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X18Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.979    17.770    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
                         clock pessimism             -0.445    17.325    
                         clock uncertainty           -0.071    17.254    
    SLICE_X18Y182        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    17.195    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 10.560    

Slack (MET) :             10.560ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.352ns (13.201%)  route 2.315ns (86.799%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 17.770 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.970ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.298     6.634    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X18Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.979    17.770    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/C
                         clock pessimism             -0.445    17.325    
                         clock uncertainty           -0.071    17.254    
    SLICE_X18Y182        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    17.194    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 10.560    

Slack (MET) :             10.560ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.352ns (13.196%)  route 2.316ns (86.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 17.770 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.970ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.299     6.635    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X18Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.979    17.770    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/C
                         clock pessimism             -0.445    17.325    
                         clock uncertainty           -0.071    17.254    
    SLICE_X18Y182        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    17.195    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 10.560    

Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.352ns (13.187%)  route 2.317ns (86.813%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 17.790 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.970ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.301     6.637    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.999    17.790    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.445    17.345    
                         clock uncertainty           -0.071    17.275    
    SLICE_X16Y182        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    17.214    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.352ns (13.187%)  route 2.317ns (86.813%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 17.790 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.970ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.301     6.637    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.999    17.790    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[67]/C
                         clock pessimism             -0.445    17.345    
                         clock uncertainty           -0.071    17.275    
    SLICE_X16Y182        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    17.214    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[67]
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.352ns (13.187%)  route 2.317ns (86.813%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 17.790 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.970ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.301     6.637    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.999    17.790    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                         clock pessimism             -0.445    17.345    
                         clock uncertainty           -0.071    17.275    
    SLICE_X16Y182        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    17.215    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         17.215    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.352ns (13.187%)  route 2.317ns (86.813%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 17.790 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.970ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.301     6.637    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.999    17.790    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/C
                         clock pessimism             -0.445    17.345    
                         clock uncertainty           -0.071    17.275    
    SLICE_X16Y182        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    17.215    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]
  -------------------------------------------------------------------
                         required time                         17.215    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.649ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.352ns (13.652%)  route 2.226ns (86.348%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 17.772 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.970ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.210     6.546    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X19Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.981    17.772    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X19Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/C
                         clock pessimism             -0.445    17.327    
                         clock uncertainty           -0.071    17.257    
    SLICE_X19Y182        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    17.196    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                 10.649    

Slack (MET) :             10.649ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.352ns (13.652%)  route 2.226ns (86.348%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 17.772 - 13.335 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.063ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.970ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.049     3.968    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.049 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.199     4.248    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.371 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.438     4.809    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.906 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.379     5.285    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X43Y138        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.336 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.210     6.546    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X19Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.981    17.772    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X19Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[75]/C
                         clock pessimism             -0.445    17.327    
                         clock uncertainty           -0.071    17.257    
    SLICE_X19Y182        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    17.196    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[75]
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                 10.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.217ns (routing 0.581ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.644ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.217     2.578    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X19Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y182        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.615 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/Q
                         net (fo=1, routed)           0.055     2.670    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[22]
    SLICE_X19Y183        SRL16E                                       r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.388     2.362    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X19Y183        SRL16E                                       r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/CLK
                         clock pessimism              0.256     2.618    
    SLICE_X19Y183        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.039     2.657    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.265ns
  Clock Net Delay (Source):      1.123ns (routing 0.581ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.644ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.123     2.484    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X40Y143        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.523 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.106     2.629    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X40Y137        SRLC32E                                      r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.296     2.270    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X40Y137        SRLC32E                                      r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.265     2.536    
    SLICE_X40Y137        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     2.598    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.949%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Net Delay (Source):      1.131ns (routing 0.581ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.644ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.131     2.492    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y132        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.531 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[76]/Q
                         net (fo=1, routed)           0.025     2.556    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[76]
    SLICE_X40Y132        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     2.580 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[76]_i_1__0/O
                         net (fo=1, routed)           0.009     2.589    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[76]_i_1__0_n_0
    SLICE_X40Y132        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.275     2.249    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y132        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/C
                         clock pessimism              0.258     2.508    
    SLICE_X40Y132        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.555    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.949%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.227ns (routing 0.581ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.644ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.227     2.588    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.627 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.025     2.652    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X16Y182        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     2.676 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[62]_i_1/O
                         net (fo=1, routed)           0.009     2.685    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[62]
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.379     2.353    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                         clock pessimism              0.249     2.602    
    SLICE_X16Y182        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.649    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Net Delay (Source):      1.122ns (routing 0.581ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.644ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.122     2.483    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y128        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.522 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/Q
                         net (fo=1, routed)           0.059     2.581    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[36]
    SLICE_X39Y128        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.267     2.241    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X39Y128        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/C
                         clock pessimism              0.257     2.498    
    SLICE_X39Y128        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.545    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.039ns (24.074%)  route 0.123ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.213ns (routing 0.581ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.644ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.213     2.574    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X20Y180        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y180        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.613 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.123     2.736    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X19Y183        SRL16E                                       r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.388     2.362    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X19Y183        SRL16E                                       r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism              0.287     2.649    
    SLICE_X19Y183        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     2.695    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.423%)  route 0.063ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    -0.265ns
  Clock Net Delay (Source):      1.132ns (routing 0.581ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.644ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.132     2.493    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y132        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.534 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/Q
                         net (fo=1, routed)           0.063     2.597    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[39]
    SLICE_X40Y131        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.270     2.244    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X40Y131        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/C
                         clock pessimism              0.265     2.510    
    SLICE_X40Y131        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.557    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      1.131ns (routing 0.581ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.644ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.131     2.492    project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.531 r  project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.025     2.555    project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X38Y101        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.570 r  project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.015     2.585    project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X38Y101        FDRE                                         r  project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.275     2.249    project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.248     2.498    
    SLICE_X38Y101        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.544    project_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.384%)  route 0.043ns (44.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      1.111ns (routing 0.581ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.644ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.111     2.472    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y151        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.511 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.027     2.537    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X39Y151        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.551 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.016     2.567    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1__2_n_0
    SLICE_X39Y151        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.250     2.224    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y151        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism              0.253     2.478    
    SLICE_X39Y151        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.524    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.214ns (routing 0.581ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.644ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.214     2.575    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X20Y180        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.613 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/Q
                         net (fo=1, routed)           0.065     2.678    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[34]
    SLICE_X20Y180        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.364     2.338    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X20Y180        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism              0.249     2.587    
    SLICE_X20Y180        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.633    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_project_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.335
Sources:            { project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         13.335      10.335     PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.335      12.045     BUFGCE_X0Y25   project_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         13.335      12.264     MMCM_X0Y1      project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y135  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X37Y135  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X37Y139  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y135  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y135  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y135  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y135  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X37Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_project_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.001ns  (logic 0.096ns (9.595%)  route 0.905ns (90.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.562ns (routing 0.701ns, distribution 0.861ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           0.890     0.890    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y97         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     0.986 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.015     1.001    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y97         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     2.436    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.460 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.562     4.022    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.033ns (6.550%)  route 0.471ns (93.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.086ns (routing 0.463ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           0.465     0.465    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y97         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.498 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.006     0.504    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y97         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.086     2.063    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_project_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.089ns (7.886%)  route 1.040ns (92.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.822ns (routing 0.970ns, distribution 0.852ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           0.890     0.890    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y97         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     0.979 r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150     1.129    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y97         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     2.433    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.457 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.822     4.279    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.035ns (6.343%)  route 0.517ns (93.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.273ns (routing 0.644ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           0.465     0.465    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y97         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.500 r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.052     0.552    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y97         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.273     2.247    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_project_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 0.158ns (9.285%)  route 1.544ns (90.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.578ns (routing 0.701ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           1.514     1.514    project_1_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X37Y99         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     1.672 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.030     1.702    project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y99         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     2.436    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.460 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.578     4.038    project_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y99         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.061ns (7.013%)  route 0.809ns (92.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.100ns (routing 0.463ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.800     0.800    project_1_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X37Y99         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.061     0.861 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.009     0.870    project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y99         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.100     2.077    project_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y99         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_project_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.088ns (5.903%)  route 1.403ns (94.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.838ns (routing 0.970ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           1.337     1.337    project_1_i/proc_sys_reset_2/U0/EXT_LPF/dcm_locked
    SLICE_X40Y100        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     1.425 r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.066     1.491    project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0__0
    SLICE_X40Y100        FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     2.433    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.457 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.838     4.295    project_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y100        FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.035ns (4.583%)  route 0.729ns (95.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.284ns (routing 0.644ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.705     0.705    project_1_i/proc_sys_reset_2/U0/EXT_LPF/dcm_locked
    SLICE_X40Y100        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     0.740 r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.024     0.764    project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0__0
    SLICE_X40Y100        FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.284     2.258    project_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y100        FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/C





