Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /BLIND_PATH/PROGETTO_RETI_LOGICHE/XilinxVerifica/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -sv --relax --mt 8 -L xil_defaultlib -L unimacro_ver -L secureip -L unisims_ver --snapshot target_behav project_tb -log elaborate.log --debug all --timescale 1ns/100ps 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package work.constants
Compiling architecture behavioral of entity work.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity work.project_tb
Built simulation snapshot target_behav
