# Generated by CMake, DO NOT EDIT
# Custom rules for ARMCommonTableGen
.SUFFIXES: 
all: \
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenAsmMatcher.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenAsmWriter.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenCallingConv.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenDAGISel.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenFastISel.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenGlobalISel.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenInstrInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenRegisterBank.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenRegisterInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenSystemRegister.inc


/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenAsmMatcher.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenAsmMatcher.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-asm-matcher -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenAsmMatcher.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenAsmWriter.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenAsmWriter.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-asm-writer -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenAsmWriter.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenCallingConv.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenCallingConv.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-callingconv -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenCallingConv.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenDAGISel.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenDAGISel.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-dag-isel -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenDAGISel.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenDisassemblerTables.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-disassembler -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenFastISel.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenFastISel.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-fast-isel -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenFastISel.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenGlobalISel.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenGlobalISel.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-global-isel -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenGlobalISel.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenInstrInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenInstrInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-instr-info -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenInstrInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenMCCodeEmitter.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-emitter -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenMCPseudoLowering.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-pseudo-lowering -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenRegisterBank.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenRegisterBank.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-register-bank -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenRegisterBank.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenRegisterInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenRegisterInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-register-info -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenRegisterInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenSubtargetInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-subtarget -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenSystemRegister.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrMVE.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleR52.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARMSystemRegister.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenSystemRegister.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/MinSizeRel/bin/llvm-tblgen -gen-searchable-tables -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/ARM/ARM.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/ARM/ARMGenSystemRegister.inc
