
---------- Begin Simulation Statistics ----------
final_tick                               185433648489                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134610                       # Simulator instruction rate (inst/s)
host_mem_usage                                4390400                       # Number of bytes of host memory used
host_op_rate                                   256582                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   742.89                       # Real time elapsed on the host
host_tick_rate                              249612051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     190611788                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.185434                       # Number of seconds simulated
sim_ticks                                185433648489                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  138                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               118                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               174                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 53                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             138                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               85                       # Number of indirect misses.
system.cpu.branchPred.lookups                     174                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     190611788                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.780115                       # CPI: cycles per instruction
system.cpu.discardedOps                      36123482                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    28323484                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           530                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    19982057                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           436                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                182                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3416517                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.359697                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    39245359                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           200                       # TLB misses on write requests
system.cpu.numCycles                        278011467                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              552410      0.29%      0.29% # Class of committed instruction
system.cpu.op_class_0::IntAlu               140271078     73.59%     73.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                 107954      0.06%     73.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  199767      0.10%     74.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                919922      0.48%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    32      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1922      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                1006045      0.53%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 732908      0.38%     75.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc               1808050      0.95%     76.39% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.39% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.39% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  535      0.00%     76.39% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.39% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.39% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd           1669801      0.88%     77.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            446986      0.23%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 3      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult          1096509      0.58%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.07% # Class of committed instruction
system.cpu.op_class_0::MemRead               21149591     11.10%     89.17% # Class of committed instruction
system.cpu.op_class_0::MemWrite              17144236      8.99%     98.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           2704084      1.42%     99.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           799949      0.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                190611788                       # Class of committed instruction
system.cpu.process.numSyscalls                    118                       # Number of system calls
system.cpu.tickCycles                       274594950                       # Number of cycles that the object actually ticked
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        44803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          786                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          90630                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              786                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         57982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6694                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19700                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4890                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26698                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6694                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        91374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        91374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  91374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      3397888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      3397888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3397888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33392                       # Request fanout histogram
system.membus.reqLayer2.occupancy            91233594                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy          126544907                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18114                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         52332                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             17672                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              27713                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             27713                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18114                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        13684                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       122773                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  136457                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       302848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4718528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5021376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             25201                       # Total snoops (count)
system.l2bus.snoopTraffic                     1260800                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              71028                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.011151                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.105006                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    70236     98.88%     98.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                      792      1.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                71028                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            82231095                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            103981298                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             9468732                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           667                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    185433648489                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39240627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39240627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39240627                       # number of overall hits
system.cpu.icache.overall_hits::total        39240627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4732                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4732                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4732                       # number of overall misses
system.cpu.icache.overall_misses::total          4732                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    253791499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    253791499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    253791499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    253791499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39245359                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39245359                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39245359                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39245359                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000121                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000121                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53633.030220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53633.030220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53633.030220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53633.030220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4732                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4732                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4732                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4732                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    250635255                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    250635255                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    250635255                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    250635255                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52966.030220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52966.030220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52966.030220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52966.030220                       # average overall mshr miss latency
system.cpu.icache.replacements                   4220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39240627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39240627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4732                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4732                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    253791499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    253791499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39245359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39245359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53633.030220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53633.030220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4732                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4732                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    250635255                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    250635255                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52966.030220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52966.030220                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.887904                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39245359                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4732                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8293.609256                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.887904                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         313967604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        313967604                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          10672                       # Clock period in ticks
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45969172                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45969172                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45969172                       # number of overall hits
system.cpu.dcache.overall_hits::total        45969172                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65630                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65630                       # number of overall misses
system.cpu.dcache.overall_misses::total         65630                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4579189117                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4579189117                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4579189117                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4579189117                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46034802                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46034802                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46034802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46034802                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001426                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001426                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001426                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001426                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69772.803855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69772.803855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69772.803855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69772.803855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32632                       # number of writebacks
system.cpu.dcache.writebacks::total             32632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24535                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24535                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        41095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        41095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        41095                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        41095                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2814333130                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2814333130                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2814333130                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2814333130                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000893                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68483.589974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68483.589974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68483.589974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68483.589974                       # average overall mshr miss latency
system.cpu.dcache.replacements                  40583                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28064330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28064330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    605106402                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    605106402                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28081283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28081283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35693.175367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35693.175367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    502573828                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    502573828                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37555.957854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37555.957854                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     17904842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17904842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        48677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        48677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3974082715                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3974082715                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17953519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17953519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81641.898946                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81641.898946                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        27713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2311759302                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2311759302                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83417.865334                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83417.865334                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.838905                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46010267                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             41095                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1119.607422                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184092                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.838905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         368319511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        368319511                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.l2cache.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2055                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           10380                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               12435                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2055                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          10380                       # number of overall hits
system.l2cache.overall_hits::total              12435                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2677                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         30715                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             33392                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2677                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        30715                       # number of overall misses
system.l2cache.overall_misses::total            33392                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    215528377                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2585279994                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2800808371                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    215528377                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2585279994                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2800808371                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         4732                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        41095                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           45827                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4732                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        41095                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          45827                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.565723                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.747415                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.728653                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.565723                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.747415                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.728653                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 80511.160628                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 84169.949341                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83876.628264                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 80511.160628                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 84169.949341                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83876.628264                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          19700                       # number of writebacks
system.l2cache.writebacks::total                19700                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2677                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        30715                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        33392                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2677                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        30715                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        33392                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    179817197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2175541894                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2355359091                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    179817197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2175541894                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2355359091                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.565723                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.747415                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.728653                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.565723                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.747415                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.728653                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 67171.160628                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 70829.949341                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70536.628264                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 67171.160628                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 70829.949341                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70536.628264                       # average overall mshr miss latency
system.l2cache.replacements                     25201                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        32632                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        32632                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        32632                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        32632                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          175                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          175                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1015                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1015                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        26698                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          26698                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2242079813                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2242079813                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        27713                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        27713                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.963375                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.963375                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 83979.317290                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 83979.317290                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        26698                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        26698                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1885928493                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1885928493                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.963375                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.963375                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 70639.317290                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 70639.317290                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2055                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         9365                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        11420                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2677                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4017                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         6694                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    215528377                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    343200181                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    558728558                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4732                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        13382                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18114                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.565723                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.300179                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.369548                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 80511.160628                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 85436.938262                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83467.068718                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2677                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4017                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         6694                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    179817197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    289613401                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    469430598                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.565723                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.300179                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.369548                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67171.160628                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72096.938262                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70127.068718                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7989.431433                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  90449                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33393                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.708622                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                74704                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.098594                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   355.391067                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  7633.941772                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000012                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.043383                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.931878                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.975272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         7638                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1483377                       # Number of tag accesses
system.l2cache.tags.data_accesses             1483377                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 185433648489                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          171328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1965760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2137088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       171328                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         171328                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1260800                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1260800                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2677                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            30715                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                33392                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         19700                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               19700                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             923932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10600881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11524812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        923932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            923932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         6799198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               6799198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         6799198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            923932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10600881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              18324010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     19700.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2677.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     30715.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.017168573814                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1167                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1167                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               133393                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               18551                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        33392                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       19700                       # Number of write requests accepted
system.mem_ctrl.readBursts                      33392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     19700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2067                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1903                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1733                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1847                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1975                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2278                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2075                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2066                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1182                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1260                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1275                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1378                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1310                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1168                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1218                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1299                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1280                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1216                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1291                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1233                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1143                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1143                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1156                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1122                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.50                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     355790120                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   166960000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                981890120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10654.95                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29404.95                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     21093                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    16832                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  63.17                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 85.44                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  33392                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 19700                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    32959                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      417                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       16                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     502                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     502                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1167                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1168                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1167                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1167                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1167                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1167                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1167                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1167                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        15140                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     224.317041                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    116.272295                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    315.530610                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         10516     69.46%     69.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1159      7.66%     77.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          618      4.08%     81.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          456      3.01%     84.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          282      1.86%     86.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          221      1.46%     87.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          115      0.76%     88.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          237      1.57%     89.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         1536     10.15%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         15140                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1167                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       28.603256                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      19.181293                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     216.780025                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           1163     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            3      0.26%     99.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7168-7423            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1167                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1167                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.858612                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.829843                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.990379                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               666     57.07%     57.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               501     42.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1167                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2137088                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1259136                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2137088                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1260800                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         11.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          6.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      11.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       6.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.14                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   185431506752                       # Total gap between requests
system.mem_ctrl.avgGap                     3492644.97                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       171328                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1965760                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1259136                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 923931.559326263494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10600880.778747173026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 6790223.944036199711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2677                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        30715                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        19700                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     69498945                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    912391175                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 3989432165249                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25961.50                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29705.07                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 202509246.97                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     71.43                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              58433760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              31054485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            123943260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            50028480                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      14637651600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       12775199670                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       60448458240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         88124769495                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         475.236130                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 157004572135                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   6191900000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  22237176354                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              49672980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              26401815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            114475620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            52669800                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      14637651600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       10558149330                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       62315448000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         87754469145                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         473.239187                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 161885829361                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   6191900000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  17355919128                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
