# MyLogic - HÆ°á»›ng Dáº«n Nhanh (Quick Start)

## ğŸ“‹ Má»¥c Lá»¥c
1. [Giá»›i Thiá»‡u](#giá»›i-thiá»‡u)
2. [CÃ i Äáº·t](#cÃ i-Ä‘áº·t)
3. [CÃ¡ch Cháº¡y CÆ¡ Báº£n](#cÃ¡ch-cháº¡y-cÆ¡-báº£n)
4. [CÃ¡c TÃ­nh NÄƒng ChÃ­nh](#cÃ¡c-tÃ­nh-nÄƒng-chÃ­nh)
5. [VÃ­ Dá»¥ Thá»±c Táº¿](#vÃ­-dá»¥-thá»±c-táº¿)

---

## ğŸ¯ Giá»›i Thiá»‡u

**MyLogic** lÃ  cÃ´ng cá»¥ EDA (Electronic Design Automation) toÃ n diá»‡n cho:
- Parse Verilog HDL
- Tá»‘i Æ°u hÃ³a máº¡ch logic (Synthesis)
- MÃ´ phá»ng (Simulation)
- Technology Mapping
- PhÃ¢n tÃ­ch timing, placement, routing

---

## ğŸ’¾ CÃ i Äáº·t

### 1. Kiá»ƒm Tra Python

```bash
python --version
# YÃªu cáº§u: Python 3.7+
```

### 2. CÃ i Äáº·t Dependencies

```bash
cd D:\DO_AN_2\Mylogic
pip install -r requirements.txt
```

### 3. Kiá»ƒm Tra CÃ i Äáº·t

```bash
python mylogic.py --version
python mylogic.py --check-deps
```

**Output mong Ä‘á»£i:**
```
Checking dependencies...
[OK] NumPy is available
[OK] Matplotlib is available
[WARNING] Graphviz not available - DOT output disabled
```

---

## ğŸš€ CÃ¡ch Cháº¡y CÆ¡ Báº£n

### ğŸ“Œ Method 1: Cháº¡y Nhanh vá»›i File Verilog

```bash
# Parse vÃ  xem thá»‘ng kÃª
python mylogic.py --file examples/full_adder.v
```

Trong shell, gÃµ:
```
mylogic> stats
mylogic> exit
```

### ğŸ“Œ Method 2: Synthesis Tá»± Äá»™ng (Khuyáº¿n Nghá»‹)

```bash
# Cháº¡y toÃ n bá»™ optimization flow
python mylogic.py -f examples/full_adder.v -s standard
```

**Output:**
```
[1/3] Parsing Verilog...
  Loaded 9 nodes

[2/3] Running complete synthesis flow (standard)...
>>> Starting Structural Hashing optimization...
[... optimization logs ...]

[3/3] Exporting results...
  Exported to: outputs\full_adder_synthesized_standard.json

SUMMARY
Original nodes: 9
Optimized nodes: 2
Reduction: 7 nodes (77.8%)
[SUCCESS] Synthesis completed!
```

### ğŸ“Œ Method 3: Shell TÆ°Æ¡ng TÃ¡c (Development Mode)

```bash
python mylogic.py
```

**Trong shell:**
```
mylogic> read examples/full_adder.v
mylogic> stats
mylogic> synthesis standard
mylogic> stats
mylogic> export_json output.json
mylogic> exit
```

---

## ğŸ› ï¸ CÃ¡c TÃ­nh NÄƒng ChÃ­nh

### 1. **Parse Verilog**

```bash
# CLI mode
python mylogic.py -f examples/full_adder.v

# Shell mode
mylogic> read examples/full_adder.v
mylogic> stats
```

### 2. **Complete Synthesis Flow** (5 bÆ°á»›c)

```bash
# Tá»± Ä‘á»™ng
python mylogic.py -f examples/full_adder.v -s standard

# Shell
mylogic> read examples/full_adder.v
mylogic> synthesis standard
```

**5 bÆ°á»›c optimization:**
1. **Strash** - Loáº¡i bá» nodes trÃ¹ng láº·p
2. **DCE** - Dead Code Elimination
3. **CSE** - Common Subexpression Elimination
4. **ConstProp** - Constant Propagation
5. **Balance** - Logic Balancing

### 3. **Cháº¡y Tá»«ng Optimization RiÃªng**

```bash
# Trong shell
mylogic> read examples/full_adder.v
mylogic> strash          # Structural Hashing
mylogic> stats
mylogic> dce             # Dead Code Elimination
mylogic> stats
mylogic> cse             # Common Subexpression Elimination
mylogic> stats
mylogic> constprop       # Constant Propagation
mylogic> stats
mylogic> balance         # Logic Balancing
mylogic> stats
```

### 4. **Simulation**

```bash
# Shell mode
mylogic> read examples/full_adder.v
mylogic> vsimulate       # Vector simulation
# Nháº­p test vectors khi Ä‘Æ°á»£c há»i
```

### 5. **Export Results**

```bash
# CLI mode - tá»± Ä‘á»™ng export
python mylogic.py -f examples/full_adder.v -s standard
# Káº¿t quáº£: outputs/full_adder_synthesized_standard.json

# Shell mode - manual export
mylogic> read examples/full_adder.v
mylogic> synthesis standard
mylogic> export_json my_output.json
```

---

## ğŸ’¡ VÃ­ Dá»¥ Thá»±c Táº¿

### VÃ­ Dá»¥ 1: Full Adder (CÆ¡ Báº£n)

```bash
# Cháº¡y synthesis vá»›i level standard
python mylogic.py -f examples/full_adder.v -s standard
```

**Káº¿t quáº£:**
- Input: 9 nodes
- Output: 2 nodes (giáº£m 77.8%)

### VÃ­ Dá»¥ 2: Comprehensive Combinational (Phá»©c Táº¡p)

```bash
# Cháº¡y synthesis vá»›i level aggressive
python mylogic.py -f examples/comprehensive_combinational.v -s aggressive
```

**Káº¿t quáº£:**
- Input: 56 nodes
- Output: 2 nodes (giáº£m 96.4%)

### VÃ­ Dá»¥ 3: Development Workflow

```bash
# BÆ°á»›c 1: Khá»Ÿi Ä‘á»™ng shell
python mylogic.py

# BÆ°á»›c 2: Load file
mylogic> read examples/full_adder.v

# BÆ°á»›c 3: Xem thÃ´ng tin ban Ä‘áº§u
mylogic> stats

# BÆ°á»›c 4: Cháº¡y tá»«ng optimization
mylogic> strash
mylogic> stats
mylogic> dce
mylogic> stats

# BÆ°á»›c 5: Export káº¿t quáº£
mylogic> export_json full_adder_optimized.json

# BÆ°á»›c 6: ThoÃ¡t
mylogic> exit
```

### VÃ­ Dá»¥ 4: Batch Processing

**Windows PowerShell:**
```powershell
Get-ChildItem examples\*.v | ForEach-Object {
    Write-Host "Processing: $($_.Name)"
    python mylogic.py -f $_.FullName -s standard
}
```

**Linux/Mac:**
```bash
for file in examples/*.v; do
    echo "Processing: $file"
    python mylogic.py -f "$file" -s standard
done
```

### VÃ­ Dá»¥ 5: Debug Mode

```bash
# Xem log chi tiáº¿t
python mylogic.py -f examples/full_adder.v -s standard --debug
```

---

## ğŸ“Š Optimization Levels

Chá»n level phÃ¹ há»£p vá»›i nhu cáº§u:

| Level | Tá»‘c Ä‘á»™ | Tá»‘i Æ°u | PhÃ¹ há»£p cho |
|-------|--------|--------|-------------|
| `basic` | âš¡âš¡âš¡ | â­ | Circuits nhá», test nhanh |
| `standard` | âš¡âš¡ | â­â­ | Háº§u háº¿t cases (khuyáº¿n nghá»‹) |
| `aggressive` | âš¡ | â­â­â­ | Circuits lá»›n, cáº§n tá»‘i Æ°u tá»‘i Ä‘a |

**VÃ­ dá»¥:**
```bash
python mylogic.py -f examples/full_adder.v -s basic       # Nhanh
python mylogic.py -f examples/full_adder.v -s standard    # Khuyáº¿n nghá»‹
python mylogic.py -f examples/full_adder.v -s aggressive  # Tá»‘i Ä‘a
```

---

## ğŸ“‚ Cáº¥u TrÃºc ThÆ° Má»¥c

```
Mylogic/
â”œâ”€â”€ mylogic.py              # Entry point chÃ­nh
â”œâ”€â”€ examples/               # File Verilog máº«u
â”‚   â”œâ”€â”€ full_adder.v
â”‚   â”œâ”€â”€ priority_encoder.v
â”‚   â””â”€â”€ comprehensive_combinational.v
â”œâ”€â”€ outputs/                # Káº¿t quáº£ synthesis (tá»± Ä‘á»™ng táº¡o)
â”œâ”€â”€ core/                   # Core algorithms
â”‚   â”œâ”€â”€ optimization/       # DCE, CSE, ConstProp, Balance
â”‚   â”œâ”€â”€ synthesis/          # Strash, Synthesis Flow
â”‚   â”œâ”€â”€ simulation/         # Arithmetic Simulation
â”‚   â””â”€â”€ vlsi_cad/          # BDD, SAT, Placement, Routing
â”œâ”€â”€ frontends/              # Verilog parser
â””â”€â”€ docs/                   # TÃ i liá»‡u chi tiáº¿t
```

---

## ğŸ“ Táº¥t Cáº£ Lá»‡nh Shell

Sau khi cháº¡y `python mylogic.py`, cÃ¡c lá»‡nh cÃ³ sáºµn:

### File Operations
```
read <file>              - Load Verilog file
export_json <file>       - Export netlist to JSON
```

### Analysis
```
stats                    - Hiá»ƒn thá»‹ thá»‘ng kÃª máº¡ch
vectors                  - Xem thÃ´ng tin vectors
nodes                    - Xem chi tiáº¿t nodes
wires                    - Xem chi tiáº¿t wires
```

### Simulation
```
simulate                 - Scalar simulation (1-bit)
vsimulate                - Vector simulation (n-bit)
```

### Optimization (Tá»«ng bÆ°á»›c)
```
strash                   - Structural Hashing
dce                      - Dead Code Elimination
cse                      - Common Subexpression Elimination
constprop                - Constant Propagation
balance                  - Logic Balancing
```

### Synthesis (ToÃ n bá»™)
```
synthesis <level>        - Complete synthesis flow
                          Levels: basic, standard, aggressive
```

### VLSI CAD
```
bdd                      - Binary Decision Diagram
sat                      - SAT Solver
verify                   - Equivalence Checking
place                    - Placement
route                    - Routing
timing                   - Timing Analysis
techmap                  - Technology Mapping
```

### Utility
```
help                     - Hiá»ƒn thá»‹ táº¥t cáº£ lá»‡nh
history                  - Xem lá»‹ch sá»­ lá»‡nh
clear                    - XÃ³a mÃ n hÃ¬nh
exit                     - ThoÃ¡t shell
```

---

## ğŸ†˜ Troubleshooting

### 1. Lá»—i: "No module named 'parsers'"

**Giáº£i phÃ¡p:**
```bash
# Äáº£m báº£o cháº¡y tá»« thÆ° má»¥c gá»‘c
cd D:\DO_AN_2\Mylogic
python mylogic.py
```

### 2. Lá»—i: "File not found"

**Giáº£i phÃ¡p:**
```bash
# Kiá»ƒm tra file tá»“n táº¡i
dir examples\full_adder.v  # Windows
ls examples/full_adder.v   # Linux/Mac

# DÃ¹ng Ä‘Æ°á»ng dáº«n Ä‘áº§y Ä‘á»§
python mylogic.py -f D:\DO_AN_2\Mylogic\examples\full_adder.v -s standard
```

### 3. Lá»—i: "No netlist loaded"

**Giáº£i phÃ¡p:**
```
# Trong shell, pháº£i load file trÆ°á»›c
mylogic> read examples/full_adder.v
mylogic> synthesis standard
```

### 4. Output file khÃ´ng tÃ¬m tháº¥y

**Giáº£i phÃ¡p:**
```bash
# File Ä‘Æ°á»£c lÆ°u trong outputs/
cd outputs
dir  # Windows
ls   # Linux/Mac
```

---

## ğŸ“š TÃ i Liá»‡u ThÃªm

- **SYNTHESIS_GUIDE.md** - HÆ°á»›ng dáº«n chi tiáº¿t vá» synthesis flow
- **README.md** - Tá»•ng quan vá» project
- **docs/** - TÃ i liá»‡u Ä‘áº§y Ä‘á»§ vá» algorithms vÃ  architecture

---

## ğŸ¯ Workflow Khuyáº¿n Nghá»‹

### Cho NgÆ°á»i Má»›i Báº¯t Äáº§u:

```bash
# 1. Test vá»›i file Ä‘Æ¡n giáº£n
python mylogic.py -f examples/full_adder.v -s standard

# 2. Kiá»ƒm tra output
type outputs\full_adder_synthesized_standard.json

# 3. Thá»­ shell mode
python mylogic.py
mylogic> read examples/full_adder.v
mylogic> stats
mylogic> help
mylogic> exit
```

### Cho Development:

```bash
# 1. Khá»Ÿi Ä‘á»™ng shell vá»›i file
python mylogic.py -f examples/comprehensive_combinational.v

# 2. Cháº¡y tá»«ng bÆ°á»›c vÃ  kiá»ƒm tra
mylogic> stats
mylogic> strash
mylogic> stats
mylogic> dce
mylogic> stats

# 3. Export káº¿t quáº£
mylogic> export_json dev_output.json
```

### Cho Production/Automation:

```bash
# Batch processing vá»›i script
for file in examples/*.v; do
    python mylogic.py -f "$file" -s aggressive
done
```

---

## âœ… Checklist Báº¯t Äáº§u

- [ ] CÃ i Ä‘áº·t Python 3.7+
- [ ] CÃ i Ä‘áº·t dependencies: `pip install -r requirements.txt`
- [ ] Kiá»ƒm tra version: `python mylogic.py --version`
- [ ] Cháº¡y test Ä‘áº§u tiÃªn: `python mylogic.py -f examples/full_adder.v -s standard`
- [ ] Xem output file: `type outputs\full_adder_synthesized_standard.json`
- [ ] Thá»­ shell mode: `python mylogic.py` â†’ `help` â†’ `exit`
- [ ] Äá»c SYNTHESIS_GUIDE.md Ä‘á»ƒ hiá»ƒu rÃµ hÆ¡n

---

**ChÃºc báº¡n sá»­ dá»¥ng MyLogic thÃ nh cÃ´ng! ğŸ‰**

Náº¿u gáº·p váº¥n Ä‘á», táº¡o issue trÃªn GitHub hoáº·c kiá»ƒm tra docs/ folder.

