#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17f1370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17f1500 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17e12d0 .functor NOT 1, L_0x185d980, C4<0>, C4<0>, C4<0>;
L_0x185d760 .functor XOR 2, L_0x185d600, L_0x185d6c0, C4<00>, C4<00>;
L_0x185d870 .functor XOR 2, L_0x185d760, L_0x185d7d0, C4<00>, C4<00>;
v0x18504f0_0 .net *"_ivl_10", 1 0, L_0x185d7d0;  1 drivers
v0x18505f0_0 .net *"_ivl_12", 1 0, L_0x185d870;  1 drivers
v0x18506d0_0 .net *"_ivl_2", 1 0, L_0x1853810;  1 drivers
v0x1850790_0 .net *"_ivl_4", 1 0, L_0x185d600;  1 drivers
v0x1850870_0 .net *"_ivl_6", 1 0, L_0x185d6c0;  1 drivers
v0x18509a0_0 .net *"_ivl_8", 1 0, L_0x185d760;  1 drivers
v0x1850a80_0 .net "a", 0 0, v0x1849150_0;  1 drivers
v0x1850b20_0 .net "b", 0 0, v0x18491f0_0;  1 drivers
v0x1850bc0_0 .net "c", 0 0, v0x1849290_0;  1 drivers
v0x1850c60_0 .var "clk", 0 0;
v0x1850d00_0 .net "d", 0 0, v0x18493d0_0;  1 drivers
v0x1850da0_0 .net "out_pos_dut", 0 0, L_0x185d4a0;  1 drivers
v0x1850e40_0 .net "out_pos_ref", 0 0, L_0x1852370;  1 drivers
v0x1850ee0_0 .net "out_sop_dut", 0 0, L_0x1856930;  1 drivers
v0x1850f80_0 .net "out_sop_ref", 0 0, L_0x1823900;  1 drivers
v0x1851020_0 .var/2u "stats1", 223 0;
v0x18510c0_0 .var/2u "strobe", 0 0;
v0x1851160_0 .net "tb_match", 0 0, L_0x185d980;  1 drivers
v0x1851230_0 .net "tb_mismatch", 0 0, L_0x17e12d0;  1 drivers
v0x18512d0_0 .net "wavedrom_enable", 0 0, v0x18496a0_0;  1 drivers
v0x18513a0_0 .net "wavedrom_title", 511 0, v0x1849740_0;  1 drivers
L_0x1853810 .concat [ 1 1 0 0], L_0x1852370, L_0x1823900;
L_0x185d600 .concat [ 1 1 0 0], L_0x1852370, L_0x1823900;
L_0x185d6c0 .concat [ 1 1 0 0], L_0x185d4a0, L_0x1856930;
L_0x185d7d0 .concat [ 1 1 0 0], L_0x1852370, L_0x1823900;
L_0x185d980 .cmp/eeq 2, L_0x1853810, L_0x185d870;
S_0x17f1690 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17f1500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17e16b0 .functor AND 1, v0x1849290_0, v0x18493d0_0, C4<1>, C4<1>;
L_0x17e1a90 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x17e1e70 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x17e20f0 .functor AND 1, L_0x17e1a90, L_0x17e1e70, C4<1>, C4<1>;
L_0x17fbf00 .functor AND 1, L_0x17e20f0, v0x1849290_0, C4<1>, C4<1>;
L_0x1823900 .functor OR 1, L_0x17e16b0, L_0x17fbf00, C4<0>, C4<0>;
L_0x18517f0 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x1851860 .functor OR 1, L_0x18517f0, v0x18493d0_0, C4<0>, C4<0>;
L_0x1851970 .functor AND 1, v0x1849290_0, L_0x1851860, C4<1>, C4<1>;
L_0x1851a30 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x1851b00 .functor OR 1, L_0x1851a30, v0x18491f0_0, C4<0>, C4<0>;
L_0x1851b70 .functor AND 1, L_0x1851970, L_0x1851b00, C4<1>, C4<1>;
L_0x1851cf0 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x1851d60 .functor OR 1, L_0x1851cf0, v0x18493d0_0, C4<0>, C4<0>;
L_0x1851c80 .functor AND 1, v0x1849290_0, L_0x1851d60, C4<1>, C4<1>;
L_0x1851ef0 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x1851ff0 .functor OR 1, L_0x1851ef0, v0x18493d0_0, C4<0>, C4<0>;
L_0x18520b0 .functor AND 1, L_0x1851c80, L_0x1851ff0, C4<1>, C4<1>;
L_0x1852260 .functor XNOR 1, L_0x1851b70, L_0x18520b0, C4<0>, C4<0>;
v0x17e0c00_0 .net *"_ivl_0", 0 0, L_0x17e16b0;  1 drivers
v0x17e1000_0 .net *"_ivl_12", 0 0, L_0x18517f0;  1 drivers
v0x17e13e0_0 .net *"_ivl_14", 0 0, L_0x1851860;  1 drivers
v0x17e17c0_0 .net *"_ivl_16", 0 0, L_0x1851970;  1 drivers
v0x17e1ba0_0 .net *"_ivl_18", 0 0, L_0x1851a30;  1 drivers
v0x17e1f80_0 .net *"_ivl_2", 0 0, L_0x17e1a90;  1 drivers
v0x17e2200_0 .net *"_ivl_20", 0 0, L_0x1851b00;  1 drivers
v0x18476c0_0 .net *"_ivl_24", 0 0, L_0x1851cf0;  1 drivers
v0x18477a0_0 .net *"_ivl_26", 0 0, L_0x1851d60;  1 drivers
v0x1847880_0 .net *"_ivl_28", 0 0, L_0x1851c80;  1 drivers
v0x1847960_0 .net *"_ivl_30", 0 0, L_0x1851ef0;  1 drivers
v0x1847a40_0 .net *"_ivl_32", 0 0, L_0x1851ff0;  1 drivers
v0x1847b20_0 .net *"_ivl_36", 0 0, L_0x1852260;  1 drivers
L_0x7fc2ba4ad018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1847be0_0 .net *"_ivl_38", 0 0, L_0x7fc2ba4ad018;  1 drivers
v0x1847cc0_0 .net *"_ivl_4", 0 0, L_0x17e1e70;  1 drivers
v0x1847da0_0 .net *"_ivl_6", 0 0, L_0x17e20f0;  1 drivers
v0x1847e80_0 .net *"_ivl_8", 0 0, L_0x17fbf00;  1 drivers
v0x1847f60_0 .net "a", 0 0, v0x1849150_0;  alias, 1 drivers
v0x1848020_0 .net "b", 0 0, v0x18491f0_0;  alias, 1 drivers
v0x18480e0_0 .net "c", 0 0, v0x1849290_0;  alias, 1 drivers
v0x18481a0_0 .net "d", 0 0, v0x18493d0_0;  alias, 1 drivers
v0x1848260_0 .net "out_pos", 0 0, L_0x1852370;  alias, 1 drivers
v0x1848320_0 .net "out_sop", 0 0, L_0x1823900;  alias, 1 drivers
v0x18483e0_0 .net "pos0", 0 0, L_0x1851b70;  1 drivers
v0x18484a0_0 .net "pos1", 0 0, L_0x18520b0;  1 drivers
L_0x1852370 .functor MUXZ 1, L_0x7fc2ba4ad018, L_0x1851b70, L_0x1852260, C4<>;
S_0x1848620 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17f1500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1849150_0 .var "a", 0 0;
v0x18491f0_0 .var "b", 0 0;
v0x1849290_0 .var "c", 0 0;
v0x1849330_0 .net "clk", 0 0, v0x1850c60_0;  1 drivers
v0x18493d0_0 .var "d", 0 0;
v0x18494c0_0 .var/2u "fail", 0 0;
v0x1849560_0 .var/2u "fail1", 0 0;
v0x1849600_0 .net "tb_match", 0 0, L_0x185d980;  alias, 1 drivers
v0x18496a0_0 .var "wavedrom_enable", 0 0;
v0x1849740_0 .var "wavedrom_title", 511 0;
E_0x17efce0/0 .event negedge, v0x1849330_0;
E_0x17efce0/1 .event posedge, v0x1849330_0;
E_0x17efce0 .event/or E_0x17efce0/0, E_0x17efce0/1;
S_0x1848950 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1848620;
 .timescale -12 -12;
v0x1848b90_0 .var/2s "i", 31 0;
E_0x17efb80 .event posedge, v0x1849330_0;
S_0x1848c90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1848620;
 .timescale -12 -12;
v0x1848e90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1848f70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1848620;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1849920 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17f1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1852520 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x18525b0 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x1852750 .functor AND 1, L_0x1852520, L_0x18525b0, C4<1>, C4<1>;
L_0x1852860 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x1852a10 .functor AND 1, L_0x1852750, L_0x1852860, C4<1>, C4<1>;
L_0x1852b20 .functor NOT 1, v0x18493d0_0, C4<0>, C4<0>, C4<0>;
L_0x1852ce0 .functor AND 1, L_0x1852a10, L_0x1852b20, C4<1>, C4<1>;
L_0x1852df0 .functor NOT 1, L_0x1852ce0, C4<0>, C4<0>, C4<0>;
L_0x1852f00 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x1853080 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x1853150 .functor AND 1, L_0x1852f00, L_0x1853080, C4<1>, C4<1>;
L_0x1853210 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x18532f0 .functor AND 1, L_0x1853150, L_0x1853210, C4<1>, C4<1>;
L_0x1853400 .functor AND 1, L_0x18532f0, v0x18493d0_0, C4<1>, C4<1>;
L_0x1853280 .functor NOT 1, L_0x1853400, C4<0>, C4<0>, C4<0>;
L_0x1853590 .functor AND 1, L_0x1852df0, L_0x1853280, C4<1>, C4<1>;
L_0x1853730 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x18537a0 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x18538b0 .functor AND 1, L_0x1853730, L_0x18537a0, C4<1>, C4<1>;
L_0x18539c0 .functor AND 1, L_0x18538b0, v0x1849290_0, C4<1>, C4<1>;
L_0x1853b30 .functor NOT 1, v0x18493d0_0, C4<0>, C4<0>, C4<0>;
L_0x1853ba0 .functor AND 1, L_0x18539c0, L_0x1853b30, C4<1>, C4<1>;
L_0x1853d70 .functor NOT 1, L_0x1853ba0, C4<0>, C4<0>, C4<0>;
L_0x1853e30 .functor AND 1, L_0x1853590, L_0x1853d70, C4<1>, C4<1>;
L_0x1854010 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x1854080 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x18541d0 .functor AND 1, L_0x1854010, L_0x1854080, C4<1>, C4<1>;
L_0x18542e0 .functor AND 1, L_0x18541d0, v0x1849290_0, C4<1>, C4<1>;
L_0x1854490 .functor AND 1, L_0x18542e0, v0x18493d0_0, C4<1>, C4<1>;
L_0x1854550 .functor NOT 1, L_0x1854490, C4<0>, C4<0>, C4<0>;
L_0x1854710 .functor AND 1, L_0x1853e30, L_0x1854550, C4<1>, C4<1>;
L_0x1854820 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x18549a0 .functor AND 1, L_0x1854820, v0x18491f0_0, C4<1>, C4<1>;
L_0x1854a60 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x1854bf0 .functor AND 1, L_0x18549a0, L_0x1854a60, C4<1>, C4<1>;
L_0x1854d00 .functor NOT 1, v0x18493d0_0, C4<0>, C4<0>, C4<0>;
L_0x1854ea0 .functor AND 1, L_0x1854bf0, L_0x1854d00, C4<1>, C4<1>;
L_0x1854fb0 .functor NOT 1, L_0x1854ea0, C4<0>, C4<0>, C4<0>;
L_0x1854d70 .functor AND 1, L_0x1854710, L_0x1854fb0, C4<1>, C4<1>;
L_0x18551b0 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x1855370 .functor AND 1, L_0x18551b0, v0x18491f0_0, C4<1>, C4<1>;
L_0x1855430 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x1855600 .functor AND 1, L_0x1855370, L_0x1855430, C4<1>, C4<1>;
L_0x1855710 .functor AND 1, L_0x1855600, v0x18493d0_0, C4<1>, C4<1>;
L_0x1855940 .functor NOT 1, L_0x1855710, C4<0>, C4<0>, C4<0>;
L_0x1855a00 .functor AND 1, L_0x1854d70, L_0x1855940, C4<1>, C4<1>;
L_0x1855c90 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x1855d00 .functor AND 1, v0x1849150_0, L_0x1855c90, C4<1>, C4<1>;
L_0x1855f50 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x1855fc0 .functor AND 1, L_0x1855d00, L_0x1855f50, C4<1>, C4<1>;
L_0x1856270 .functor NOT 1, v0x18493d0_0, C4<0>, C4<0>, C4<0>;
L_0x18562e0 .functor AND 1, L_0x1855fc0, L_0x1856270, C4<1>, C4<1>;
L_0x18565a0 .functor NOT 1, L_0x18562e0, C4<0>, C4<0>, C4<0>;
L_0x1856660 .functor AND 1, L_0x1855a00, L_0x18565a0, C4<1>, C4<1>;
L_0x1856930 .functor NOT 1, L_0x1856660, C4<0>, C4<0>, C4<0>;
L_0x1856a40 .functor OR 1, v0x1849150_0, v0x18491f0_0, C4<0>, C4<0>;
L_0x1856c80 .functor OR 1, L_0x1856a40, v0x1849290_0, C4<0>, C4<0>;
L_0x1856d40 .functor OR 1, L_0x1856c80, v0x18493d0_0, C4<0>, C4<0>;
L_0x1856fe0 .functor OR 1, v0x1849150_0, v0x18491f0_0, C4<0>, C4<0>;
L_0x1857050 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x18574c0 .functor OR 1, L_0x1856fe0, L_0x1857050, C4<0>, C4<0>;
L_0x18575d0 .functor OR 1, L_0x18574c0, v0x18493d0_0, C4<0>, C4<0>;
L_0x1857aa0 .functor AND 1, L_0x1856d40, L_0x18575d0, C4<1>, C4<1>;
L_0x1857bb0 .functor OR 1, v0x1849150_0, v0x18491f0_0, C4<0>, C4<0>;
L_0x1858040 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x18580b0 .functor OR 1, L_0x1857bb0, L_0x1858040, C4<0>, C4<0>;
L_0x18583e0 .functor NOT 1, v0x18493d0_0, C4<0>, C4<0>, C4<0>;
L_0x1858450 .functor OR 1, L_0x18580b0, L_0x18583e0, C4<0>, C4<0>;
L_0x1858790 .functor AND 1, L_0x1857aa0, L_0x1858450, C4<1>, C4<1>;
L_0x18588a0 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x1858b50 .functor OR 1, v0x1849150_0, L_0x18588a0, C4<0>, C4<0>;
L_0x1858c10 .functor OR 1, L_0x1858b50, v0x1849290_0, C4<0>, C4<0>;
L_0x1858f20 .functor OR 1, L_0x1858c10, v0x18493d0_0, C4<0>, C4<0>;
L_0x1858fe0 .functor AND 1, L_0x1858790, L_0x1858f20, C4<1>, C4<1>;
L_0x1859350 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x18593c0 .functor OR 1, L_0x1859350, v0x18491f0_0, C4<0>, C4<0>;
L_0x18596f0 .functor OR 1, L_0x18593c0, v0x1849290_0, C4<0>, C4<0>;
L_0x18597b0 .functor OR 1, L_0x18596f0, v0x18493d0_0, C4<0>, C4<0>;
L_0x1859af0 .functor AND 1, L_0x1858fe0, L_0x18597b0, C4<1>, C4<1>;
L_0x1859c00 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x1859f00 .functor OR 1, L_0x1859c00, v0x18491f0_0, C4<0>, C4<0>;
L_0x1859fc0 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x185a2d0 .functor OR 1, L_0x1859f00, L_0x1859fc0, C4<0>, C4<0>;
L_0x185a3e0 .functor OR 1, L_0x185a2d0, v0x18493d0_0, C4<0>, C4<0>;
L_0x185a750 .functor AND 1, L_0x1859af0, L_0x185a3e0, C4<1>, C4<1>;
L_0x185a860 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x185ab90 .functor OR 1, L_0x185a860, v0x18491f0_0, C4<0>, C4<0>;
L_0x185ac50 .functor NOT 1, v0x1849290_0, C4<0>, C4<0>, C4<0>;
L_0x185af90 .functor OR 1, L_0x185ab90, L_0x185ac50, C4<0>, C4<0>;
L_0x185b0a0 .functor NOT 1, v0x18493d0_0, C4<0>, C4<0>, C4<0>;
L_0x185b3f0 .functor OR 1, L_0x185af90, L_0x185b0a0, C4<0>, C4<0>;
L_0x185b500 .functor AND 1, L_0x185a750, L_0x185b3f0, C4<1>, C4<1>;
L_0x185b900 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x185b970 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x185bce0 .functor OR 1, L_0x185b900, L_0x185b970, C4<0>, C4<0>;
L_0x185bdf0 .functor OR 1, L_0x185bce0, v0x1849290_0, C4<0>, C4<0>;
L_0x185c1c0 .functor OR 1, L_0x185bdf0, v0x18493d0_0, C4<0>, C4<0>;
L_0x185c280 .functor AND 1, L_0x185b500, L_0x185c1c0, C4<1>, C4<1>;
L_0x185c6b0 .functor NOT 1, v0x1849150_0, C4<0>, C4<0>, C4<0>;
L_0x185c720 .functor NOT 1, v0x18491f0_0, C4<0>, C4<0>, C4<0>;
L_0x185cac0 .functor OR 1, L_0x185c6b0, L_0x185c720, C4<0>, C4<0>;
L_0x185cbd0 .functor OR 1, L_0x185cac0, v0x1849290_0, C4<0>, C4<0>;
L_0x185cfd0 .functor NOT 1, v0x18493d0_0, C4<0>, C4<0>, C4<0>;
L_0x185d040 .functor OR 1, L_0x185cbd0, L_0x185cfd0, C4<0>, C4<0>;
L_0x185d4a0 .functor AND 1, L_0x185c280, L_0x185d040, C4<1>, C4<1>;
v0x1849ae0_0 .net *"_ivl_0", 0 0, L_0x1852520;  1 drivers
v0x1849bc0_0 .net *"_ivl_10", 0 0, L_0x1852b20;  1 drivers
v0x1849ca0_0 .net *"_ivl_100", 0 0, L_0x1856270;  1 drivers
v0x1849d90_0 .net *"_ivl_102", 0 0, L_0x18562e0;  1 drivers
v0x1849e70_0 .net *"_ivl_104", 0 0, L_0x18565a0;  1 drivers
v0x1849fa0_0 .net *"_ivl_106", 0 0, L_0x1856660;  1 drivers
v0x184a080_0 .net *"_ivl_110", 0 0, L_0x1856a40;  1 drivers
v0x184a160_0 .net *"_ivl_112", 0 0, L_0x1856c80;  1 drivers
v0x184a240_0 .net *"_ivl_114", 0 0, L_0x1856d40;  1 drivers
v0x184a3b0_0 .net *"_ivl_116", 0 0, L_0x1856fe0;  1 drivers
v0x184a490_0 .net *"_ivl_118", 0 0, L_0x1857050;  1 drivers
v0x184a570_0 .net *"_ivl_12", 0 0, L_0x1852ce0;  1 drivers
v0x184a650_0 .net *"_ivl_120", 0 0, L_0x18574c0;  1 drivers
v0x184a730_0 .net *"_ivl_122", 0 0, L_0x18575d0;  1 drivers
v0x184a810_0 .net *"_ivl_124", 0 0, L_0x1857aa0;  1 drivers
v0x184a8f0_0 .net *"_ivl_126", 0 0, L_0x1857bb0;  1 drivers
v0x184a9d0_0 .net *"_ivl_128", 0 0, L_0x1858040;  1 drivers
v0x184abc0_0 .net *"_ivl_130", 0 0, L_0x18580b0;  1 drivers
v0x184aca0_0 .net *"_ivl_132", 0 0, L_0x18583e0;  1 drivers
v0x184ad80_0 .net *"_ivl_134", 0 0, L_0x1858450;  1 drivers
v0x184ae60_0 .net *"_ivl_136", 0 0, L_0x1858790;  1 drivers
v0x184af40_0 .net *"_ivl_138", 0 0, L_0x18588a0;  1 drivers
v0x184b020_0 .net *"_ivl_14", 0 0, L_0x1852df0;  1 drivers
v0x184b100_0 .net *"_ivl_140", 0 0, L_0x1858b50;  1 drivers
v0x184b1e0_0 .net *"_ivl_142", 0 0, L_0x1858c10;  1 drivers
v0x184b2c0_0 .net *"_ivl_144", 0 0, L_0x1858f20;  1 drivers
v0x184b3a0_0 .net *"_ivl_146", 0 0, L_0x1858fe0;  1 drivers
v0x184b480_0 .net *"_ivl_148", 0 0, L_0x1859350;  1 drivers
v0x184b560_0 .net *"_ivl_150", 0 0, L_0x18593c0;  1 drivers
v0x184b640_0 .net *"_ivl_152", 0 0, L_0x18596f0;  1 drivers
v0x184b720_0 .net *"_ivl_154", 0 0, L_0x18597b0;  1 drivers
v0x184b800_0 .net *"_ivl_156", 0 0, L_0x1859af0;  1 drivers
v0x184b8e0_0 .net *"_ivl_158", 0 0, L_0x1859c00;  1 drivers
v0x184bbd0_0 .net *"_ivl_16", 0 0, L_0x1852f00;  1 drivers
v0x184bcb0_0 .net *"_ivl_160", 0 0, L_0x1859f00;  1 drivers
v0x184bd90_0 .net *"_ivl_162", 0 0, L_0x1859fc0;  1 drivers
v0x184be70_0 .net *"_ivl_164", 0 0, L_0x185a2d0;  1 drivers
v0x184bf50_0 .net *"_ivl_166", 0 0, L_0x185a3e0;  1 drivers
v0x184c030_0 .net *"_ivl_168", 0 0, L_0x185a750;  1 drivers
v0x184c110_0 .net *"_ivl_170", 0 0, L_0x185a860;  1 drivers
v0x184c1f0_0 .net *"_ivl_172", 0 0, L_0x185ab90;  1 drivers
v0x184c2d0_0 .net *"_ivl_174", 0 0, L_0x185ac50;  1 drivers
v0x184c3b0_0 .net *"_ivl_176", 0 0, L_0x185af90;  1 drivers
v0x184c490_0 .net *"_ivl_178", 0 0, L_0x185b0a0;  1 drivers
v0x184c570_0 .net *"_ivl_18", 0 0, L_0x1853080;  1 drivers
v0x184c650_0 .net *"_ivl_180", 0 0, L_0x185b3f0;  1 drivers
v0x184c730_0 .net *"_ivl_182", 0 0, L_0x185b500;  1 drivers
v0x184c810_0 .net *"_ivl_184", 0 0, L_0x185b900;  1 drivers
v0x184c8f0_0 .net *"_ivl_186", 0 0, L_0x185b970;  1 drivers
v0x184c9d0_0 .net *"_ivl_188", 0 0, L_0x185bce0;  1 drivers
v0x184cab0_0 .net *"_ivl_190", 0 0, L_0x185bdf0;  1 drivers
v0x184cb90_0 .net *"_ivl_192", 0 0, L_0x185c1c0;  1 drivers
v0x184cc70_0 .net *"_ivl_194", 0 0, L_0x185c280;  1 drivers
v0x184cd50_0 .net *"_ivl_196", 0 0, L_0x185c6b0;  1 drivers
v0x184ce30_0 .net *"_ivl_198", 0 0, L_0x185c720;  1 drivers
v0x184cf10_0 .net *"_ivl_2", 0 0, L_0x18525b0;  1 drivers
v0x184cff0_0 .net *"_ivl_20", 0 0, L_0x1853150;  1 drivers
v0x184d0d0_0 .net *"_ivl_200", 0 0, L_0x185cac0;  1 drivers
v0x184d1b0_0 .net *"_ivl_202", 0 0, L_0x185cbd0;  1 drivers
v0x184d290_0 .net *"_ivl_204", 0 0, L_0x185cfd0;  1 drivers
v0x184d370_0 .net *"_ivl_206", 0 0, L_0x185d040;  1 drivers
v0x184d450_0 .net *"_ivl_22", 0 0, L_0x1853210;  1 drivers
v0x184d530_0 .net *"_ivl_24", 0 0, L_0x18532f0;  1 drivers
v0x184d610_0 .net *"_ivl_26", 0 0, L_0x1853400;  1 drivers
v0x184d6f0_0 .net *"_ivl_28", 0 0, L_0x1853280;  1 drivers
v0x184dbe0_0 .net *"_ivl_30", 0 0, L_0x1853590;  1 drivers
v0x184dcc0_0 .net *"_ivl_32", 0 0, L_0x1853730;  1 drivers
v0x184dda0_0 .net *"_ivl_34", 0 0, L_0x18537a0;  1 drivers
v0x184de80_0 .net *"_ivl_36", 0 0, L_0x18538b0;  1 drivers
v0x184df60_0 .net *"_ivl_38", 0 0, L_0x18539c0;  1 drivers
v0x184e040_0 .net *"_ivl_4", 0 0, L_0x1852750;  1 drivers
v0x184e120_0 .net *"_ivl_40", 0 0, L_0x1853b30;  1 drivers
v0x184e200_0 .net *"_ivl_42", 0 0, L_0x1853ba0;  1 drivers
v0x184e2e0_0 .net *"_ivl_44", 0 0, L_0x1853d70;  1 drivers
v0x184e3c0_0 .net *"_ivl_46", 0 0, L_0x1853e30;  1 drivers
v0x184e4a0_0 .net *"_ivl_48", 0 0, L_0x1854010;  1 drivers
v0x184e580_0 .net *"_ivl_50", 0 0, L_0x1854080;  1 drivers
v0x184e660_0 .net *"_ivl_52", 0 0, L_0x18541d0;  1 drivers
v0x184e740_0 .net *"_ivl_54", 0 0, L_0x18542e0;  1 drivers
v0x184e820_0 .net *"_ivl_56", 0 0, L_0x1854490;  1 drivers
v0x184e900_0 .net *"_ivl_58", 0 0, L_0x1854550;  1 drivers
v0x184e9e0_0 .net *"_ivl_6", 0 0, L_0x1852860;  1 drivers
v0x184eac0_0 .net *"_ivl_60", 0 0, L_0x1854710;  1 drivers
v0x184eba0_0 .net *"_ivl_62", 0 0, L_0x1854820;  1 drivers
v0x184ec80_0 .net *"_ivl_64", 0 0, L_0x18549a0;  1 drivers
v0x184ed60_0 .net *"_ivl_66", 0 0, L_0x1854a60;  1 drivers
v0x184ee40_0 .net *"_ivl_68", 0 0, L_0x1854bf0;  1 drivers
v0x184ef20_0 .net *"_ivl_70", 0 0, L_0x1854d00;  1 drivers
v0x184f000_0 .net *"_ivl_72", 0 0, L_0x1854ea0;  1 drivers
v0x184f0e0_0 .net *"_ivl_74", 0 0, L_0x1854fb0;  1 drivers
v0x184f1c0_0 .net *"_ivl_76", 0 0, L_0x1854d70;  1 drivers
v0x184f2a0_0 .net *"_ivl_78", 0 0, L_0x18551b0;  1 drivers
v0x184f380_0 .net *"_ivl_8", 0 0, L_0x1852a10;  1 drivers
v0x184f460_0 .net *"_ivl_80", 0 0, L_0x1855370;  1 drivers
v0x184f540_0 .net *"_ivl_82", 0 0, L_0x1855430;  1 drivers
v0x184f620_0 .net *"_ivl_84", 0 0, L_0x1855600;  1 drivers
v0x184f700_0 .net *"_ivl_86", 0 0, L_0x1855710;  1 drivers
v0x184f7e0_0 .net *"_ivl_88", 0 0, L_0x1855940;  1 drivers
v0x184f8c0_0 .net *"_ivl_90", 0 0, L_0x1855a00;  1 drivers
v0x184f9a0_0 .net *"_ivl_92", 0 0, L_0x1855c90;  1 drivers
v0x184fa80_0 .net *"_ivl_94", 0 0, L_0x1855d00;  1 drivers
v0x184fb60_0 .net *"_ivl_96", 0 0, L_0x1855f50;  1 drivers
v0x184fc40_0 .net *"_ivl_98", 0 0, L_0x1855fc0;  1 drivers
v0x184fd20_0 .net "a", 0 0, v0x1849150_0;  alias, 1 drivers
v0x184fdc0_0 .net "b", 0 0, v0x18491f0_0;  alias, 1 drivers
v0x184feb0_0 .net "c", 0 0, v0x1849290_0;  alias, 1 drivers
v0x184ffa0_0 .net "d", 0 0, v0x18493d0_0;  alias, 1 drivers
v0x1850090_0 .net "out_pos", 0 0, L_0x185d4a0;  alias, 1 drivers
v0x1850150_0 .net "out_sop", 0 0, L_0x1856930;  alias, 1 drivers
S_0x18502d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17f1500;
 .timescale -12 -12;
E_0x17d69f0 .event anyedge, v0x18510c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18510c0_0;
    %nor/r;
    %assign/vec4 v0x18510c0_0, 0;
    %wait E_0x17d69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1848620;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18494c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1849560_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1848620;
T_4 ;
    %wait E_0x17efce0;
    %load/vec4 v0x1849600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18494c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1848620;
T_5 ;
    %wait E_0x17efb80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %wait E_0x17efb80;
    %load/vec4 v0x18494c0_0;
    %store/vec4 v0x1849560_0, 0, 1;
    %fork t_1, S_0x1848950;
    %jmp t_0;
    .scope S_0x1848950;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1848b90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1848b90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17efb80;
    %load/vec4 v0x1848b90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1848b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1848b90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1848620;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17efce0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18493d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1849290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18491f0_0, 0;
    %assign/vec4 v0x1849150_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18494c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1849560_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17f1500;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1850c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18510c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17f1500;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1850c60_0;
    %inv;
    %store/vec4 v0x1850c60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17f1500;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1849330_0, v0x1851230_0, v0x1850a80_0, v0x1850b20_0, v0x1850bc0_0, v0x1850d00_0, v0x1850f80_0, v0x1850ee0_0, v0x1850e40_0, v0x1850da0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17f1500;
T_9 ;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1851020_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17f1500;
T_10 ;
    %wait E_0x17efce0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1851020_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1851020_0, 4, 32;
    %load/vec4 v0x1851160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1851020_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1851020_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1851020_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1850f80_0;
    %load/vec4 v0x1850f80_0;
    %load/vec4 v0x1850ee0_0;
    %xor;
    %load/vec4 v0x1850f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1851020_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1851020_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1850e40_0;
    %load/vec4 v0x1850e40_0;
    %load/vec4 v0x1850da0_0;
    %xor;
    %load/vec4 v0x1850e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1851020_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1851020_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1851020_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/ece241_2013_q2/iter0/response0/top_module.sv";
