<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3441" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3441{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3441{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3441{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3441{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t5_3441{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_3441{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3441{left:70px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#t8_3441{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_3441{left:70px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_3441{left:70px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3441{left:70px;bottom:955px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tc_3441{left:70px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#td_3441{left:70px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3441{left:70px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3441{left:70px;bottom:880px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#tg_3441{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3441{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3441{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#tj_3441{left:70px;bottom:813px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tk_3441{left:70px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3441{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3441{left:70px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_3441{left:70px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#to_3441{left:70px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3441{left:70px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_3441{left:70px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tr_3441{left:70px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ts_3441{left:70px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_3441{left:70px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3441{left:70px;bottom:597px;letter-spacing:-0.16px;word-spacing:-0.64px;}
#tv_3441{left:70px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3441{left:70px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3441{left:70px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_3441{left:70px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3441{left:70px;bottom:506px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#t10_3441{left:70px;bottom:489px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t11_3441{left:70px;bottom:421px;letter-spacing:0.16px;}
#t12_3441{left:151px;bottom:421px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t13_3441{left:70px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_3441{left:70px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_3441{left:70px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t16_3441{left:70px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3441{left:70px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t18_3441{left:679px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t19_3441{left:780px;bottom:321px;letter-spacing:-0.08px;word-spacing:-0.54px;}
#t1a_3441{left:70px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3441{left:70px;bottom:287px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_3441{left:70px;bottom:270px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1d_3441{left:127px;bottom:270px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1e_3441{left:196px;bottom:270px;}
#t1f_3441{left:70px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1g_3441{left:70px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_3441{left:70px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3441{left:70px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1j_3441{left:212px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_3441{left:277px;bottom:195px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1l_3441{left:70px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1m_3441{left:70px;bottom:162px;letter-spacing:-0.15px;word-spacing:-1px;}
#t1n_3441{left:70px;bottom:145px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1o_3441{left:70px;bottom:128px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1p_3441{left:70px;bottom:111px;letter-spacing:-0.17px;word-spacing:-1.07px;}

.s1_3441{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3441{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3441{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3441{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3441{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3441" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3441Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3441" style="-webkit-user-select: none;"><object width="935" height="1210" data="3441/3441.svg" type="image/svg+xml" id="pdf3441" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3441" class="t s1_3441">Vol. 3A </span><span id="t2_3441" class="t s1_3441">12-5 </span>
<span id="t3_3441" class="t s2_3441">MEMORY CACHE CONTROL </span>
<span id="t4_3441" class="t s3_3441">line can be filled from memory with a 8-transfer burst transaction. The caches do not support partially-filled cache </span>
<span id="t5_3441" class="t s3_3441">lines, so caching even a single doubleword requires caching an entire line. </span>
<span id="t6_3441" class="t s3_3441">The L1 and L2 cache lines in the P6 family and Pentium processors are 32 bytes wide, with cache line reads from </span>
<span id="t7_3441" class="t s3_3441">system memory beginning on a 32-byte boundary (5 least-significant bits of a memory address clear.) A cache line </span>
<span id="t8_3441" class="t s3_3441">can be filled from memory with a 4-transfer burst transaction. Partially-filled cache lines are not supported. </span>
<span id="t9_3441" class="t s3_3441">The trace cache in processors based on Intel NetBurst microarchitecture is available in all execution modes: </span>
<span id="ta_3441" class="t s3_3441">protected mode, system management mode (SMM), and real-address mode. The L1,L2, and L3 caches are also </span>
<span id="tb_3441" class="t s3_3441">available in all execution modes; however, use of them must be handled carefully in SMM (see Section 32.4.2, </span>
<span id="tc_3441" class="t s3_3441">“SMRAM Caching”). </span>
<span id="td_3441" class="t s3_3441">The TLBs store the most recently used page-directory and page-table entries. They speed up memory accesses </span>
<span id="te_3441" class="t s3_3441">when paging is enabled by reducing the number of memory accesses that are required to read the page tables </span>
<span id="tf_3441" class="t s3_3441">stored in system memory. The TLBs are divided into four groups: instruction TLBs for 4-KByte pages, data TLBs for </span>
<span id="tg_3441" class="t s3_3441">4-KByte pages; instruction TLBs for large pages (2-MByte, 4-MByte or 1-GByte pages), and data TLBs for large </span>
<span id="th_3441" class="t s3_3441">pages. The TLBs are normally active only in protected mode with paging enabled. When paging is disabled or the </span>
<span id="ti_3441" class="t s3_3441">processor is in real-address mode, the TLBs maintain their contents until explicitly or implicitly flushed (see Section </span>
<span id="tj_3441" class="t s3_3441">12.9, “Invalidating the Translation Lookaside Buffers (TLBs)”). </span>
<span id="tk_3441" class="t s3_3441">Processors based on Intel Core microarchitectures implement one level of instruction TLB and two levels of data </span>
<span id="tl_3441" class="t s3_3441">TLB. Intel Core i7 processor provides a second-level unified TLB. </span>
<span id="tm_3441" class="t s3_3441">The store buffer is associated with the processors instruction execution units. It allows writes to system memory </span>
<span id="tn_3441" class="t s3_3441">and/or the internal caches to be saved and in some cases combined to optimize the processor’s bus accesses. The </span>
<span id="to_3441" class="t s3_3441">store buffer is always enabled in all execution modes. </span>
<span id="tp_3441" class="t s3_3441">The processor’s caches are for the most part transparent to software. When enabled, instructions and data flow </span>
<span id="tq_3441" class="t s3_3441">through these caches without the need for explicit software control. However, knowledge of the behavior of these </span>
<span id="tr_3441" class="t s3_3441">caches may be useful in optimizing software performance. For example, knowledge of cache dimensions and </span>
<span id="ts_3441" class="t s3_3441">replacement algorithms gives an indication of how large of a data structure can be operated on at once without </span>
<span id="tt_3441" class="t s3_3441">causing cache thrashing. </span>
<span id="tu_3441" class="t s3_3441">In multiprocessor systems, maintenance of cache consistency may, in rare circumstances, require intervention by </span>
<span id="tv_3441" class="t s3_3441">system software. For these rare cases, the processor provides privileged cache control instructions for use in </span>
<span id="tw_3441" class="t s3_3441">flushing caches and forcing memory ordering. </span>
<span id="tx_3441" class="t s3_3441">There are several instructions that software can use to improve the performance of the L1, L2, and L3 caches, </span>
<span id="ty_3441" class="t s3_3441">including the PREFETCHh, CLFLUSH, and CLFLUSHOPT instructions and the non-temporal move instructions </span>
<span id="tz_3441" class="t s3_3441">(MOVNTI, MOVNTQ, MOVNTDQ, MOVNTPS, and MOVNTPD). The use of these instructions are discussed in Section </span>
<span id="t10_3441" class="t s3_3441">12.5.5, “Cache Management Instructions.” </span>
<span id="t11_3441" class="t s4_3441">12.2 </span><span id="t12_3441" class="t s4_3441">CACHING TERMINOLOGY </span>
<span id="t13_3441" class="t s3_3441">IA-32 processors (beginning with the Pentium processor) and Intel 64 processors use the MESI (modified, exclu- </span>
<span id="t14_3441" class="t s3_3441">sive, shared, invalid) cache protocol to maintain consistency with internal caches and caches in other processors </span>
<span id="t15_3441" class="t s3_3441">(see Section 12.4, “Cache Control Protocol”). </span>
<span id="t16_3441" class="t s3_3441">When the processor recognizes that an operand being read from memory is cacheable, the processor reads an </span>
<span id="t17_3441" class="t s3_3441">entire cache line into the appropriate cache (L1, L2, L3, or all). This operation is called a </span><span id="t18_3441" class="t s5_3441">cache line fill</span><span id="t19_3441" class="t s3_3441">. If the </span>
<span id="t1a_3441" class="t s3_3441">memory location containing that operand is still cached the next time the processor attempts to access the </span>
<span id="t1b_3441" class="t s3_3441">operand, the processor can read the operand from the cache instead of going back to memory. This operation is </span>
<span id="t1c_3441" class="t s3_3441">called a </span><span id="t1d_3441" class="t s5_3441">cache hit</span><span id="t1e_3441" class="t s3_3441">. </span>
<span id="t1f_3441" class="t s3_3441">When the processor attempts to write an operand to a cacheable area of memory, it first checks if a cache line for </span>
<span id="t1g_3441" class="t s3_3441">that memory location exists in the cache. If a valid cache line does exist, the processor (depending on the write </span>
<span id="t1h_3441" class="t s3_3441">policy currently in force) can write the operand into the cache instead of writing it out to system memory. This </span>
<span id="t1i_3441" class="t s3_3441">operation is called a </span><span id="t1j_3441" class="t s5_3441">write hit</span><span id="t1k_3441" class="t s3_3441">. If a write misses the cache (that is, a valid cache line is not present for area of </span>
<span id="t1l_3441" class="t s3_3441">memory being written to), the processor performs a cache line fill, write allocation. Then it writes the operand into </span>
<span id="t1m_3441" class="t s3_3441">the cache line and (depending on the write policy currently in force) can also write it out to memory. If the operand </span>
<span id="t1n_3441" class="t s3_3441">is to be written out to memory, it is written first into the store buffer, and then written from the store buffer to </span>
<span id="t1o_3441" class="t s3_3441">memory when the system bus is available. (Note that for the Pentium processor, write misses do not result in a </span>
<span id="t1p_3441" class="t s3_3441">cache line fill; they always result in a write to memory. For this processor, only read misses result in cache line fills.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
