#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000202e4917fd0 .scope module, "main" "main" 2 1;
 .timescale 0 0;
P_00000202e4916220 .param/l "N" 0 2 2, +C4<00000000000000000000000000000010>;
v00000202e4972c70_0 .var/i "i", 31 0;
v00000202e4972630_0 .var/i "nfor", 31 0;
v00000202e49726d0_0 .var "s", 0 0;
v00000202e4972950_0 .var "x0", 1 0;
v00000202e4972a90_0 .var "x1", 1 0;
v00000202e4972770_0 .net "z", 1 0, L_00000202e49724f0;  1 drivers
S_00000202e4918370 .scope module, "mux" "MUX_2INnbit" 2 8, 3 1 0, S_00000202e4917fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "z";
    .port_info 1 /INPUT 2 "x0";
    .port_info 2 /INPUT 2 "x1";
    .port_info 3 /INPUT 1 "s";
P_00000202e4916260 .param/l "N" 0 3 2, +C4<00000000000000000000000000000010>;
v00000202e4924140_0 .net "s", 0 0, v00000202e49726d0_0;  1 drivers
v00000202e49241e0_0 .net "x0", 1 0, v00000202e4972950_0;  1 drivers
v00000202e4972310_0 .net "x1", 1 0, v00000202e4972a90_0;  1 drivers
v00000202e4972bd0_0 .net "z", 1 0, L_00000202e49724f0;  alias, 1 drivers
L_00000202e4972d10 .part v00000202e4972950_0, 0, 1;
L_00000202e4972090 .part v00000202e4972a90_0, 0, 1;
L_00000202e49724f0 .concat8 [ 1 1 0 0], L_00000202e49723b0, L_00000202e4972130;
L_00000202e49729f0 .part v00000202e4972950_0, 1, 1;
L_00000202e4972810 .part v00000202e4972a90_0, 1, 1;
S_00000202e48f2510 .scope generate, "genblk1[0]" "genblk1[0]" 3 5, 3 5 0, S_00000202e4918370;
 .timescale 0 0;
P_00000202e49162a0 .param/l "i" 0 3 5, +C4<00>;
S_00000202e48f26a0 .scope module, "mux" "MUX_1bit" 3 6, 4 1 0, S_00000202e48f2510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "s";
v00000202e48f2e90_0 .net "s", 0 0, v00000202e49726d0_0;  alias, 1 drivers
v00000202e49279b0_0 .net "x0", 0 0, L_00000202e4972d10;  1 drivers
v00000202e48f2830_0 .net "x1", 0 0, L_00000202e4972090;  1 drivers
v00000202e48f28d0_0 .net "z", 0 0, L_00000202e49723b0;  1 drivers
L_00000202e49723b0 .functor MUXZ 1, L_00000202e4972d10, L_00000202e4972090, v00000202e49726d0_0, C4<>;
S_00000202e4926e80 .scope generate, "genblk1[1]" "genblk1[1]" 3 5, 3 5 0, S_00000202e4918370;
 .timescale 0 0;
P_00000202e4915b20 .param/l "i" 0 3 5, +C4<01>;
S_00000202e4927010 .scope module, "mux" "MUX_1bit" 3 6, 4 1 0, S_00000202e4926e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "s";
v00000202e49271a0_0 .net "s", 0 0, v00000202e49726d0_0;  alias, 1 drivers
v00000202e4927240_0 .net "x0", 0 0, L_00000202e49729f0;  1 drivers
v00000202e4924000_0 .net "x1", 0 0, L_00000202e4972810;  1 drivers
v00000202e49240a0_0 .net "z", 0 0, L_00000202e4972130;  1 drivers
L_00000202e4972130 .functor MUXZ 1, L_00000202e49729f0, L_00000202e4972810, v00000202e49726d0_0, C4<>;
    .scope S_00000202e4917fd0;
T_0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000202e4972630_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000202e4917fd0;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "test_mux.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000202e4972950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000202e4972a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202e49726d0_0, 0, 1;
    %vpi_call 2 20 "$display", "(s x0 x1) => z" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202e4972c70_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000202e4972c70_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v00000202e4972630_0;
    %pow/s;
    %cmp/s;
    %jmp/0xz T_1.1, 5;
    %delay 2, 0;
    %load/vec4 v00000202e4972c70_0;
    %pad/s 5;
    %split/vec4 2;
    %store/vec4 v00000202e4972a90_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v00000202e4972950_0, 0, 2;
    %store/vec4 v00000202e49726d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 23 "$display", "(%b %b %b) => %b", v00000202e49726d0_0, v00000202e4972950_0, v00000202e4972a90_0, v00000202e4972770_0 {0 0 0};
    %load/vec4 v00000202e4972c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000202e4972c70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "main.v";
    "mux_2in_a_nbit.v";
    "mux_1bit.v";
