

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:300.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 300000000.000000:300000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000333333333333:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ebe5d78a7e7735a4d24d00f8ee6b8b64  /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/lud.gpu
Extracting PTX file and ptxas options    1: lud.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud.2.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/lud.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/lud.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/lud.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/lud.gpu
Extracting specific PTX file named lud.1.sm_30.ptx 
Extracting specific PTX file named lud.2.sm_30.ptx 
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/lud.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/updated_clocks/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x564a661a7aec, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud.2.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.2.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud.2.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=63, lmem=0, smem=3072, cmem=352
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x564a661a7962, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x564a661a77d8, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =512
Creating matrix internally size=512
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e0 (lud.2.sm_30.ptx:128) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (lud.2.sm_30.ptx:162) setp.gt.u32%p1, %r1, %r89;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (lud.2.sm_30.ptx:136) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x378 (lud.2.sm_30.ptx:151) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (lud.2.sm_30.ptx:167) @!%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (lud.2.sm_30.ptx:168) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (lud.2.sm_30.ptx:171) shl.b32 %r88, %r1, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x480 (lud.2.sm_30.ptx:192) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a0 (lud.2.sm_30.ptx:198) @%p8 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (lud.2.sm_30.ptx:200) ld.param.u64 %rd55, [_Z12lud_diagonalPfii_param_0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 29542
gpu_sim_insn = 19880
gpu_ipc =       0.6729
gpu_tot_sim_cycle = 29542
gpu_tot_sim_insn = 19880
gpu_tot_ipc =       0.6729
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.0015
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0468 GB/Sec
L2_BW_total  =       0.0468 GB/Sec
gpu_total_sim_rate=6626

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1672
	L1I_total_cache_misses = 12
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2949, 
gpgpu_n_tot_thrd_icount = 94368
gpgpu_n_tot_w_icount = 2949
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:34549	W0_Scoreboard:21584	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:311	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2949	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 96 {8:12,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 1920 {40:48,}
maxmflatency = 243 
max_icnt2mem_latency = 50 
maxmrqlatency = 9 
max_icnt2sh_latency = 7 
averagemflatency = 223 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 9 
mrq_lat_table:81 	6 	20 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	15 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       941         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2284         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4711         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6799         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7447         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     29048         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/9 = 12.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        243         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        239         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90987 n_nop=90946 n_act=4 n_pre=3 n_ref_event=94877550480976 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007474
n_activity=301 dram_eff=0.2259
bk0: 34a 90859i bk1: 0a 90984i bk2: 0a 90984i bk3: 0a 90984i bk4: 0a 90984i bk5: 0a 90986i bk6: 0a 90986i bk7: 0a 90987i bk8: 0a 90987i bk9: 0a 90987i bk10: 0a 90987i bk11: 0a 90988i bk12: 0a 90988i bk13: 0a 90990i bk14: 0a 90990i bk15: 0a 90990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000747 
total_CMD = 90987 
util_bw = 68 
Wasted_Col = 70 
Wasted_Row = 36 
Idle = 90813 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90987 
n_nop = 90946 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94877550480976 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 34 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00246189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90987 n_nop=90978 n_act=1 n_pre=0 n_ref_event=94877551327344 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001758
n_activity=61 dram_eff=0.2623
bk0: 8a 90965i bk1: 0a 90987i bk2: 0a 90987i bk3: 0a 90987i bk4: 0a 90987i bk5: 0a 90987i bk6: 0a 90987i bk7: 0a 90987i bk8: 0a 90987i bk9: 0a 90987i bk10: 0a 90987i bk11: 0a 90987i bk12: 0a 90987i bk13: 0a 90987i bk14: 0a 90987i bk15: 0a 90987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000176 
total_CMD = 90987 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 90954 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90987 
n_nop = 90978 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94877551327344 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000483586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90987 n_nop=90957 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006155
n_activity=185 dram_eff=0.3027
bk0: 8a 90965i bk1: 20a 90950i bk2: 0a 90986i bk3: 0a 90987i bk4: 0a 90987i bk5: 0a 90987i bk6: 0a 90987i bk7: 0a 90987i bk8: 0a 90987i bk9: 0a 90987i bk10: 0a 90987i bk11: 0a 90987i bk12: 0a 90987i bk13: 0a 90987i bk14: 0a 90987i bk15: 0a 90987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000615 
total_CMD = 90987 
util_bw = 56 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 90890 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90987 
n_nop = 90957 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101113
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90987 n_nop=90978 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001758
n_activity=61 dram_eff=0.2623
bk0: 8a 90963i bk1: 0a 90987i bk2: 0a 90987i bk3: 0a 90987i bk4: 0a 90987i bk5: 0a 90987i bk6: 0a 90987i bk7: 0a 90987i bk8: 0a 90987i bk9: 0a 90987i bk10: 0a 90987i bk11: 0a 90987i bk12: 0a 90987i bk13: 0a 90987i bk14: 0a 90987i bk15: 0a 90987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000176 
total_CMD = 90987 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 90953 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90987 
n_nop = 90978 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000527548
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90987 n_nop=90956 n_act=2 n_pre=1 n_ref_event=227392 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006155
n_activity=198 dram_eff=0.2828
bk0: 28a 90913i bk1: 0a 90986i bk2: 0a 90986i bk3: 0a 90986i bk4: 0a 90986i bk5: 0a 90987i bk6: 0a 90987i bk7: 0a 90987i bk8: 0a 90987i bk9: 0a 90987i bk10: 0a 90987i bk11: 0a 90987i bk12: 0a 90987i bk13: 0a 90988i bk14: 0a 90988i bk15: 0a 90988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000615 
total_CMD = 90987 
util_bw = 56 
Wasted_Col = 43 
Wasted_Row = 12 
Idle = 90876 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90987 
n_nop = 90956 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 227392 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142878
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90987 n_nop=90978 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001758
n_activity=61 dram_eff=0.2623
bk0: 8a 90963i bk1: 0a 90987i bk2: 0a 90987i bk3: 0a 90987i bk4: 0a 90987i bk5: 0a 90987i bk6: 0a 90987i bk7: 0a 90987i bk8: 0a 90987i bk9: 0a 90987i bk10: 0a 90987i bk11: 0a 90987i bk12: 0a 90987i bk13: 0a 90987i bk14: 0a 90987i bk15: 0a 90987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000176 
total_CMD = 90987 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 90953 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90987 
n_nop = 90978 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000439623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 20, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 144
L2_total_cache_misses = 114
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=144
icnt_total_pkts_simt_to_mem=59
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29787
	minimum = 5
	maximum = 12
Network latency average = 5.07979
	minimum = 5
	maximum = 6
Slowest packet = 139
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000235697
	minimum = 0 (at node 1)
	maximum = 0.0014894 (at node 0)
Accepted packet rate average = 0.000235697
	minimum = 0 (at node 1)
	maximum = 0.00487442 (at node 0)
Injected flit rate average = 0.000254503
	minimum = 0 (at node 1)
	maximum = 0.00199716 (at node 0)
Accepted flit rate average= 0.000254503
	minimum = 0 (at node 1)
	maximum = 0.00487442 (at node 0)
Injected packet length average = 1.07979
Accepted packet length average = 1.07979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29787 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.07979 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000235697 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0014894 (1 samples)
Accepted packet rate average = 0.000235697 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00487442 (1 samples)
Injected flit rate average = 0.000254503 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00199716 (1 samples)
Accepted flit rate average = 0.000254503 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00487442 (1 samples)
Injected packet size average = 1.07979 (1 samples)
Accepted packet size average = 1.07979 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 6626 (inst/sec)
gpgpu_simulation_rate = 9847 (cycle/sec)
gpgpu_silicon_slowdown = 30466x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x670 (lud.2.sm_30.ptx:277) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x678 (lud.2.sm_30.ptx:278) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (lud.2.sm_30.ptx:399) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa18 (lud.2.sm_30.ptx:396) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcc0 (lud.2.sm_30.ptx:485) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcc8 (lud.2.sm_30.ptx:486) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1930 (lud.2.sm_30.ptx:887) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1928 (lud.2.sm_30.ptx:884) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26a8 (lud.2.sm_30.ptx:1320) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26b0 (lud.2.sm_30.ptx:1321) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (lud.2.sm_30.ptx:1416) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2980 (lud.2.sm_30.ptx:1413) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (31,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 32949
gpu_sim_insn = 610080
gpu_ipc =      18.5159
gpu_tot_sim_cycle = 62491
gpu_tot_sim_insn = 629960
gpu_tot_ipc =      10.0808
gpu_tot_issued_cta = 32
gpu_occupancy = 4.3054% 
gpu_tot_occupancy = 4.1799% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1020
partiton_level_parallism_total  =       0.0545
partiton_level_parallism_util =       1.1655
partiton_level_parallism_util_total  =       1.1630
L2_BW  =       3.3477 GB/Sec
L2_BW_total  =       1.7872 GB/Sec
gpu_total_sim_rate=78745

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20582
	L1I_total_cache_misses = 2327
	L1I_total_cache_miss_rate = 0.1131
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189, Miss = 96, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 96, Miss_rate = 0.405, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[4]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[7]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[8]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[9]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[10]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[11]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[12]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[13]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_total_cache_accesses = 2480
	L1D_total_cache_misses = 1248
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 240
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.3158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 195
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18255
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2327
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1504
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20582

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4155, 1206, 
gpgpu_n_tot_thrd_icount = 1290720
gpgpu_n_tot_w_icount = 40335
gpgpu_n_stall_shd_mem = 7448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1232
gpgpu_n_mem_write_global = 976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 24064
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 202104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9108	W0_Idle:517303	W0_Scoreboard:480026	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837
single_issue_nums: WS0:22245	WS1:18090	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9856 {8:1232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70272 {72:976,}
traffic_breakdown_coretomem[INST_ACC_R] = 9448 {8:1181,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 197120 {40:4928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15616 {8:1952,}
traffic_breakdown_memtocore[INST_ACC_R] = 188960 {40:4724,}
maxmflatency = 257 
max_icnt2mem_latency = 126 
maxmrqlatency = 18 
max_icnt2sh_latency = 24 
averagemflatency = 180 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:1938 	68 	206 	397 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1208 	5700 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1109 	66 	20 	1935 	274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6394 	417 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	3 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        92        88        24         0        29         0        34         0        32         0        32         0         4         0         8         0 
dram[1]:        88        88         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        88        68         0        28         0        32         0        34         0         0         0        32         0         4         0         8 
dram[3]:        88        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        80        48        28         0        32         0        35         0         0         0        32         0         4         0         8         0 
dram[5]:        88        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     13500     11797     18614         0     21682         0     32713         0     22507         0     32455         0     10303         0     10636         0 
dram[1]:      8910     12510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      9466     16213         0     18331         0     32365         0     32737         0         0         0     32467         0     10315         0     10938 
dram[3]:     10047     11524         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     10769     10783     17967         0     32399         0     32759         0         0         0     32439         0     10616         0     10329         0 
dram[5]:     29048      6993         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.071429 40.000000  8.666667      -nan  4.000000      -nan 10.500000      -nan 12.333333      -nan 33.000000      -nan  4.000000      -nan  6.400000      -nan 
dram[1]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000  6.777778      -nan  8.500000      -nan  3.538461      -nan 10.000000      -nan       inf      -nan 33.000000      -nan  4.000000      -nan  6.400000 
dram[3]: 40.000000 20.799999      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  7.370370 20.799999  7.666667      -nan  3.538461      -nan 13.333333      -nan       inf      -nan 34.000000      -nan  4.000000      -nan  5.818182      -nan 
dram[5]: 40.000000 34.666668      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2612/266 = 9.819549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        12         0         8         0        12         0        10         0         1         0         1         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        15         0         7         0        14         0         8         0         0         0         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        15         0         6         0        14         0         8         0         0         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 134
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9693    none        2923    none        1910    none        2203    none       22349    none       18184    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        6911    none        3325    none        1564    none        2738    none      none      none       18056    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7187    none        3819    none        1568    none        2742    none      none      none        8672    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        246       245       247         0       257         0       239         0       244         0       240         0       248         0       249         0
dram[1]:        247       246         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        246       253         0       243         0       240         0       240         0       238         0       240         0       245         0       255
dram[3]:        246       246         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        251       246       245         0       239         0       239         0       239         0       240         0       245         0       250         0
dram[5]:        247       245         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 62567 -   mf: uid= 35116, sid4294967295:w4294967295, part=0, addr=0xc0007800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62467), 
Ready @ 62580 -   mf: uid= 35122, sid4294967295:w4294967295, part=0, addr=0xc001f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62480), 
Ready @ 62582 -   mf: uid= 35123, sid4294967295:w4294967295, part=0, addr=0xc0097800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62482), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192467 n_nop=191640 n_act=88 n_pre=79 n_ref_event=94877550480976 n_req=662 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.006879
n_activity=5209 dram_eff=0.2542
bk0: 186a 191414i bk1: 120a 192210i bk2: 44a 192223i bk3: 0a 192429i bk4: 40a 192046i bk5: 0a 192443i bk6: 32a 192294i bk7: 0a 192460i bk8: 36a 192367i bk9: 0a 192484i bk10: 32a 192402i bk11: 0a 192497i bk12: 64a 192009i bk13: 0a 192477i bk14: 64a 192138i bk15: 0a 192478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873112
Row_Buffer_Locality_read = 0.907767
Row_Buffer_Locality_write = 0.386364
Bank_Level_Parallism = 1.198366
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.034639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006879 
total_CMD = 192467 
util_bw = 1324 
Wasted_Col = 1204 
Wasted_Row = 748 
Idle = 189191 

BW Util Bottlenecks: 
RCDc_limit = 653 
RCDWRc_limit = 180 
WTRc_limit = 0 
RTWc_limit = 65 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 192467 
n_nop = 191640 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 88 
n_pre = 79 
n_ref = 94877550480976 
n_req = 662 
total_req = 662 

Dual Bus Interface Util: 
issued_total_row = 167 
issued_total_col = 662 
Row_Bus_Util =  0.000868 
CoL_Bus_Util = 0.003440 
Either_Row_CoL_Bus_Util = 0.004297 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.002418 
queue_avg = 0.025163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0251628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192467 n_nop=192217 n_act=6 n_pre=4 n_ref_event=94877551327344 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002494
n_activity=1355 dram_eff=0.3542
bk0: 120a 192259i bk1: 120a 192254i bk2: 0a 192462i bk3: 0a 192463i bk4: 0a 192464i bk5: 0a 192464i bk6: 0a 192464i bk7: 0a 192464i bk8: 0a 192465i bk9: 0a 192467i bk10: 0a 192468i bk11: 0a 192470i bk12: 0a 192470i bk13: 0a 192470i bk14: 0a 192470i bk15: 0a 192471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042587
Bank_Level_Parallism_Col = 1.023609
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023609 

BW Util details:
bwutil = 0.002494 
total_CMD = 192467 
util_bw = 480 
Wasted_Col = 208 
Wasted_Row = 36 
Idle = 191743 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192467 
n_nop = 192217 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 94877551327344 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 240 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.001247 
Either_Row_CoL_Bus_Util = 0.001299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00295116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 62574 -   mf: uid= 35119, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62474), 
Ready @ 62576 -   mf: uid= 35120, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62476), 
Ready @ 62579 -   mf: uid= 35121, sid4294967295:w4294967295, part=2, addr=0xc0027800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62479), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192467 n_nop=191673 n_act=87 n_pre=78 n_ref_event=0 n_req=633 n_rd=588 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.006578
n_activity=5009 dram_eff=0.2527
bk0: 120a 192265i bk1: 168a 191472i bk2: 0a 192422i bk3: 44a 192225i bk4: 0a 192428i bk5: 32a 192065i bk6: 0a 192435i bk7: 32a 192285i bk8: 0a 192457i bk9: 32a 192409i bk10: 0a 192488i bk11: 32a 192416i bk12: 0a 192497i bk13: 64a 191998i bk14: 0a 192480i bk15: 64a 192104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873618
Row_Buffer_Locality_read = 0.918367
Row_Buffer_Locality_write = 0.288889
Bank_Level_Parallism = 1.203854
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.033175
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006578 
total_CMD = 192467 
util_bw = 1266 
Wasted_Col = 1161 
Wasted_Row = 737 
Idle = 189303 

BW Util Bottlenecks: 
RCDc_limit = 599 
RCDWRc_limit = 195 
WTRc_limit = 0 
RTWc_limit = 70 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 192467 
n_nop = 191673 
Read = 588 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 87 
n_pre = 78 
n_ref = 0 
n_req = 633 
total_req = 633 

Dual Bus Interface Util: 
issued_total_row = 165 
issued_total_col = 633 
Row_Bus_Util =  0.000857 
CoL_Bus_Util = 0.003289 
Either_Row_CoL_Bus_Util = 0.004125 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.005038 
queue_avg = 0.022409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.022409
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192467 n_nop=192227 n_act=9 n_pre=7 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002328
n_activity=1349 dram_eff=0.3321
bk0: 120a 192264i bk1: 104a 192196i bk2: 0a 192460i bk3: 0a 192460i bk4: 0a 192461i bk5: 0a 192461i bk6: 0a 192462i bk7: 0a 192462i bk8: 0a 192462i bk9: 0a 192466i bk10: 0a 192470i bk11: 0a 192472i bk12: 0a 192472i bk13: 0a 192472i bk14: 0a 192474i bk15: 0a 192474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036982
Bank_Level_Parallism_Col = 1.042882
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042882 

BW Util details:
bwutil = 0.002328 
total_CMD = 192467 
util_bw = 448 
Wasted_Col = 228 
Wasted_Row = 84 
Idle = 191707 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192467 
n_nop = 192227 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 7 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 224 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001164 
Either_Row_CoL_Bus_Util = 0.001247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00409421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 62568 -   mf: uid= 35117, sid4294967295:w4294967295, part=4, addr=0xc0077800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62468), 
Ready @ 62570 -   mf: uid= 35118, sid4294967295:w4294967295, part=4, addr=0xc00ef800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62470), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192467 n_nop=191668 n_act=90 n_pre=81 n_ref_event=227392 n_req=629 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.006536
n_activity=5141 dram_eff=0.2447
bk0: 184a 191459i bk1: 104a 192147i bk2: 40a 192228i bk3: 0a 192426i bk4: 32a 192058i bk5: 0a 192435i bk6: 32a 192318i bk7: 0a 192456i bk8: 32a 192415i bk9: 0a 192484i bk10: 32a 192431i bk11: 0a 192502i bk12: 64a 192022i bk13: 0a 192482i bk14: 64a 192102i bk15: 0a 192475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869634
Row_Buffer_Locality_read = 0.912671
Row_Buffer_Locality_write = 0.311111
Bank_Level_Parallism = 1.145706
Bank_Level_Parallism_Col = 1.079982
Bank_Level_Parallism_Ready = 1.003175
write_to_read_ratio_blp_rw_average = 0.134598
GrpLevelPara = 1.001371 

BW Util details:
bwutil = 0.006536 
total_CMD = 192467 
util_bw = 1258 
Wasted_Col = 1223 
Wasted_Row = 826 
Idle = 189160 

BW Util Bottlenecks: 
RCDc_limit = 640 
RCDWRc_limit = 206 
WTRc_limit = 0 
RTWc_limit = 65 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 192467 
n_nop = 191668 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 90 
n_pre = 81 
n_ref = 227392 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 171 
issued_total_col = 629 
Row_Bus_Util =  0.000888 
CoL_Bus_Util = 0.003268 
Either_Row_CoL_Bus_Util = 0.004151 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001252 
queue_avg = 0.024778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0247783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192467 n_nop=192231 n_act=7 n_pre=5 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002328
n_activity=1318 dram_eff=0.3399
bk0: 120a 192256i bk1: 104a 192245i bk2: 0a 192461i bk3: 0a 192461i bk4: 0a 192462i bk5: 0a 192462i bk6: 0a 192463i bk7: 0a 192463i bk8: 0a 192463i bk9: 0a 192466i bk10: 0a 192470i bk11: 0a 192471i bk12: 0a 192471i bk13: 0a 192471i bk14: 0a 192473i bk15: 0a 192473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023292
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.004464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002328 
total_CMD = 192467 
util_bw = 448 
Wasted_Col = 216 
Wasted_Row = 60 
Idle = 191743 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192467 
n_nop = 192231 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 224 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001164 
Either_Row_CoL_Bus_Util = 0.001226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00354866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2040, Miss = 766, Miss_rate = 0.375, Pending_hits = 104, Reservation_fails = 1314
L2_cache_bank[1]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 144, Reservation_fails = 1300
L2_cache_bank[2]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 1262
L2_cache_bank[3]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 164, Reservation_fails = 1956
L2_cache_bank[4]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 1256
L2_cache_bank[5]: Access = 1876, Miss = 736, Miss_rate = 0.392, Pending_hits = 104, Reservation_fails = 1309
L2_cache_bank[6]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 120, Reservation_fails = 1280
L2_cache_bank[7]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 128, Reservation_fails = 1316
L2_cache_bank[8]: Access = 1894, Miss = 756, Miss_rate = 0.399, Pending_hits = 100, Reservation_fails = 1318
L2_cache_bank[9]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 128, Reservation_fails = 1309
L2_cache_bank[10]: Access = 680, Miss = 120, Miss_rate = 0.176, Pending_hits = 136, Reservation_fails = 1283
L2_cache_bank[11]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 124, Reservation_fails = 1293
L2_total_cache_accesses = 11634
L2_total_cache_misses = 3290
L2_total_cache_miss_rate = 0.2828
L2_total_cache_pending_hits = 1524
L2_total_cache_reservation_fails = 16196
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1593
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 406
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3740
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 632
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 88
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16196
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 264
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1952
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16196
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=11634
icnt_total_pkts_simt_to_mem=4380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.12303
	minimum = 5
	maximum = 88
Network latency average = 6.09886
	minimum = 5
	maximum = 86
Slowest packet = 14291
Flit latency average = 6.76554
	minimum = 5
	maximum = 85
Slowest flit = 15207
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0166925
	minimum = 0.00664664 (at node 0)
	maximum = 0.0605785 (at node 15)
Accepted packet rate average = 0.0166925
	minimum = 0.00515949 (at node 22)
	maximum = 0.0268293 (at node 1)
Injected flit rate average = 0.0177727
	minimum = 0.00852833 (at node 0)
	maximum = 0.0605785 (at node 15)
Accepted flit rate average= 0.0177727
	minimum = 0.00637349 (at node 22)
	maximum = 0.0268293 (at node 1)
Injected packet length average = 1.06471
Accepted packet length average = 1.06471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.71045 (2 samples)
	minimum = 5 (2 samples)
	maximum = 50 (2 samples)
Network latency average = 5.58932 (2 samples)
	minimum = 5 (2 samples)
	maximum = 46 (2 samples)
Flit latency average = 5.88277 (2 samples)
	minimum = 5 (2 samples)
	maximum = 45 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00846408 (2 samples)
	minimum = 0.00332332 (2 samples)
	maximum = 0.0310339 (2 samples)
Accepted packet rate average = 0.00846408 (2 samples)
	minimum = 0.00257974 (2 samples)
	maximum = 0.0158519 (2 samples)
Injected flit rate average = 0.0090136 (2 samples)
	minimum = 0.00426417 (2 samples)
	maximum = 0.0312878 (2 samples)
Accepted flit rate average = 0.0090136 (2 samples)
	minimum = 0.00318674 (2 samples)
	maximum = 0.0158519 (2 samples)
Injected packet size average = 1.06492 (2 samples)
Accepted packet size average = 1.06492 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 78745 (inst/sec)
gpgpu_simulation_rate = 7811 (cycle/sec)
gpgpu_silicon_slowdown = 38407x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (31,31,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 36568
gpu_sim_insn = 22879488
gpu_ipc =     625.6697
gpu_tot_sim_cycle = 99059
gpu_tot_sim_insn = 23509448
gpu_tot_ipc =     237.3277
gpu_tot_issued_cta = 993
gpu_occupancy = 78.8135% 
gpu_tot_occupancy = 42.0294% 
max_total_param_size = 0
gpu_stall_dramfull = 49472
gpu_stall_icnt2sh    = 31475
partiton_level_parallism =       1.3803
partiton_level_parallism_total  =       0.5439
partiton_level_parallism_util =       1.8526
partiton_level_parallism_util_total  =       1.7857
L2_BW  =      44.9306 GB/Sec
L2_BW_total  =      17.7138 GB/Sec
gpu_total_sim_rate=511074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 381918
	L1I_total_cache_misses = 4166
	L1I_total_cache_miss_rate = 0.0109
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2130
L1D_cache:
	L1D_cache_core[0]: Access = 4413, Miss = 2602, Miss_rate = 0.590, Pending_hits = 293, Reservation_fails = 780
	L1D_cache_core[1]: Access = 4269, Miss = 2480, Miss_rate = 0.581, Pending_hits = 269, Reservation_fails = 885
	L1D_cache_core[2]: Access = 4254, Miss = 2359, Miss_rate = 0.555, Pending_hits = 291, Reservation_fails = 71
	L1D_cache_core[3]: Access = 4318, Miss = 2539, Miss_rate = 0.588, Pending_hits = 227, Reservation_fails = 1027
	L1D_cache_core[4]: Access = 4254, Miss = 2556, Miss_rate = 0.601, Pending_hits = 306, Reservation_fails = 1873
	L1D_cache_core[5]: Access = 4318, Miss = 2399, Miss_rate = 0.556, Pending_hits = 283, Reservation_fails = 1362
	L1D_cache_core[6]: Access = 4382, Miss = 2524, Miss_rate = 0.576, Pending_hits = 273, Reservation_fails = 402
	L1D_cache_core[7]: Access = 4190, Miss = 2370, Miss_rate = 0.566, Pending_hits = 264, Reservation_fails = 753
	L1D_cache_core[8]: Access = 4190, Miss = 2449, Miss_rate = 0.584, Pending_hits = 226, Reservation_fails = 488
	L1D_cache_core[9]: Access = 4190, Miss = 2462, Miss_rate = 0.588, Pending_hits = 282, Reservation_fails = 1012
	L1D_cache_core[10]: Access = 4190, Miss = 2365, Miss_rate = 0.564, Pending_hits = 280, Reservation_fails = 923
	L1D_cache_core[11]: Access = 4254, Miss = 2455, Miss_rate = 0.577, Pending_hits = 310, Reservation_fails = 1115
	L1D_cache_core[12]: Access = 4318, Miss = 2573, Miss_rate = 0.596, Pending_hits = 301, Reservation_fails = 1692
	L1D_cache_core[13]: Access = 4318, Miss = 2526, Miss_rate = 0.585, Pending_hits = 296, Reservation_fails = 517
	L1D_cache_core[14]: Access = 4126, Miss = 2541, Miss_rate = 0.616, Pending_hits = 314, Reservation_fails = 864
	L1D_total_cache_accesses = 63984
	L1D_total_cache_misses = 37200
	L1D_total_cache_miss_rate = 0.5814
	L1D_total_cache_pending_hits = 4215
	L1D_total_cache_reservation_fails = 13764
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 23349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 377752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4166
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2130
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 381918

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13493
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 263
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2130
ctas_completed 993, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5457, 2508, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 24170208
gpgpu_n_tot_w_icount = 755319
gpgpu_n_stall_shd_mem = 39464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36256
gpgpu_n_mem_write_global = 16352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762112
gpgpu_n_store_insn = 261632
gpgpu_n_shmem_insn = 8566648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1264
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:151768	W0_Idle:526806	W0_Scoreboard:689965	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:379737	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290048 {8:36256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1177344 {72:16352,}
traffic_breakdown_coretomem[INST_ACC_R] = 10048 {8:1256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5800960 {40:145024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 200960 {40:5024,}
maxmflatency = 807 
max_icnt2mem_latency = 720 
maxmrqlatency = 61 
max_icnt2sh_latency = 227 
averagemflatency = 249 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 64 
mrq_lat_table:24993 	2707 	2424 	3918 	1976 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	5463 	104742 	62186 	5367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1166 	80 	24 	48257 	2167 	1574 	350 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16518 	23780 	24667 	30945 	60237 	21611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	3 	88 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       116       128       129       128       126       128       104       128       112       128       131       128       136       128       110       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       118       128       129       128       106       128       111       128       110       128       131       128       136       128       108 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       118       128       130       128       124       128       113       128       129       128       130       128       136       128       106       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     13500     13057     18614     15291     21682     17404     32713     18598     22507     20844     32455     21963     15037     23951     10636     25402 
dram[1]:     12999     13006     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     18331     17403     32365     18603     32737     20831      8147     21947     32467     23944     18496     25389     10938 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     10769     13197     17967     15278     32399     17415     32759     18599     11929     20830     32439     21946     12798     23943     10329     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.162790 20.285715 10.431818  8.489796 12.891891 26.000000  8.673077 10.400000 14.125000 23.111111 16.238094 17.000000 18.555555 139.000000 26.454546 256.000000 
dram[1]: 25.058823 23.666666 11.555555 10.146341 29.714285 26.000000  9.043478 13.419354 26.000000 21.894737 17.555555 18.000000 139.000000 139.000000 256.000000 256.000000 
dram[2]: 21.299999 11.886364  9.244445  9.180000 24.470589 13.314285 11.885715  8.254545 21.894737 15.379311 24.307692 16.650000 139.000000 18.444445 256.000000 26.272728 
dram[3]: 23.666666 17.833334 10.146341 10.400000 26.000000 21.894737 13.000000 12.606061 23.111111 27.733334 18.588236 20.400000 139.000000 138.000000 256.000000 256.000000 
dram[4]: 12.404762 16.959999  9.100000  8.489796 12.594595 19.809525  8.901960 11.555555 17.920000 23.111111 16.600000 19.125000 18.555555 138.000000 22.153847 256.000000 
dram[5]: 21.299999 18.260870 11.885715 11.243243 23.111111 23.111111 10.146341 11.555555 26.000000 18.909090 18.000000 16.105263 139.000000 138.000000 256.000000 256.000000 
average row locality = 36316/2158 = 16.828545
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        40        20        80        64        80        64        79        64        80        64        35        20        52        44         3         0 
dram[1]:        20        20        64        64        64        64        64        64        64        64        24        20        44        44         0         0 
dram[2]:        20        45        64        80        64        79        64        80        64        80        24        31        44        48         0         3 
dram[3]:        20        24        64        64        64        64        64        64        64        64        24        20        44        40         0         0 
dram[4]:        41        24        80        64        80        64        79        64        80        64        30        20        52        40         2         0 
dram[5]:        20        24        64        64        64        64        64        64        64        64        20        20        44        40         0         0 
total dram writes = 4411
min_bank_accesses = 0!
chip skew: 790/680 = 1.16
average mf latency per bank:
dram[0]:      55906     56080     11622      4210     11435      3837     11319      3958     12284      3505     19968      9156     11057      3469    235116    none  
dram[1]:      51538     53707      3870      3805      3808      3722      3852      3763      3760      3572      7650      9263      3523      3815    none      none  
dram[2]:      55729     42751      4265     10490      3886     10614      3666     10801      3514     11557      7650     19904      3529     10887    none      219791
dram[3]:      55078     38682      4194      3850      3904      3663      3774      3826      3518      3581      7984      8538      4059      3805    none      none  
dram[4]:      44420     41972      9351      4367      8940      3857     10290      3744     11386      3474     17403      8885      7902      3930    283308    none  
dram[5]:      51451     41166      4003      4196      3780      3802      3896      3774      3711      3418      9027      9151      3413      4239    none      none  
maximum mf latency per bank:
dram[0]:        802       475       689       425       719       416       711       419       746       401       736       397       625       387       807       329
dram[1]:        448       465       378       425       419       403       399       377       470       367       344       361       403       423       364       346
dram[2]:        482       753       416       761       414       788       361       608       425       685       362       586       362       590       332       627
dram[3]:        462       417       446       383       449       379       382       358       384       442       369       333       473       433       385       376
dram[4]:        747       419       764       441       770       436       653       361       703       395       701       389       626       368       646       328
dram[5]:        431       426       382       430       394       421       364       401       464       358       373       341       327       408       394       359
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305094 n_nop=297662 n_act=434 n_pre=418 n_ref_event=94877550480976 n_req=6258 n_rd=5798 n_rd_L2_A=0 n_write=0 n_wr_bk=789 bw_util=0.04318
n_activity=37311 dram_eff=0.3531
bk0: 492a 302758i bk1: 416a 303793i bk2: 410a 302843i bk3: 384a 302909i bk4: 422a 302857i bk5: 384a 303592i bk6: 400a 302666i bk7: 384a 303087i bk8: 404a 302807i bk9: 384a 303382i bk10: 318a 303761i bk11: 296a 304015i bk12: 304a 303517i bk13: 256a 304213i bk14: 288a 304406i bk15: 256a 304791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932407
Row_Buffer_Locality_read = 0.962056
Row_Buffer_Locality_write = 0.558696
Bank_Level_Parallism = 1.279517
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.029532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043180 
total_CMD = 305094 
util_bw = 13174 
Wasted_Col = 9041 
Wasted_Row = 4181 
Idle = 278698 

BW Util Bottlenecks: 
RCDc_limit = 2496 
RCDWRc_limit = 1219 
WTRc_limit = 453 
RTWc_limit = 2342 
CCDLc_limit = 4648 
rwq = 0 
CCDLc_limit_alone = 4027 
WTRc_limit_alone = 395 
RTWc_limit_alone = 1779 

Commands details: 
total_CMD = 305094 
n_nop = 297662 
Read = 5798 
Write = 0 
L2_Alloc = 0 
L2_WB = 789 
n_act = 434 
n_pre = 418 
n_ref = 94877550480976 
n_req = 6258 
total_req = 6587 

Dual Bus Interface Util: 
issued_total_row = 852 
issued_total_col = 6587 
Row_Bus_Util =  0.002793 
CoL_Bus_Util = 0.021590 
Either_Row_CoL_Bus_Util = 0.024360 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000942 
queue_avg = 0.203944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.203944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305094 n_nop=298288 n_act=309 n_pre=293 n_ref_event=94877551327344 n_req=5870 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.04072
n_activity=32343 dram_eff=0.3841
bk0: 416a 303961i bk1: 416a 303834i bk2: 384a 303254i bk3: 384a 303004i bk4: 384a 303593i bk5: 384a 303510i bk6: 384a 303145i bk7: 384a 303404i bk8: 384a 303419i bk9: 384a 303246i bk10: 304a 303954i bk11: 296a 304079i bk12: 256a 304138i bk13: 256a 304194i bk14: 256a 304651i bk15: 256a 304738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949744
Row_Buffer_Locality_read = 0.971237
Row_Buffer_Locality_write = 0.602339
Bank_Level_Parallism = 1.280226
Bank_Level_Parallism_Col = 1.220478
Bank_Level_Parallism_Ready = 1.035800
write_to_read_ratio_blp_rw_average = 0.219279
GrpLevelPara = 1.153359 

BW Util details:
bwutil = 0.040722 
total_CMD = 305094 
util_bw = 12424 
Wasted_Col = 7267 
Wasted_Row = 2861 
Idle = 282542 

BW Util Bottlenecks: 
RCDc_limit = 1802 
RCDWRc_limit = 780 
WTRc_limit = 459 
RTWc_limit = 1675 
CCDLc_limit = 3983 
rwq = 0 
CCDLc_limit_alone = 3580 
WTRc_limit_alone = 401 
RTWc_limit_alone = 1330 

Commands details: 
total_CMD = 305094 
n_nop = 298288 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 309 
n_pre = 293 
n_ref = 94877551327344 
n_req = 5870 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 602 
issued_total_col = 6212 
Row_Bus_Util =  0.001973 
CoL_Bus_Util = 0.020361 
Either_Row_CoL_Bus_Util = 0.022308 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001175 
queue_avg = 0.179148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.179148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305094 n_nop=297693 n_act=428 n_pre=412 n_ref_event=0 n_req=6242 n_rd=5780 n_rd_L2_A=0 n_write=0 n_wr_bk=790 bw_util=0.04307
n_activity=37600 dram_eff=0.3495
bk0: 416a 303890i bk1: 488a 302840i bk2: 384a 302911i bk3: 410a 302465i bk4: 384a 303403i bk5: 412a 303013i bk6: 384a 303252i bk7: 402a 302654i bk8: 384a 303283i bk9: 398a 302920i bk10: 304a 304141i bk11: 312a 303983i bk12: 256a 304230i bk13: 304a 303683i bk14: 256a 304732i bk15: 286a 304373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933675
Row_Buffer_Locality_read = 0.963149
Row_Buffer_Locality_write = 0.564935
Bank_Level_Parallism = 1.258603
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.035557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043069 
total_CMD = 305094 
util_bw = 13140 
Wasted_Col = 8849 
Wasted_Row = 4588 
Idle = 278517 

BW Util Bottlenecks: 
RCDc_limit = 2477 
RCDWRc_limit = 1182 
WTRc_limit = 340 
RTWc_limit = 2342 
CCDLc_limit = 4521 
rwq = 0 
CCDLc_limit_alone = 3926 
WTRc_limit_alone = 295 
RTWc_limit_alone = 1792 

Commands details: 
total_CMD = 305094 
n_nop = 297693 
Read = 5780 
Write = 0 
L2_Alloc = 0 
L2_WB = 790 
n_act = 428 
n_pre = 412 
n_ref = 0 
n_req = 6242 
total_req = 6570 

Dual Bus Interface Util: 
issued_total_row = 840 
issued_total_col = 6570 
Row_Bus_Util =  0.002753 
CoL_Bus_Util = 0.021534 
Either_Row_CoL_Bus_Util = 0.024258 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001216 
queue_avg = 0.202007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.202007
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305094 n_nop=298282 n_act=309 n_pre=293 n_ref_event=0 n_req=5870 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.04072
n_activity=32583 dram_eff=0.3813
bk0: 416a 303920i bk1: 416a 303652i bk2: 384a 303052i bk3: 384a 302973i bk4: 384a 303485i bk5: 384a 303352i bk6: 384a 303405i bk7: 384a 303375i bk8: 384a 303426i bk9: 384a 303521i bk10: 304a 304036i bk11: 296a 304011i bk12: 256a 304156i bk13: 256a 304176i bk14: 256a 304721i bk15: 256a 304733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949915
Row_Buffer_Locality_read = 0.971056
Row_Buffer_Locality_write = 0.608187
Bank_Level_Parallism = 1.274433
Bank_Level_Parallism_Col = 1.214929
Bank_Level_Parallism_Ready = 1.038560
write_to_read_ratio_blp_rw_average = 0.222637
GrpLevelPara = 1.154976 

BW Util details:
bwutil = 0.040722 
total_CMD = 305094 
util_bw = 12424 
Wasted_Col = 7265 
Wasted_Row = 3094 
Idle = 282311 

BW Util Bottlenecks: 
RCDc_limit = 1862 
RCDWRc_limit = 747 
WTRc_limit = 360 
RTWc_limit = 1735 
CCDLc_limit = 3991 
rwq = 0 
CCDLc_limit_alone = 3602 
WTRc_limit_alone = 320 
RTWc_limit_alone = 1386 

Commands details: 
total_CMD = 305094 
n_nop = 298282 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 309 
n_pre = 293 
n_ref = 0 
n_req = 5870 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 602 
issued_total_col = 6212 
Row_Bus_Util =  0.001973 
CoL_Bus_Util = 0.020361 
Either_Row_CoL_Bus_Util = 0.022328 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000294 
queue_avg = 0.206271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.206271
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305094 n_nop=297687 n_act=439 n_pre=423 n_ref_event=227392 n_req=6224 n_rd=5766 n_rd_L2_A=0 n_write=0 n_wr_bk=784 bw_util=0.04294
n_activity=37614 dram_eff=0.3483
bk0: 488a 302951i bk1: 412a 303623i bk2: 406a 302668i bk3: 384a 302763i bk4: 412a 302784i bk5: 384a 303290i bk6: 402a 302759i bk7: 384a 303154i bk8: 400a 302884i bk9: 384a 303479i bk10: 312a 303931i bk11: 296a 304117i bk12: 304a 303647i bk13: 256a 304259i bk14: 286a 304349i bk15: 256a 304776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931877
Row_Buffer_Locality_read = 0.962192
Row_Buffer_Locality_write = 0.550218
Bank_Level_Parallism = 1.272284
Bank_Level_Parallism_Col = 1.221839
Bank_Level_Parallism_Ready = 1.030326
write_to_read_ratio_blp_rw_average = 0.253999
GrpLevelPara = 1.131612 

BW Util details:
bwutil = 0.042938 
total_CMD = 305094 
util_bw = 13100 
Wasted_Col = 8977 
Wasted_Row = 4486 
Idle = 278531 

BW Util Bottlenecks: 
RCDc_limit = 2549 
RCDWRc_limit = 1259 
WTRc_limit = 418 
RTWc_limit = 2363 
CCDLc_limit = 4396 
rwq = 0 
CCDLc_limit_alone = 3848 
WTRc_limit_alone = 377 
RTWc_limit_alone = 1856 

Commands details: 
total_CMD = 305094 
n_nop = 297687 
Read = 5766 
Write = 0 
L2_Alloc = 0 
L2_WB = 784 
n_act = 439 
n_pre = 423 
n_ref = 227392 
n_req = 6224 
total_req = 6550 

Dual Bus Interface Util: 
issued_total_row = 862 
issued_total_col = 6550 
Row_Bus_Util =  0.002825 
CoL_Bus_Util = 0.021469 
Either_Row_CoL_Bus_Util = 0.024278 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000675 
queue_avg = 0.205769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.205769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305094 n_nop=298276 n_act=323 n_pre=307 n_ref_event=0 n_req=5852 n_rd=5512 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.04059
n_activity=32540 dram_eff=0.3806
bk0: 416a 303877i bk1: 408a 303720i bk2: 384a 303392i bk3: 384a 303015i bk4: 384a 303361i bk5: 384a 303522i bk6: 384a 303239i bk7: 384a 303276i bk8: 384a 303391i bk9: 384a 303381i bk10: 296a 304045i bk11: 296a 304041i bk12: 256a 304187i bk13: 256a 304214i bk14: 256a 304738i bk15: 256a 304724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.970247
Row_Buffer_Locality_write = 0.576471
Bank_Level_Parallism = 1.281918
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.037699
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040591 
total_CMD = 305094 
util_bw = 12384 
Wasted_Col = 7172 
Wasted_Row = 2997 
Idle = 282541 

BW Util Bottlenecks: 
RCDc_limit = 1833 
RCDWRc_limit = 826 
WTRc_limit = 406 
RTWc_limit = 1684 
CCDLc_limit = 3967 
rwq = 0 
CCDLc_limit_alone = 3564 
WTRc_limit_alone = 368 
RTWc_limit_alone = 1319 

Commands details: 
total_CMD = 305094 
n_nop = 298276 
Read = 5512 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 323 
n_pre = 307 
n_ref = 0 
n_req = 5852 
total_req = 6192 

Dual Bus Interface Util: 
issued_total_row = 630 
issued_total_col = 6192 
Row_Bus_Util =  0.002065 
CoL_Bus_Util = 0.020295 
Either_Row_CoL_Bus_Util = 0.022347 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000587 
queue_avg = 0.188417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.188417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22386, Miss = 3306, Miss_rate = 0.148, Pending_hits = 1571, Reservation_fails = 3432
L2_cache_bank[1]: Access = 13172, Miss = 2760, Miss_rate = 0.210, Pending_hits = 845, Reservation_fails = 1300
L2_cache_bank[2]: Access = 12876, Miss = 2768, Miss_rate = 0.215, Pending_hits = 960, Reservation_fails = 1262
L2_cache_bank[3]: Access = 13088, Miss = 2760, Miss_rate = 0.211, Pending_hits = 868, Reservation_fails = 1956
L2_cache_bank[4]: Access = 13060, Miss = 2768, Miss_rate = 0.212, Pending_hits = 854, Reservation_fails = 1256
L2_cache_bank[5]: Access = 22128, Miss = 3280, Miss_rate = 0.148, Pending_hits = 1615, Reservation_fails = 4262
L2_cache_bank[6]: Access = 12980, Miss = 2768, Miss_rate = 0.213, Pending_hits = 829, Reservation_fails = 1280
L2_cache_bank[7]: Access = 12608, Miss = 2760, Miss_rate = 0.219, Pending_hits = 997, Reservation_fails = 1830
L2_cache_bank[8]: Access = 22260, Miss = 3286, Miss_rate = 0.148, Pending_hits = 1587, Reservation_fails = 3089
L2_cache_bank[9]: Access = 12700, Miss = 2756, Miss_rate = 0.217, Pending_hits = 843, Reservation_fails = 1647
L2_cache_bank[10]: Access = 12952, Miss = 2760, Miss_rate = 0.213, Pending_hits = 975, Reservation_fails = 1283
L2_cache_bank[11]: Access = 12572, Miss = 2752, Miss_rate = 0.219, Pending_hits = 800, Reservation_fails = 1293
L2_total_cache_accesses = 182782
L2_total_cache_misses = 34724
L2_total_cache_miss_rate = 0.1900
L2_total_cache_pending_hits = 12744
L2_total_cache_reservation_fails = 23890
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25225
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 406
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 692
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17745
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 279
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6140
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17745
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=182782
icnt_total_pkts_simt_to_mem=70231
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.4085
	minimum = 5
	maximum = 682
Network latency average = 49.2175
	minimum = 5
	maximum = 682
Slowest packet = 20017
Flit latency average = 46.3374
	minimum = 5
	maximum = 682
Slowest flit = 20993
Fragmentation average = 0.00272084
	minimum = 0
	maximum = 271
Injected packet rate average = 0.224466
	minimum = 0.0879184 (at node 10)
	maximum = 0.556935 (at node 23)
Accepted packet rate average = 0.224466
	minimum = 0.0999508 (at node 26)
	maximum = 0.325968 (at node 0)
Injected flit rate average = 0.240039
	minimum = 0.115483 (at node 10)
	maximum = 0.556935 (at node 23)
Accepted flit rate average= 0.240039
	minimum = 0.136157 (at node 26)
	maximum = 0.325968 (at node 0)
Injected packet length average = 1.06938
Accepted packet length average = 1.06938
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2765 (3 samples)
	minimum = 5 (3 samples)
	maximum = 260.667 (3 samples)
Network latency average = 20.1321 (3 samples)
	minimum = 5 (3 samples)
	maximum = 258 (3 samples)
Flit latency average = 19.3676 (3 samples)
	minimum = 5 (3 samples)
	maximum = 257.333 (3 samples)
Fragmentation average = 0.000906946 (3 samples)
	minimum = 0 (3 samples)
	maximum = 90.3333 (3 samples)
Injected packet rate average = 0.0804646 (3 samples)
	minimum = 0.0315217 (3 samples)
	maximum = 0.206334 (3 samples)
Accepted packet rate average = 0.0804646 (3 samples)
	minimum = 0.0350368 (3 samples)
	maximum = 0.119224 (3 samples)
Injected flit rate average = 0.086022 (3 samples)
	minimum = 0.0413373 (3 samples)
	maximum = 0.206504 (3 samples)
Accepted flit rate average = 0.086022 (3 samples)
	minimum = 0.0475103 (3 samples)
	maximum = 0.119224 (3 samples)
Injected packet size average = 1.06907 (3 samples)
Accepted packet size average = 1.06907 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 511074 (inst/sec)
gpgpu_simulation_rate = 2153 (cycle/sec)
gpgpu_silicon_slowdown = 139340x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 29332
gpu_sim_insn = 19880
gpu_ipc =       0.6778
gpu_tot_sim_cycle = 128391
gpu_tot_sim_insn = 23529328
gpu_tot_ipc =     183.2631
gpu_tot_issued_cta = 994
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 40.9557% 
max_total_param_size = 0
gpu_stall_dramfull = 49472
gpu_stall_icnt2sh    = 31475
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4200
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7846
L2_BW  =       0.0465 GB/Sec
L2_BW_total  =      13.6775 GB/Sec
gpu_total_sim_rate=480190

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383590
	L1I_total_cache_misses = 4178
	L1I_total_cache_miss_rate = 0.0109
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2130
L1D_cache:
	L1D_cache_core[0]: Access = 4413, Miss = 2602, Miss_rate = 0.590, Pending_hits = 293, Reservation_fails = 780
	L1D_cache_core[1]: Access = 4269, Miss = 2480, Miss_rate = 0.581, Pending_hits = 269, Reservation_fails = 885
	L1D_cache_core[2]: Access = 4254, Miss = 2359, Miss_rate = 0.555, Pending_hits = 291, Reservation_fails = 71
	L1D_cache_core[3]: Access = 4318, Miss = 2539, Miss_rate = 0.588, Pending_hits = 227, Reservation_fails = 1027
	L1D_cache_core[4]: Access = 4254, Miss = 2556, Miss_rate = 0.601, Pending_hits = 306, Reservation_fails = 1873
	L1D_cache_core[5]: Access = 4318, Miss = 2399, Miss_rate = 0.556, Pending_hits = 283, Reservation_fails = 1362
	L1D_cache_core[6]: Access = 4382, Miss = 2524, Miss_rate = 0.576, Pending_hits = 273, Reservation_fails = 402
	L1D_cache_core[7]: Access = 4190, Miss = 2370, Miss_rate = 0.566, Pending_hits = 264, Reservation_fails = 753
	L1D_cache_core[8]: Access = 4190, Miss = 2449, Miss_rate = 0.584, Pending_hits = 226, Reservation_fails = 488
	L1D_cache_core[9]: Access = 4190, Miss = 2462, Miss_rate = 0.588, Pending_hits = 282, Reservation_fails = 1012
	L1D_cache_core[10]: Access = 4221, Miss = 2381, Miss_rate = 0.564, Pending_hits = 280, Reservation_fails = 923
	L1D_cache_core[11]: Access = 4254, Miss = 2455, Miss_rate = 0.577, Pending_hits = 310, Reservation_fails = 1115
	L1D_cache_core[12]: Access = 4318, Miss = 2573, Miss_rate = 0.596, Pending_hits = 301, Reservation_fails = 1692
	L1D_cache_core[13]: Access = 4318, Miss = 2526, Miss_rate = 0.585, Pending_hits = 296, Reservation_fails = 517
	L1D_cache_core[14]: Access = 4126, Miss = 2541, Miss_rate = 0.616, Pending_hits = 314, Reservation_fails = 864
	L1D_total_cache_accesses = 64015
	L1D_total_cache_misses = 37216
	L1D_total_cache_miss_rate = 0.5814
	L1D_total_cache_pending_hits = 4215
	L1D_total_cache_reservation_fails = 13764
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 23355
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 379412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4178
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2130
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16367
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 383590

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13493
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 263
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2130
ctas_completed 994, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5457, 2508, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 24264576
gpgpu_n_tot_w_icount = 758268
gpgpu_n_stall_shd_mem = 39968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36272
gpgpu_n_mem_write_global = 16367
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762368
gpgpu_n_store_insn = 261872
gpgpu_n_shmem_insn = 8571344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1264
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:151768	W0_Idle:561199	W0_Scoreboard:711285	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:37171	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:382686	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290176 {8:36272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1178424 {72:16367,}
traffic_breakdown_coretomem[INST_ACC_R] = 10144 {8:1268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5803520 {40:145088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261872 {8:32734,}
traffic_breakdown_memtocore[INST_ACC_R] = 202880 {40:5072,}
maxmflatency = 807 
max_icnt2mem_latency = 720 
maxmrqlatency = 61 
max_icnt2sh_latency = 227 
averagemflatency = 249 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 64 
mrq_lat_table:25082 	2707 	2432 	3961 	1976 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	5478 	104821 	62186 	5367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1178 	80 	24 	48288 	2167 	1574 	350 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16612 	23780 	24667 	30945 	60237 	21611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	4 	100 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       116       128       129       128       126       128       104       128       112       128       131       128       136       128       121       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       118       128       129       128       106       128       111       128       110       128       131       128       136       128       121 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       118       128       130       128       124       128       113       128       129       128       130       128       136       128       118       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     13500     13057     18614     15291     21682     17404     32713     18598     22507     20844     32455     21963     15037     23951     10636     25402 
dram[1]:     12999     13006     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     18331     17403     32365     18603     32737     20831      8147     21947     32467     23944     18496     25389     10938 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     10769     13197     17967     15278     32399     17415     32759     18599     11929     20830     32439     21946     12798     23943     10329     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 11.270833 20.285715 10.704545  8.489796 12.891891 26.000000  8.673077 10.400000 14.125000 23.111111 16.238094 17.000000 18.666666 139.000000 24.500000 256.000000 
dram[1]: 20.761906 23.666666 11.555555 10.146341 29.714285 26.000000  9.043478 13.419354 26.000000 21.894737 17.555555 18.000000 139.000000 139.000000 256.000000 256.000000 
dram[2]: 18.166666 12.159091  9.244445  9.420000 24.470589 13.314285 11.885715  8.254545 21.894737 15.379311 24.307692 16.650000 139.000000 18.611111 256.000000 24.333334 
dram[3]: 19.818182 17.833334 10.146341 10.400000 26.000000 21.894737 13.000000 12.606061 23.111111 27.733334 18.588236 20.400000 139.000000 138.000000 256.000000 256.000000 
dram[4]: 11.804348 16.959999  9.260000  8.489796 12.594595 19.809525  8.901960 11.555555 17.920000 23.111111 16.600000 19.125000 18.722221 138.000000 20.714285 256.000000 
dram[5]: 18.166666 18.260870 11.885715 11.243243 23.111111 23.111111 10.146341 11.555555 26.000000 18.909090 18.000000 16.105263 139.000000 138.000000 256.000000 256.000000 
average row locality = 36456/2186 = 16.677036
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        44        20        80        64        80        64        79        64        80        64        35        20        56        44         9         0 
dram[1]:        24        20        64        64        64        64        64        64        64        64        24        20        44        44         0         0 
dram[2]:        24        45        64        80        64        79        64        80        64        80        24        31        44        54         0         9 
dram[3]:        24        24        64        64        64        64        64        64        64        64        24        20        44        40         0         0 
dram[4]:        45        24        80        64        80        64        79        64        80        64        30        20        58        40         6         0 
dram[5]:        24        24        64        64        64        64        64        64        64        64        20        20        44        40         0         0 
total dram writes = 4467
min_bank_accesses = 0!
chip skew: 806/684 = 1.18
average mf latency per bank:
dram[0]:      50878     56080     11667      4210     11435      3837     11319      3958     12284      3505     19968      9156     10267      3469     78372    none  
dram[1]:      42948     53707      3870      3805      3808      3722      3852      3763      3760      3572      7650      9263      3523      3815    none      none  
dram[2]:      46441     42825      4265     10535      3886     10614      3666     10801      3514     11557      7650     19904      3529      9678    none       73263
dram[3]:      45898     38682      4194      3850      3904      3663      3774      3826      3518      3581      7984      8538      4059      3805    none      none  
dram[4]:      40551     41972      9381      4367      8940      3857     10290      3744     11386      3474     17403      8885      7084      3930     94436    none  
dram[5]:      42876     41166      4003      4196      3780      3802      3896      3774      3711      3418      9027      9151      3413      4239    none      none  
maximum mf latency per bank:
dram[0]:        802       475       689       425       719       416       711       419       746       401       736       397       625       387       807       329
dram[1]:        448       465       378       425       419       403       399       377       470       367       344       361       403       423       364       346
dram[2]:        482       753       416       761       414       788       361       608       425       685       362       586       362       590       332       627
dram[3]:        462       417       446       383       449       379       382       358       384       442       369       333       473       433       385       376
dram[4]:        747       419       764       441       770       436       653       361       703       395       701       389       626       368       646       328
dram[5]:        431       426       382       430       394       421       364       401       464       358       373       341       327       408       394       359
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395434 n_nop=387948 n_act=440 n_pre=424 n_ref_event=94877550480976 n_req=6293 n_rd=5826 n_rd_L2_A=0 n_write=0 n_wr_bk=803 bw_util=0.03353
n_activity=37709 dram_eff=0.3516
bk0: 508a 392946i bk1: 416a 394125i bk2: 422a 393166i bk3: 384a 393247i bk4: 422a 393195i bk5: 384a 393932i bk6: 400a 393006i bk7: 384a 393427i bk8: 404a 393147i bk9: 384a 393722i bk10: 318a 394101i bk11: 296a 394356i bk12: 304a 393834i bk13: 256a 394557i bk14: 288a 394681i bk15: 256a 395132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931829
Row_Buffer_Locality_read = 0.961723
Row_Buffer_Locality_write = 0.558887
Bank_Level_Parallism = 1.277974
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.029345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033528 
total_CMD = 395434 
util_bw = 13258 
Wasted_Col = 9155 
Wasted_Row = 4250 
Idle = 368771 

BW Util Bottlenecks: 
RCDc_limit = 2532 
RCDWRc_limit = 1240 
WTRc_limit = 458 
RTWc_limit = 2388 
CCDLc_limit = 4683 
rwq = 0 
CCDLc_limit_alone = 4052 
WTRc_limit_alone = 400 
RTWc_limit_alone = 1815 

Commands details: 
total_CMD = 395434 
n_nop = 387948 
Read = 5826 
Write = 0 
L2_Alloc = 0 
L2_WB = 803 
n_act = 440 
n_pre = 424 
n_ref = 94877550480976 
n_req = 6293 
total_req = 6629 

Dual Bus Interface Util: 
issued_total_row = 864 
issued_total_col = 6629 
Row_Bus_Util =  0.002185 
CoL_Bus_Util = 0.016764 
Either_Row_CoL_Bus_Util = 0.018931 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000935 
queue_avg = 0.158057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.158057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395434 n_nop=388608 n_act=313 n_pre=297 n_ref_event=94877551327344 n_req=5880 n_rd=5536 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.03148
n_activity=32527 dram_eff=0.3827
bk0: 424a 394185i bk1: 416a 394170i bk2: 384a 393591i bk3: 384a 393341i bk4: 384a 393930i bk5: 384a 393850i bk6: 384a 393485i bk7: 384a 393744i bk8: 384a 393759i bk9: 384a 393586i bk10: 304a 394294i bk11: 296a 394419i bk12: 256a 394478i bk13: 256a 394537i bk14: 256a 394994i bk15: 256a 395081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949150
Row_Buffer_Locality_read = 0.970918
Row_Buffer_Locality_write = 0.598837
Bank_Level_Parallism = 1.278558
Bank_Level_Parallism_Col = 1.219714
Bank_Level_Parallism_Ready = 1.035731
write_to_read_ratio_blp_rw_average = 0.219637
GrpLevelPara = 1.152828 

BW Util details:
bwutil = 0.031479 
total_CMD = 395434 
util_bw = 12448 
Wasted_Col = 7313 
Wasted_Row = 2919 
Idle = 372754 

BW Util Bottlenecks: 
RCDc_limit = 1826 
RCDWRc_limit = 794 
WTRc_limit = 459 
RTWc_limit = 1675 
CCDLc_limit = 3991 
rwq = 0 
CCDLc_limit_alone = 3588 
WTRc_limit_alone = 401 
RTWc_limit_alone = 1330 

Commands details: 
total_CMD = 395434 
n_nop = 388608 
Read = 5536 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 313 
n_pre = 297 
n_ref = 94877551327344 
n_req = 5880 
total_req = 6224 

Dual Bus Interface Util: 
issued_total_row = 610 
issued_total_col = 6224 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.015740 
Either_Row_CoL_Bus_Util = 0.017262 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001172 
queue_avg = 0.138746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.138746
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395434 n_nop=387975 n_act=433 n_pre=417 n_ref_event=0 n_req=6282 n_rd=5812 n_rd_L2_A=0 n_write=0 n_wr_bk=806 bw_util=0.03347
n_activity=38016 dram_eff=0.3482
bk0: 424a 394112i bk1: 500a 393162i bk2: 384a 393247i bk3: 422a 392789i bk4: 384a 393740i bk5: 412a 393352i bk6: 384a 393591i bk7: 402a 392994i bk8: 384a 393623i bk9: 398a 393260i bk10: 304a 394481i bk11: 312a 394324i bk12: 256a 394571i bk13: 304a 393960i bk14: 256a 395077i bk15: 286a 394648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933302
Row_Buffer_Locality_read = 0.963008
Row_Buffer_Locality_write = 0.565957
Bank_Level_Parallism = 1.257552
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.035299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033472 
total_CMD = 395434 
util_bw = 13236 
Wasted_Col = 8975 
Wasted_Row = 4650 
Idle = 368573 

BW Util Bottlenecks: 
RCDc_limit = 2501 
RCDWRc_limit = 1203 
WTRc_limit = 340 
RTWc_limit = 2414 
CCDLc_limit = 4566 
rwq = 0 
CCDLc_limit_alone = 3954 
WTRc_limit_alone = 295 
RTWc_limit_alone = 1847 

Commands details: 
total_CMD = 395434 
n_nop = 387975 
Read = 5812 
Write = 0 
L2_Alloc = 0 
L2_WB = 806 
n_act = 433 
n_pre = 417 
n_ref = 0 
n_req = 6282 
total_req = 6618 

Dual Bus Interface Util: 
issued_total_row = 850 
issued_total_col = 6618 
Row_Bus_Util =  0.002150 
CoL_Bus_Util = 0.016736 
Either_Row_CoL_Bus_Util = 0.018863 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001207 
queue_avg = 0.156443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.156443
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395434 n_nop=388602 n_act=313 n_pre=297 n_ref_event=0 n_req=5880 n_rd=5536 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.03148
n_activity=32767 dram_eff=0.3799
bk0: 424a 394144i bk1: 416a 393988i bk2: 384a 393389i bk3: 384a 393310i bk4: 384a 393822i bk5: 384a 393691i bk6: 384a 393744i bk7: 384a 393714i bk8: 384a 393766i bk9: 384a 393861i bk10: 304a 394377i bk11: 296a 394352i bk12: 256a 394497i bk13: 256a 394519i bk14: 256a 395064i bk15: 256a 395076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949320
Row_Buffer_Locality_read = 0.970737
Row_Buffer_Locality_write = 0.604651
Bank_Level_Parallism = 1.272812
Bank_Level_Parallism_Col = 1.214182
Bank_Level_Parallism_Ready = 1.038486
write_to_read_ratio_blp_rw_average = 0.222984
GrpLevelPara = 1.154437 

BW Util details:
bwutil = 0.031479 
total_CMD = 395434 
util_bw = 12448 
Wasted_Col = 7311 
Wasted_Row = 3152 
Idle = 372523 

BW Util Bottlenecks: 
RCDc_limit = 1886 
RCDWRc_limit = 761 
WTRc_limit = 360 
RTWc_limit = 1735 
CCDLc_limit = 3999 
rwq = 0 
CCDLc_limit_alone = 3610 
WTRc_limit_alone = 320 
RTWc_limit_alone = 1386 

Commands details: 
total_CMD = 395434 
n_nop = 388602 
Read = 5536 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 313 
n_pre = 297 
n_ref = 0 
n_req = 5880 
total_req = 6224 

Dual Bus Interface Util: 
issued_total_row = 610 
issued_total_col = 6224 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.015740 
Either_Row_CoL_Bus_Util = 0.017277 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000293 
queue_avg = 0.159652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.159652
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395434 n_nop=387975 n_act=444 n_pre=428 n_ref_event=227392 n_req=6259 n_rd=5794 n_rd_L2_A=0 n_write=0 n_wr_bk=798 bw_util=0.03334
n_activity=37995 dram_eff=0.347
bk0: 508a 393159i bk1: 412a 393957i bk2: 414a 392996i bk3: 384a 393100i bk4: 412a 393121i bk5: 384a 393630i bk6: 402a 393099i bk7: 384a 393494i bk8: 400a 393224i bk9: 384a 393819i bk10: 312a 394271i bk11: 296a 394458i bk12: 304a 393921i bk13: 256a 394604i bk14: 286a 394648i bk15: 256a 395117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931459
Row_Buffer_Locality_read = 0.962030
Row_Buffer_Locality_write = 0.550538
Bank_Level_Parallism = 1.271075
Bank_Level_Parallism_Col = 1.221368
Bank_Level_Parallism_Ready = 1.030133
write_to_read_ratio_blp_rw_average = 0.257163
GrpLevelPara = 1.130450 

BW Util details:
bwutil = 0.033341 
total_CMD = 395434 
util_bw = 13184 
Wasted_Col = 9089 
Wasted_Row = 4548 
Idle = 368613 

BW Util Bottlenecks: 
RCDc_limit = 2573 
RCDWRc_limit = 1280 
WTRc_limit = 418 
RTWc_limit = 2422 
CCDLc_limit = 4435 
rwq = 0 
CCDLc_limit_alone = 3873 
WTRc_limit_alone = 377 
RTWc_limit_alone = 1901 

Commands details: 
total_CMD = 395434 
n_nop = 387975 
Read = 5794 
Write = 0 
L2_Alloc = 0 
L2_WB = 798 
n_act = 444 
n_pre = 428 
n_ref = 227392 
n_req = 6259 
total_req = 6592 

Dual Bus Interface Util: 
issued_total_row = 872 
issued_total_col = 6592 
Row_Bus_Util =  0.002205 
CoL_Bus_Util = 0.016670 
Either_Row_CoL_Bus_Util = 0.018863 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000670 
queue_avg = 0.159321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.159321
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395434 n_nop=388596 n_act=327 n_pre=311 n_ref_event=0 n_req=5862 n_rd=5520 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.03138
n_activity=32724 dram_eff=0.3792
bk0: 424a 394101i bk1: 408a 394056i bk2: 384a 393729i bk3: 384a 393352i bk4: 384a 393698i bk5: 384a 393862i bk6: 384a 393579i bk7: 384a 393616i bk8: 384a 393731i bk9: 384a 393721i bk10: 296a 394385i bk11: 296a 394381i bk12: 256a 394527i bk13: 256a 394557i bk14: 256a 395081i bk15: 256a 395067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946776
Row_Buffer_Locality_read = 0.969928
Row_Buffer_Locality_write = 0.573099
Bank_Level_Parallism = 1.280237
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.037627
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031378 
total_CMD = 395434 
util_bw = 12408 
Wasted_Col = 7218 
Wasted_Row = 3055 
Idle = 372753 

BW Util Bottlenecks: 
RCDc_limit = 1857 
RCDWRc_limit = 840 
WTRc_limit = 406 
RTWc_limit = 1684 
CCDLc_limit = 3975 
rwq = 0 
CCDLc_limit_alone = 3572 
WTRc_limit_alone = 368 
RTWc_limit_alone = 1319 

Commands details: 
total_CMD = 395434 
n_nop = 388596 
Read = 5520 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 327 
n_pre = 311 
n_ref = 0 
n_req = 5862 
total_req = 6204 

Dual Bus Interface Util: 
issued_total_row = 638 
issued_total_col = 6204 
Row_Bus_Util =  0.001613 
CoL_Bus_Util = 0.015689 
Either_Row_CoL_Bus_Util = 0.017292 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000585 
queue_avg = 0.145911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.145911

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22424, Miss = 3334, Miss_rate = 0.149, Pending_hits = 1571, Reservation_fails = 3432
L2_cache_bank[1]: Access = 13172, Miss = 2760, Miss_rate = 0.210, Pending_hits = 845, Reservation_fails = 1300
L2_cache_bank[2]: Access = 12884, Miss = 2776, Miss_rate = 0.215, Pending_hits = 960, Reservation_fails = 1262
L2_cache_bank[3]: Access = 13088, Miss = 2760, Miss_rate = 0.211, Pending_hits = 868, Reservation_fails = 1956
L2_cache_bank[4]: Access = 13068, Miss = 2776, Miss_rate = 0.212, Pending_hits = 854, Reservation_fails = 1256
L2_cache_bank[5]: Access = 22162, Miss = 3304, Miss_rate = 0.149, Pending_hits = 1615, Reservation_fails = 4262
L2_cache_bank[6]: Access = 12988, Miss = 2776, Miss_rate = 0.214, Pending_hits = 829, Reservation_fails = 1280
L2_cache_bank[7]: Access = 12608, Miss = 2760, Miss_rate = 0.219, Pending_hits = 997, Reservation_fails = 1830
L2_cache_bank[8]: Access = 22298, Miss = 3314, Miss_rate = 0.149, Pending_hits = 1587, Reservation_fails = 3089
L2_cache_bank[9]: Access = 12700, Miss = 2756, Miss_rate = 0.217, Pending_hits = 843, Reservation_fails = 1647
L2_cache_bank[10]: Access = 12960, Miss = 2768, Miss_rate = 0.214, Pending_hits = 975, Reservation_fails = 1283
L2_cache_bank[11]: Access = 12572, Miss = 2752, Miss_rate = 0.219, Pending_hits = 800, Reservation_fails = 1293
L2_total_cache_accesses = 182924
L2_total_cache_misses = 34836
L2_total_cache_miss_rate = 0.1904
L2_total_cache_pending_hits = 12744
L2_total_cache_reservation_fails = 23890
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25273
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31922
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 406
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 692
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17745
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 315
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145088
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32734
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6140
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17745
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=182924
icnt_total_pkts_simt_to_mem=70289
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 236797
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 253013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000233596
	minimum = 0 (at node 0)
	maximum = 0.00146598 (at node 10)
Accepted packet rate average = 0.000233596
	minimum = 0 (at node 0)
	maximum = 0.00484113 (at node 10)
Injected flit rate average = 0.000252537
	minimum = 0 (at node 0)
	maximum = 0.00197736 (at node 10)
Accepted flit rate average= 0.000252537
	minimum = 0 (at node 0)
	maximum = 0.00484113 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.283 (4 samples)
	minimum = 5 (4 samples)
	maximum = 198.5 (4 samples)
Network latency average = 16.3693 (4 samples)
	minimum = 5 (4 samples)
	maximum = 195 (4 samples)
Flit latency average = 15.7757 (4 samples)
	minimum = 5 (4 samples)
	maximum = 194.25 (4 samples)
Fragmentation average = 0.000680209 (4 samples)
	minimum = 0 (4 samples)
	maximum = 67.75 (4 samples)
Injected packet rate average = 0.0604068 (4 samples)
	minimum = 0.0236413 (4 samples)
	maximum = 0.155117 (4 samples)
Accepted packet rate average = 0.0604068 (4 samples)
	minimum = 0.0262776 (4 samples)
	maximum = 0.0906282 (4 samples)
Injected flit rate average = 0.0645796 (4 samples)
	minimum = 0.031003 (4 samples)
	maximum = 0.155372 (4 samples)
Accepted flit rate average = 0.0645796 (4 samples)
	minimum = 0.0356327 (4 samples)
	maximum = 0.0906282 (4 samples)
Injected packet size average = 1.06908 (4 samples)
Accepted packet size average = 1.06908 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 480190 (inst/sec)
gpgpu_simulation_rate = 2620 (cycle/sec)
gpgpu_silicon_slowdown = 114503x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (30,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 36300
gpu_sim_insn = 590400
gpu_ipc =      16.2645
gpu_tot_sim_cycle = 164691
gpu_tot_sim_insn = 24119728
gpu_tot_ipc =     146.4544
gpu_tot_issued_cta = 1024
gpu_occupancy = 4.1665% 
gpu_tot_occupancy = 28.7154% 
max_total_param_size = 0
gpu_stall_dramfull = 49472
gpu_stall_icnt2sh    = 31475
partiton_level_parallism =       0.0909
partiton_level_parallism_total  =       0.3474
partiton_level_parallism_util =       1.1812
partiton_level_parallism_util_total  =       1.7335
L2_BW  =       2.9980 GB/Sec
L2_BW_total  =      11.3236 GB/Sec
gpu_total_sim_rate=430709

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 401890
	L1I_total_cache_misses = 6446
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2130
L1D_cache:
	L1D_cache_core[0]: Access = 4571, Miss = 2682, Miss_rate = 0.587, Pending_hits = 309, Reservation_fails = 780
	L1D_cache_core[1]: Access = 4427, Miss = 2560, Miss_rate = 0.578, Pending_hits = 285, Reservation_fails = 885
	L1D_cache_core[2]: Access = 4412, Miss = 2439, Miss_rate = 0.553, Pending_hits = 307, Reservation_fails = 71
	L1D_cache_core[3]: Access = 4476, Miss = 2619, Miss_rate = 0.585, Pending_hits = 243, Reservation_fails = 1027
	L1D_cache_core[4]: Access = 4412, Miss = 2636, Miss_rate = 0.597, Pending_hits = 322, Reservation_fails = 1873
	L1D_cache_core[5]: Access = 4476, Miss = 2479, Miss_rate = 0.554, Pending_hits = 299, Reservation_fails = 1362
	L1D_cache_core[6]: Access = 4540, Miss = 2604, Miss_rate = 0.574, Pending_hits = 289, Reservation_fails = 402
	L1D_cache_core[7]: Access = 4348, Miss = 2450, Miss_rate = 0.563, Pending_hits = 280, Reservation_fails = 753
	L1D_cache_core[8]: Access = 4348, Miss = 2529, Miss_rate = 0.582, Pending_hits = 242, Reservation_fails = 488
	L1D_cache_core[9]: Access = 4348, Miss = 2542, Miss_rate = 0.585, Pending_hits = 298, Reservation_fails = 1012
	L1D_cache_core[10]: Access = 4379, Miss = 2461, Miss_rate = 0.562, Pending_hits = 296, Reservation_fails = 923
	L1D_cache_core[11]: Access = 4412, Miss = 2543, Miss_rate = 0.576, Pending_hits = 326, Reservation_fails = 1115
	L1D_cache_core[12]: Access = 4476, Miss = 2661, Miss_rate = 0.595, Pending_hits = 317, Reservation_fails = 1692
	L1D_cache_core[13]: Access = 4476, Miss = 2613, Miss_rate = 0.584, Pending_hits = 312, Reservation_fails = 517
	L1D_cache_core[14]: Access = 4284, Miss = 2621, Miss_rate = 0.612, Pending_hits = 330, Reservation_fails = 864
	L1D_total_cache_accesses = 66385
	L1D_total_cache_misses = 38439
	L1D_total_cache_miss_rate = 0.5790
	L1D_total_cache_pending_hits = 4455
	L1D_total_cache_reservation_fails = 13764
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 23625
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395444
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6446
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2130
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17297
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 401890

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13493
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 263
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2130
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6663, 3714, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 25422336
gpgpu_n_tot_w_icount = 794448
gpgpu_n_stall_shd_mem = 46688
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37472
gpgpu_n_mem_write_global = 17297
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 785408
gpgpu_n_store_insn = 276752
gpgpu_n_shmem_insn = 8762384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749952
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1264
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:160726	W0_Idle:1144356	W0_Scoreboard:1171212	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:716631
single_issue_nums: WS0:400776	WS1:393672	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 299776 {8:37472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245384 {72:17297,}
traffic_breakdown_coretomem[INST_ACC_R] = 19496 {8:2437,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5995520 {40:149888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276752 {8:34594,}
traffic_breakdown_memtocore[INST_ACC_R] = 389920 {40:9748,}
maxmflatency = 807 
max_icnt2mem_latency = 720 
maxmrqlatency = 61 
max_icnt2sh_latency = 227 
averagemflatency = 246 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 62 
mrq_lat_table:27004 	2794 	2764 	4691 	2081 	301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	6450 	110443 	62252 	5367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2262 	145 	44 	50162 	2423 	1574 	350 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22343 	24599 	24777 	30945 	60237 	21611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	135 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       116       128       129       128       126       128       104       128       112       128       131       128       136       128       121       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       118       128       129       128       106       128       111       128       110       128       131       128       136       128       121 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       118       128       130       128       124       128       113       128       129       128       130       128       136       128       118       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     13500     14370     18614     15291     21682     17404     32713     18598     22507     20844     32455     21963     15037     23951     10636     25402 
dram[1]:     12999     15058     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     12382     21947     32467     23944     18496     25389     10938 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     10769     13197     17967     15278     32399     17415     32759     18599     20109     20830     32439     21946     20461     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]:  7.761364 13.315789  8.026316  9.306123  9.065574 26.000000  6.600000 10.400000  9.163636 23.111111  8.822222 17.000000 12.766666 144.000000 20.470589 133.000000 
dram[1]: 14.882353 14.457143 12.540541 11.121951 29.714285 26.000000  9.043478 13.419354 26.000000 21.894737 17.555555 18.000000 144.000000 144.000000 134.000000 133.000000 
dram[2]: 13.675675  7.827586 10.311111  7.105882 24.470589  9.482759 11.885715  6.475610 21.894737  9.296296 24.307692 10.131579 144.000000 12.451612 134.000000 20.235294 
dram[3]: 14.457143 13.675675 11.317073 11.121951 26.000000 21.894737 13.000000 12.606061 23.111111 27.733334 18.588236 20.400000 144.000000 144.000000 134.000000 133.000000 
dram[4]:  7.662921 13.567568  7.240964  9.306123  9.100000 19.809525  6.692307 11.555555 10.060000 23.111111  9.439024 19.125000 12.387096 144.000000 18.052631 133.000000 
dram[5]: 13.675675 14.228572 13.028571 12.324325 23.111111 23.111111 10.146341 11.555555 26.000000 18.909090 18.000000 16.105263 144.000000 144.000000 133.000000 133.000000 
average row locality = 39635/2887 = 13.728785
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        76        36        99        64       100        64       101        64       100        64        64        20        79        64        50        20 
dram[1]:        36        36        64        64        64        64        64        64        64        64        24        20        64        64        24        20 
dram[2]:        36        76        64       101        64       100        64       101        64       104        24        56        64        82        24        46 
dram[3]:        36        36        64        64        64        64        64        64        64        64        24        20        64        64        24        20 
dram[4]:        77        36        98        64       100        64       100        64       103        64        59        20        80        64        46        20 
dram[5]:        36        36        64        64        64        64        64        64        64        64        20        20        64        64        20        20 
total dram writes = 5586
bank skew: 104/20 = 5.20
chip skew: 1070/792 = 1.35
average mf latency per bank:
dram[0]:      30158     31823     10147      4584      9398      3837      9101      3958     10051      3505     11208      9156      7481      2385     14423      7789
dram[1]:      29272     30503      4319      4179      3808      3722      3852      3763      3760      3572      7650      9263      2422      2623      6480      7703
dram[2]:      31599     26215      4714      8998      3886      8644      3666      8803      3514      9104      7650     11345      2426      6569      6462     14680
dram[3]:      31228     26556      4642      4227      3904      3663      3774      3826      3518      3581      7984      8538      2791      2378      6573      7999
dram[4]:      24501     28752      8292      4741      7403      3857      8368      3744      9058      3474      9146      8885      5336      2456     12662      7640
dram[5]:      29253     28216      4423      4567      3780      3802      3896      3774      3711      3418      9027      9151      2347      2649      8189      7717
maximum mf latency per bank:
dram[0]:        802       475       689       425       719       416       711       419       746       401       736       397       625       387       807       329
dram[1]:        448       465       378       425       419       403       399       377       470       367       344       361       403       423       364       346
dram[2]:        482       753       416       761       414       788       361       608       425       685       362       586       362       590       332       627
dram[3]:        462       417       446       383       449       379       382       358       384       442       369       333       473       433       385       376
dram[4]:        747       419       764       441       770       436       653       361       703       395       701       389       626       368       646       328
dram[5]:        431       426       382       430       394       421       364       401       464       358       373       341       327       408       394       359
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 164749 -   mf: uid=692732, sid4294967295:w4294967295, part=0, addr=0xc00df800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164649), 
Ready @ 164780 -   mf: uid=692737, sid4294967295:w4294967295, part=0, addr=0xc0037800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164680), 
Ready @ 164782 -   mf: uid=692738, sid4294967295:w4294967295, part=0, addr=0xc00af800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164682), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507235 n_nop=498485 n_act=646 n_pre=630 n_ref_event=94877550480976 n_req=7076 n_rd=6418 n_rd_L2_A=0 n_write=0 n_wr_bk=1065 bw_util=0.02951
n_activity=45280 dram_eff=0.3305
bk0: 628a 503320i bk1: 488a 505346i bk2: 542a 503733i bk3: 424a 504963i bk4: 478a 504060i bk5: 384a 505704i bk6: 456a 503878i bk7: 384a 505175i bk8: 436a 504176i bk9: 384a 505478i bk10: 350a 504984i bk11: 296a 506118i bk12: 336a 505039i bk13: 256a 506196i bk14: 320a 506011i bk15: 256a 506761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910260
Row_Buffer_Locality_read = 0.954191
Row_Buffer_Locality_write = 0.481763
Bank_Level_Parallism = 1.331576
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.037323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029505 
total_CMD = 507235 
util_bw = 14966 
Wasted_Col = 11865 
Wasted_Row = 5718 
Idle = 474686 

BW Util Bottlenecks: 
RCDc_limit = 3322 
RCDWRc_limit = 2052 
WTRc_limit = 839 
RTWc_limit = 3622 
CCDLc_limit = 5700 
rwq = 0 
CCDLc_limit_alone = 4674 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2708 

Commands details: 
total_CMD = 507235 
n_nop = 498485 
Read = 6418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1065 
n_act = 646 
n_pre = 630 
n_ref = 94877550480976 
n_req = 7076 
total_req = 7483 

Dual Bus Interface Util: 
issued_total_row = 1276 
issued_total_col = 7483 
Row_Bus_Util =  0.002516 
CoL_Bus_Util = 0.014753 
Either_Row_CoL_Bus_Util = 0.017250 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001029 
queue_avg = 0.142587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.142587
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507235 n_nop=500007 n_act=346 n_pre=330 n_ref_event=94877551327344 n_req=6160 n_rd=5760 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.02587
n_activity=35148 dram_eff=0.3733
bk0: 488a 505555i bk1: 488a 505424i bk2: 432a 505244i bk3: 424a 505047i bk4: 384a 505713i bk5: 384a 505639i bk6: 384a 505283i bk7: 384a 505543i bk8: 384a 505558i bk9: 384a 505385i bk10: 304a 506096i bk11: 296a 506224i bk12: 256a 506077i bk13: 256a 506125i bk14: 256a 506549i bk15: 256a 506656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946104
Row_Buffer_Locality_read = 0.969097
Row_Buffer_Locality_write = 0.615000
Bank_Level_Parallism = 1.278938
Bank_Level_Parallism_Col = 1.229177
Bank_Level_Parallism_Ready = 1.034808
write_to_read_ratio_blp_rw_average = 0.245667
GrpLevelPara = 1.151592 

BW Util details:
bwutil = 0.025866 
total_CMD = 507235 
util_bw = 13120 
Wasted_Col = 8136 
Wasted_Row = 3351 
Idle = 482628 

BW Util Bottlenecks: 
RCDc_limit = 2023 
RCDWRc_limit = 896 
WTRc_limit = 511 
RTWc_limit = 2139 
CCDLc_limit = 4296 
rwq = 0 
CCDLc_limit_alone = 3773 
WTRc_limit_alone = 446 
RTWc_limit_alone = 1681 

Commands details: 
total_CMD = 507235 
n_nop = 500007 
Read = 5760 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 346 
n_pre = 330 
n_ref = 94877551327344 
n_req = 6160 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 676 
issued_total_col = 6560 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.012933 
Either_Row_CoL_Bus_Util = 0.014250 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001107 
queue_avg = 0.112344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.112344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 164776 -   mf: uid=692735, sid4294967295:w4294967295, part=2, addr=0xc00ff800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164676), 
Ready @ 164779 -   mf: uid=692736, sid4294967295:w4294967295, part=2, addr=0xc0087800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164679), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507235 n_nop=498514 n_act=636 n_pre=620 n_ref_event=0 n_req=7073 n_rd=6408 n_rd_L2_A=0 n_write=0 n_wr_bk=1070 bw_util=0.02949
n_activity=45379 dram_eff=0.3296
bk0: 488a 505530i bk1: 624a 503501i bk2: 432a 504936i bk3: 534a 503322i bk4: 384a 505501i bk5: 476a 504217i bk6: 384a 505364i bk7: 458a 503885i bk8: 384a 505367i bk9: 430a 504192i bk10: 304a 506233i bk11: 344a 505383i bk12: 256a 506135i bk13: 336a 505123i bk14: 256a 506667i bk15: 318a 506026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912060
Row_Buffer_Locality_read = 0.955056
Row_Buffer_Locality_write = 0.497744
Bank_Level_Parallism = 1.316334
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.042440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029485 
total_CMD = 507235 
util_bw = 14956 
Wasted_Col = 11696 
Wasted_Row = 5998 
Idle = 474585 

BW Util Bottlenecks: 
RCDc_limit = 3311 
RCDWRc_limit = 1983 
WTRc_limit = 754 
RTWc_limit = 3681 
CCDLc_limit = 5571 
rwq = 0 
CCDLc_limit_alone = 4566 
WTRc_limit_alone = 647 
RTWc_limit_alone = 2783 

Commands details: 
total_CMD = 507235 
n_nop = 498514 
Read = 6408 
Write = 0 
L2_Alloc = 0 
L2_WB = 1070 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 7073 
total_req = 7478 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 7478 
Row_Bus_Util =  0.002476 
CoL_Bus_Util = 0.014743 
Either_Row_CoL_Bus_Util = 0.017193 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001491 
queue_avg = 0.141668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.141668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507235 n_nop=500009 n_act=342 n_pre=326 n_ref_event=0 n_req=6160 n_rd=5760 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.02587
n_activity=35271 dram_eff=0.372
bk0: 488a 505534i bk1: 488a 505344i bk2: 432a 505046i bk3: 424a 504991i bk4: 384a 505605i bk5: 384a 505483i bk6: 384a 505542i bk7: 384a 505515i bk8: 384a 505567i bk9: 384a 505663i bk10: 304a 506179i bk11: 296a 506156i bk12: 256a 506067i bk13: 256a 506038i bk14: 256a 506654i bk15: 256a 506660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946916
Row_Buffer_Locality_read = 0.969271
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.274822
Bank_Level_Parallism_Col = 1.224061
Bank_Level_Parallism_Ready = 1.037584
write_to_read_ratio_blp_rw_average = 0.250395
GrpLevelPara = 1.152201 

BW Util details:
bwutil = 0.025866 
total_CMD = 507235 
util_bw = 13120 
Wasted_Col = 8132 
Wasted_Row = 3516 
Idle = 482467 

BW Util Bottlenecks: 
RCDc_limit = 2062 
RCDWRc_limit = 856 
WTRc_limit = 414 
RTWc_limit = 2227 
CCDLc_limit = 4306 
rwq = 0 
CCDLc_limit_alone = 3793 
WTRc_limit_alone = 371 
RTWc_limit_alone = 1757 

Commands details: 
total_CMD = 507235 
n_nop = 500009 
Read = 5760 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 342 
n_pre = 326 
n_ref = 0 
n_req = 6160 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 668 
issued_total_col = 6560 
Row_Bus_Util =  0.001317 
CoL_Bus_Util = 0.012933 
Either_Row_CoL_Bus_Util = 0.014246 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000277 
queue_avg = 0.128676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.128676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 164745 -   mf: uid=692730, sid4294967295:w4294967295, part=4, addr=0xc00bf800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164645), 
Ready @ 164747 -   mf: uid=692731, sid4294967295:w4294967295, part=4, addr=0xc00ef800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164647), 
Ready @ 164772 -   mf: uid=692733, sid4294967295:w4294967295, part=4, addr=0xc002f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164672), 
Ready @ 164774 -   mf: uid=692734, sid4294967295:w4294967295, part=4, addr=0xc0017800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (164674), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507235 n_nop=498529 n_act=647 n_pre=631 n_ref_event=227392 n_req=7034 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=1059 bw_util=0.02932
n_activity=45418 dram_eff=0.3275
bk0: 624a 503340i bk1: 484a 505295i bk2: 534a 503560i bk3: 424a 504792i bk4: 472a 504091i bk5: 384a 505398i bk6: 450a 504112i bk7: 384a 505246i bk8: 432a 504169i bk9: 384a 505586i bk10: 344a 505216i bk11: 296a 506236i bk12: 336a 505157i bk13: 256a 506179i bk14: 318a 505951i bk15: 256a 506766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910151
Row_Buffer_Locality_read = 0.954688
Row_Buffer_Locality_write = 0.477134
Bank_Level_Parallism = 1.325766
Bank_Level_Parallism_Col = 1.245379
Bank_Level_Parallism_Ready = 1.034071
write_to_read_ratio_blp_rw_average = 0.304702
GrpLevelPara = 1.111483 

BW Util details:
bwutil = 0.029324 
total_CMD = 507235 
util_bw = 14874 
Wasted_Col = 11780 
Wasted_Row = 5983 
Idle = 474598 

BW Util Bottlenecks: 
RCDc_limit = 3336 
RCDWRc_limit = 2099 
WTRc_limit = 778 
RTWc_limit = 3749 
CCDLc_limit = 5378 
rwq = 0 
CCDLc_limit_alone = 4429 
WTRc_limit_alone = 680 
RTWc_limit_alone = 2898 

Commands details: 
total_CMD = 507235 
n_nop = 498529 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1059 
n_act = 647 
n_pre = 631 
n_ref = 227392 
n_req = 7034 
total_req = 7437 

Dual Bus Interface Util: 
issued_total_row = 1278 
issued_total_col = 7437 
Row_Bus_Util =  0.002520 
CoL_Bus_Util = 0.014662 
Either_Row_CoL_Bus_Util = 0.017164 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001034 
queue_avg = 0.141950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.14195
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507235 n_nop=500019 n_act=354 n_pre=338 n_ref_event=0 n_req=6132 n_rd=5736 n_rd_L2_A=0 n_write=0 n_wr_bk=792 bw_util=0.02574
n_activity=35184 dram_eff=0.3711
bk0: 488a 505464i bk1: 480a 505398i bk2: 424a 505459i bk3: 424a 505094i bk4: 384a 505483i bk5: 384a 505654i bk6: 384a 505380i bk7: 384a 505417i bk8: 384a 505532i bk9: 384a 505523i bk10: 296a 506188i bk11: 296a 506184i bk12: 256a 506112i bk13: 256a 506115i bk14: 256a 506651i bk15: 256a 506628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944716
Row_Buffer_Locality_read = 0.968794
Row_Buffer_Locality_write = 0.595960
Bank_Level_Parallism = 1.279748
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.036528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025740 
total_CMD = 507235 
util_bw = 13056 
Wasted_Col = 8011 
Wasted_Row = 3418 
Idle = 482750 

BW Util Bottlenecks: 
RCDc_limit = 2013 
RCDWRc_limit = 938 
WTRc_limit = 444 
RTWc_limit = 2177 
CCDLc_limit = 4280 
rwq = 0 
CCDLc_limit_alone = 3751 
WTRc_limit_alone = 398 
RTWc_limit_alone = 1694 

Commands details: 
total_CMD = 507235 
n_nop = 500019 
Read = 5736 
Write = 0 
L2_Alloc = 0 
L2_WB = 792 
n_act = 354 
n_pre = 338 
n_ref = 0 
n_req = 6132 
total_req = 6528 

Dual Bus Interface Util: 
issued_total_row = 692 
issued_total_col = 6528 
Row_Bus_Util =  0.001364 
CoL_Bus_Util = 0.012870 
Either_Row_CoL_Bus_Util = 0.014226 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000554 
queue_avg = 0.117125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.117125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24300, Miss = 4040, Miss_rate = 0.166, Pending_hits = 1711, Reservation_fails = 5643
L2_cache_bank[1]: Access = 13892, Miss = 2872, Miss_rate = 0.207, Pending_hits = 1009, Reservation_fails = 3647
L2_cache_bank[2]: Access = 13500, Miss = 2888, Miss_rate = 0.214, Pending_hits = 1120, Reservation_fails = 3332
L2_cache_bank[3]: Access = 13808, Miss = 2872, Miss_rate = 0.208, Pending_hits = 1044, Reservation_fails = 4693
L2_cache_bank[4]: Access = 13684, Miss = 2888, Miss_rate = 0.211, Pending_hits = 1014, Reservation_fails = 3357
L2_cache_bank[5]: Access = 24030, Miss = 4018, Miss_rate = 0.167, Pending_hits = 1751, Reservation_fails = 6419
L2_cache_bank[6]: Access = 13604, Miss = 2888, Miss_rate = 0.212, Pending_hits = 989, Reservation_fails = 3365
L2_cache_bank[7]: Access = 13224, Miss = 2872, Miss_rate = 0.217, Pending_hits = 1157, Reservation_fails = 3918
L2_cache_bank[8]: Access = 24098, Miss = 4018, Miss_rate = 0.167, Pending_hits = 1719, Reservation_fails = 5344
L2_cache_bank[9]: Access = 13316, Miss = 2868, Miss_rate = 0.215, Pending_hits = 1003, Reservation_fails = 3723
L2_cache_bank[10]: Access = 13616, Miss = 2872, Miss_rate = 0.211, Pending_hits = 1127, Reservation_fails = 3374
L2_cache_bank[11]: Access = 13188, Miss = 2864, Miss_rate = 0.217, Pending_hits = 960, Reservation_fails = 3366
L2_total_cache_accesses = 194260
L2_total_cache_misses = 37960
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 14604
L2_total_cache_reservation_fails = 50181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13012
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26872
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 750
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7432
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1592
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 181
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44035
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 543
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 149888
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34594
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9748
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6140
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44035
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=194260
icnt_total_pkts_simt_to_mem=74518
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.12491
	minimum = 5
	maximum = 77
Network latency average = 6.10338
	minimum = 5
	maximum = 76
Slowest packet = 250811
Flit latency average = 6.68217
	minimum = 5
	maximum = 75
Slowest flit = 268038
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0149321
	minimum = 0.00603306 (at node 10)
	maximum = 0.0516804 (at node 15)
Accepted packet rate average = 0.0149321
	minimum = 0.00479339 (at node 17)
	maximum = 0.0208264 (at node 0)
Injected flit rate average = 0.015881
	minimum = 0.00774105 (at node 10)
	maximum = 0.0516804 (at node 15)
Accepted flit rate average= 0.015881
	minimum = 0.00589532 (at node 17)
	maximum = 0.0208264 (at node 0)
Injected packet length average = 1.06355
Accepted packet length average = 1.06355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0514 (5 samples)
	minimum = 5 (5 samples)
	maximum = 174.2 (5 samples)
Network latency average = 14.3161 (5 samples)
	minimum = 5 (5 samples)
	maximum = 171.2 (5 samples)
Flit latency average = 13.957 (5 samples)
	minimum = 5 (5 samples)
	maximum = 170.4 (5 samples)
Fragmentation average = 0.000544167 (5 samples)
	minimum = 0 (5 samples)
	maximum = 54.2 (5 samples)
Injected packet rate average = 0.0513119 (5 samples)
	minimum = 0.0201196 (5 samples)
	maximum = 0.13443 (5 samples)
Accepted packet rate average = 0.0513119 (5 samples)
	minimum = 0.0219807 (5 samples)
	maximum = 0.0766679 (5 samples)
Injected flit rate average = 0.0548399 (5 samples)
	minimum = 0.0263506 (5 samples)
	maximum = 0.134634 (5 samples)
Accepted flit rate average = 0.0548399 (5 samples)
	minimum = 0.0296852 (5 samples)
	maximum = 0.0766679 (5 samples)
Injected packet size average = 1.06876 (5 samples)
Accepted packet size average = 1.06876 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 430709 (inst/sec)
gpgpu_simulation_rate = 2940 (cycle/sec)
gpgpu_silicon_slowdown = 102040x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (30,30,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 34979
gpu_sim_insn = 21427200
gpu_ipc =     612.5732
gpu_tot_sim_cycle = 199670
gpu_tot_sim_insn = 45546928
gpu_tot_ipc =     228.1110
gpu_tot_issued_cta = 1924
gpu_occupancy = 78.9613% 
gpu_tot_occupancy = 40.8190% 
max_total_param_size = 0
gpu_stall_dramfull = 103208
gpu_stall_icnt2sh    = 62084
partiton_level_parallism =       1.3683
partiton_level_parallism_total  =       0.5263
partiton_level_parallism_util =       1.8604
partiton_level_parallism_util_total  =       1.7891
L2_BW  =      44.6377 GB/Sec
L2_BW_total  =      17.1597 GB/Sec
gpu_total_sim_rate=489751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 740290
	L1I_total_cache_misses = 8467
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5092
L1D_cache:
	L1D_cache_core[0]: Access = 8411, Miss = 4965, Miss_rate = 0.590, Pending_hits = 598, Reservation_fails = 1849
	L1D_cache_core[1]: Access = 8203, Miss = 4822, Miss_rate = 0.588, Pending_hits = 569, Reservation_fails = 2767
	L1D_cache_core[2]: Access = 8252, Miss = 4748, Miss_rate = 0.575, Pending_hits = 552, Reservation_fails = 1109
	L1D_cache_core[3]: Access = 8252, Miss = 4875, Miss_rate = 0.591, Pending_hits = 525, Reservation_fails = 2172
	L1D_cache_core[4]: Access = 8316, Miss = 4974, Miss_rate = 0.598, Pending_hits = 601, Reservation_fails = 2417
	L1D_cache_core[5]: Access = 8252, Miss = 4749, Miss_rate = 0.575, Pending_hits = 621, Reservation_fails = 2887
	L1D_cache_core[6]: Access = 8444, Miss = 4963, Miss_rate = 0.588, Pending_hits = 577, Reservation_fails = 1466
	L1D_cache_core[7]: Access = 8252, Miss = 4759, Miss_rate = 0.577, Pending_hits = 592, Reservation_fails = 1586
	L1D_cache_core[8]: Access = 8252, Miss = 4778, Miss_rate = 0.579, Pending_hits = 635, Reservation_fails = 1042
	L1D_cache_core[9]: Access = 8188, Miss = 4758, Miss_rate = 0.581, Pending_hits = 597, Reservation_fails = 1947
	L1D_cache_core[10]: Access = 8155, Miss = 4700, Miss_rate = 0.576, Pending_hits = 540, Reservation_fails = 2496
	L1D_cache_core[11]: Access = 8188, Miss = 4775, Miss_rate = 0.583, Pending_hits = 574, Reservation_fails = 2409
	L1D_cache_core[12]: Access = 8380, Miss = 5058, Miss_rate = 0.604, Pending_hits = 627, Reservation_fails = 3270
	L1D_cache_core[13]: Access = 8380, Miss = 4996, Miss_rate = 0.596, Pending_hits = 578, Reservation_fails = 2439
	L1D_cache_core[14]: Access = 8060, Miss = 4812, Miss_rate = 0.597, Pending_hits = 692, Reservation_fails = 2081
	L1D_total_cache_accesses = 123985
	L1D_total_cache_misses = 72732
	L1D_total_cache_miss_rate = 0.5866
	L1D_total_cache_pending_hits = 8878
	L1D_total_cache_reservation_fails = 31937
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 45225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45135
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 731823
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8467
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5092
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31697
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 740290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31237
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5092
ctas_completed 1924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7779, 4830, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 46849536
gpgpu_n_tot_w_icount = 1464048
gpgpu_n_stall_shd_mem = 77570
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70858
gpgpu_n_mem_write_global = 31697
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476608
gpgpu_n_store_insn = 507152
gpgpu_n_shmem_insn = 16595984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3346
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:296741	W0_Idle:1155440	W0_Scoreboard:1392409	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:735576	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 566864 {8:70858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2282184 {72:31697,}
traffic_breakdown_coretomem[INST_ACC_R] = 20096 {8:2512,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11337280 {40:283432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507152 {8:63394,}
traffic_breakdown_memtocore[INST_ACC_R] = 401920 {40:10048,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 188 
max_icnt2sh_latency = 257 
averagemflatency = 252 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:48872 	5097 	6280 	10009 	5667 	1139 	385 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	10410 	199868 	124771 	11807 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2321 	161 	44 	92994 	4497 	3696 	846 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31191 	44863 	47326 	61769 	119901 	41804 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	171 	60 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       116       128       152       160       126       128       145       160       112       152       152       160       149       152       158       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       118       160       152       128       106       160       149       152       110       160       152       152       148       160       159 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       118       128       152       160       124       128       144       160       129       153       152       160       149       153       158       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     13500     14370     18614     15291     21682     17404     32713     18598     22507     20844     32455     21963     20055     23951     19112     25402 
dram[1]:     12999     15058     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     12382     21947     32467     23944     20082     25389     19100 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     10769     13197     17967     15278     32399     17415     32759     18599     20109     20830     32439     21946     20461     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]:  9.519231 14.701755  9.542857 11.813334  9.950495 14.933333  8.344538 14.451612  9.000000 16.000000 15.160000 29.391304 14.760870 36.625000 30.000000 146.500000 
dram[1]: 15.811320 16.115385 15.508772 13.029411 15.448276 13.575758 11.789474 14.688524 15.448276 14.451612 30.260870 32.190475 32.555557 36.625000 147.000000 146.500000 
dram[2]: 15.518518  9.128440 12.277778  8.877193 13.575758  9.980000 15.448276  8.483051 14.933333  9.132075 40.941177 16.000000 32.555557 14.717391 147.000000 29.818182 
dram[3]: 16.115385 14.133333 13.000000 14.290322 14.451612 14.000000 15.448276 15.186440 17.230770 15.448276 33.142857 35.578949 36.625000 29.400000 147.000000 146.500000 
dram[4]:  9.572816 15.000000  9.411215 11.813334 10.447917 14.000000  9.064220 15.186440  9.228572 17.230770 15.744680 32.190475 15.409091 32.666668 27.333334 146.500000 
dram[5]: 14.964286 16.639999 16.407408 14.290322 14.000000 16.000000 13.575758 13.176471 14.933333 16.000000 32.190475 29.391304 29.299999 58.799999 146.500000 146.500000 
average row locality = 77541/5052 = 15.348575
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       192       188       238       236       256       256       262       256       256       256       178       168       151       148       154       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       176       168       148       148       152       148 
dram[2]:       188       197       232       242       256       256       256       263       256       258       176       170       148       154       152       150 
dram[3]:       188       192       232       236       256       256       256       256       256       256       176       168       148       152       152       148 
dram[4]:       194       192       240       236       257       256       262       256       257       256       172       168       149       152       152       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       168       168       148       152       148       148 
total dram writes = 20012
bank skew: 263/148 = 1.78
chip skew: 3354/3320 = 1.01
average mf latency per bank:
dram[0]:      17560      8765      9701      3742      7036      2051      6687      1884      7254      1870      7785      2166      7427      2082      7797      2129
dram[1]:       8185      8374      4009      3626      2017      2022      1925      1900      1885      1829      2080      2125      2070      2233      1978      2031
dram[2]:       8668     16703      4090      9277      2027      7066      1852      6924      1906      7239      2084      7977      2123      7500      2101      8542
dram[3]:       8540      7849      4179      3654      2067      2027      1909      1928      1843      1776      2130      2073      2398      2011      2091      2102
dram[4]:      15068      8424      8892      3891      6451      2042      6264      1900      6609      1883      6745      2142      6591      2110      7407      2167
dram[5]:       8052      8144      3635      3863      2088      2022      1958      1912      1828      1769      2142      2155      2006      2254      2075      2083
maximum mf latency per bank:
dram[0]:        802       475       831       425       890       477       905       419       828       422       736       397       625       387       807       368
dram[1]:        448       465       378       425       521       447       404       446       470       391       350       361       403       423       364       415
dram[2]:        482       759       416       762       454       788       375       775       467       762       369       717       362       678       375       637
dram[3]:        462       417       446       402       471       503       428       463       422       442       369       343       473       433       466       383
dram[4]:        747       425       780       441       809       468       821       399       783       498       701       389       626       375       646       365
dram[5]:        431       426       387       489       529       488       498       401       464       414       373       374       327       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614968 n_nop=598134 n_act=1019 n_pre=1003 n_ref_event=94877550480976 n_req=13319 n_rd=11486 n_rd_L2_A=0 n_write=0 n_wr_bk=3343 bw_util=0.04823
n_activity=83092 dram_eff=0.3569
bk0: 876a 608754i bk1: 744a 610303i bk2: 858a 608579i bk3: 768a 609676i bk4: 846a 608577i bk5: 768a 609571i bk6: 832a 608276i bk7: 768a 609831i bk8: 820a 608160i bk9: 768a 609651i bk10: 654a 610735i bk11: 592a 611401i bk12: 592a 611111i bk13: 512a 612295i bk14: 576a 611794i bk15: 512a 612502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924319
Row_Buffer_Locality_read = 0.959777
Row_Buffer_Locality_write = 0.702128
Bank_Level_Parallism = 1.464284
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.048695
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048227 
total_CMD = 614968 
util_bw = 29658 
Wasted_Col = 24820 
Wasted_Row = 9760 
Idle = 550730 

BW Util Bottlenecks: 
RCDc_limit = 5134 
RCDWRc_limit = 3217 
WTRc_limit = 2706 
RTWc_limit = 12106 
CCDLc_limit = 12438 
rwq = 0 
CCDLc_limit_alone = 8760 
WTRc_limit_alone = 2250 
RTWc_limit_alone = 8884 

Commands details: 
total_CMD = 614968 
n_nop = 598134 
Read = 11486 
Write = 0 
L2_Alloc = 0 
L2_WB = 3343 
n_act = 1019 
n_pre = 1003 
n_ref = 94877550480976 
n_req = 13319 
total_req = 14829 

Dual Bus Interface Util: 
issued_total_row = 2022 
issued_total_col = 14829 
Row_Bus_Util =  0.003288 
CoL_Bus_Util = 0.024113 
Either_Row_CoL_Bus_Util = 0.027374 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001010 
queue_avg = 0.316475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614968 n_nop=599371 n_act=711 n_pre=695 n_ref_event=94877551327344 n_req=12540 n_rd=10880 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.04618
n_activity=74381 dram_eff=0.3818
bk0: 744a 610798i bk1: 744a 610417i bk2: 768a 610246i bk3: 768a 609682i bk4: 768a 609500i bk5: 768a 609482i bk6: 768a 609702i bk7: 768a 609827i bk8: 768a 609618i bk9: 768a 609635i bk10: 608a 611348i bk11: 592a 611402i bk12: 512a 612122i bk13: 512a 611922i bk14: 512a 612201i bk15: 512a 612285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944418
Row_Buffer_Locality_read = 0.968290
Row_Buffer_Locality_write = 0.787952
Bank_Level_Parallism = 1.469589
Bank_Level_Parallism_Col = 1.459074
Bank_Level_Parallism_Ready = 1.055716
write_to_read_ratio_blp_rw_average = 0.447629
GrpLevelPara = 1.219996 

BW Util details:
bwutil = 0.046181 
total_CMD = 614968 
util_bw = 28400 
Wasted_Col = 22057 
Wasted_Row = 7190 
Idle = 557321 

BW Util Bottlenecks: 
RCDc_limit = 3770 
RCDWRc_limit = 2029 
WTRc_limit = 2528 
RTWc_limit = 11873 
CCDLc_limit = 11336 
rwq = 0 
CCDLc_limit_alone = 7976 
WTRc_limit_alone = 2139 
RTWc_limit_alone = 8902 

Commands details: 
total_CMD = 614968 
n_nop = 599371 
Read = 10880 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 711 
n_pre = 695 
n_ref = 94877551327344 
n_req = 12540 
total_req = 14200 

Dual Bus Interface Util: 
issued_total_row = 1406 
issued_total_col = 14200 
Row_Bus_Util =  0.002286 
CoL_Bus_Util = 0.023091 
Either_Row_CoL_Bus_Util = 0.025362 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000577 
queue_avg = 0.279447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614968 n_nop=598126 n_act=1024 n_pre=1008 n_ref_event=0 n_req=13323 n_rd=11480 n_rd_L2_A=0 n_write=0 n_wr_bk=3354 bw_util=0.04824
n_activity=83257 dram_eff=0.3563
bk0: 744a 610720i bk1: 876a 608594i bk2: 768a 609592i bk3: 866a 608169i bk4: 768a 609301i bk5: 840a 608548i bk6: 768a 609770i bk7: 838a 608357i bk8: 768a 609459i bk9: 814a 608238i bk10: 608a 611398i bk11: 636a 611072i bk12: 512a 612100i bk13: 588a 611255i bk14: 512a 612580i bk15: 574a 611954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924191
Row_Buffer_Locality_read = 0.959582
Row_Buffer_Locality_write = 0.703744
Bank_Level_Parallism = 1.460217
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.058792
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048243 
total_CMD = 614968 
util_bw = 29668 
Wasted_Col = 24555 
Wasted_Row = 10313 
Idle = 550432 

BW Util Bottlenecks: 
RCDc_limit = 5134 
RCDWRc_limit = 3183 
WTRc_limit = 2485 
RTWc_limit = 12220 
CCDLc_limit = 12354 
rwq = 0 
CCDLc_limit_alone = 8665 
WTRc_limit_alone = 2040 
RTWc_limit_alone = 8976 

Commands details: 
total_CMD = 614968 
n_nop = 598126 
Read = 11480 
Write = 0 
L2_Alloc = 0 
L2_WB = 3354 
n_act = 1024 
n_pre = 1008 
n_ref = 0 
n_req = 13323 
total_req = 14834 

Dual Bus Interface Util: 
issued_total_row = 2032 
issued_total_col = 14834 
Row_Bus_Util =  0.003304 
CoL_Bus_Util = 0.024122 
Either_Row_CoL_Bus_Util = 0.027387 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001425 
queue_avg = 0.316228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316228
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614968 n_nop=599386 n_act=694 n_pre=678 n_ref_event=0 n_req=12552 n_rd=10888 n_rd_L2_A=0 n_write=0 n_wr_bk=3328 bw_util=0.04623
n_activity=74215 dram_eff=0.3831
bk0: 744a 610608i bk1: 752a 610099i bk2: 768a 610017i bk3: 768a 610055i bk4: 768a 609049i bk5: 768a 609207i bk6: 768a 609572i bk7: 768a 609866i bk8: 768a 610064i bk9: 768a 609633i bk10: 608a 611263i bk11: 592a 611288i bk12: 512a 612091i bk13: 512a 611959i bk14: 512a 612536i bk15: 512a 612515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945905
Row_Buffer_Locality_read = 0.968957
Row_Buffer_Locality_write = 0.795072
Bank_Level_Parallism = 1.474656
Bank_Level_Parallism_Col = 1.464947
Bank_Level_Parallism_Ready = 1.056226
write_to_read_ratio_blp_rw_average = 0.454204
GrpLevelPara = 1.227469 

BW Util details:
bwutil = 0.046233 
total_CMD = 614968 
util_bw = 28432 
Wasted_Col = 21985 
Wasted_Row = 7324 
Idle = 557227 

BW Util Bottlenecks: 
RCDc_limit = 3771 
RCDWRc_limit = 1954 
WTRc_limit = 2492 
RTWc_limit = 12322 
CCDLc_limit = 11463 
rwq = 0 
CCDLc_limit_alone = 7989 
WTRc_limit_alone = 2132 
RTWc_limit_alone = 9208 

Commands details: 
total_CMD = 614968 
n_nop = 599386 
Read = 10888 
Write = 0 
L2_Alloc = 0 
L2_WB = 3328 
n_act = 694 
n_pre = 678 
n_ref = 0 
n_req = 12552 
total_req = 14216 

Dual Bus Interface Util: 
issued_total_row = 1372 
issued_total_col = 14216 
Row_Bus_Util =  0.002231 
CoL_Bus_Util = 0.023117 
Either_Row_CoL_Bus_Util = 0.025338 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000385 
queue_avg = 0.318535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614968 n_nop=598197 n_act=999 n_pre=983 n_ref_event=227392 n_req=13291 n_rd=11454 n_rd_L2_A=0 n_write=0 n_wr_bk=3347 bw_util=0.04814
n_activity=82539 dram_eff=0.3586
bk0: 868a 608625i bk1: 744a 610196i bk2: 862a 608434i bk3: 768a 609433i bk4: 844a 608543i bk5: 768a 609138i bk6: 826a 608605i bk7: 768a 609606i bk8: 816a 608295i bk9: 768a 609699i bk10: 640a 610903i bk11: 592a 611499i bk12: 592a 611316i bk13: 512a 612191i bk14: 574a 611875i bk15: 512a 612839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925965
Row_Buffer_Locality_read = 0.961149
Row_Buffer_Locality_write = 0.706587
Bank_Level_Parallism = 1.478664
Bank_Level_Parallism_Col = 1.454148
Bank_Level_Parallism_Ready = 1.050900
write_to_read_ratio_blp_rw_average = 0.437492
GrpLevelPara = 1.195622 

BW Util details:
bwutil = 0.048136 
total_CMD = 614968 
util_bw = 29602 
Wasted_Col = 24519 
Wasted_Row = 9631 
Idle = 551216 

BW Util Bottlenecks: 
RCDc_limit = 4962 
RCDWRc_limit = 3184 
WTRc_limit = 2780 
RTWc_limit = 12439 
CCDLc_limit = 12053 
rwq = 0 
CCDLc_limit_alone = 8423 
WTRc_limit_alone = 2331 
RTWc_limit_alone = 9258 

Commands details: 
total_CMD = 614968 
n_nop = 598197 
Read = 11454 
Write = 0 
L2_Alloc = 0 
L2_WB = 3347 
n_act = 999 
n_pre = 983 
n_ref = 227392 
n_req = 13291 
total_req = 14801 

Dual Bus Interface Util: 
issued_total_row = 1982 
issued_total_col = 14801 
Row_Bus_Util =  0.003223 
CoL_Bus_Util = 0.024068 
Either_Row_CoL_Bus_Util = 0.027271 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000716 
queue_avg = 0.316273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=614968 n_nop=599440 n_act=689 n_pre=673 n_ref_event=0 n_req=12516 n_rd=10856 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.0461
n_activity=74134 dram_eff=0.3824
bk0: 744a 610367i bk1: 736a 610514i bk2: 768a 610573i bk3: 768a 610000i bk4: 768a 609163i bk5: 768a 609613i bk6: 768a 609963i bk7: 768a 609669i bk8: 768a 609816i bk9: 768a 609621i bk10: 592a 611391i bk11: 592a 611183i bk12: 512a 612200i bk13: 512a 612211i bk14: 512a 612270i bk15: 512a 612354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946149
Row_Buffer_Locality_read = 0.969602
Row_Buffer_Locality_write = 0.792771
Bank_Level_Parallism = 1.464994
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.053635
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046103 
total_CMD = 614968 
util_bw = 28352 
Wasted_Col = 21811 
Wasted_Row = 7222 
Idle = 557583 

BW Util Bottlenecks: 
RCDc_limit = 3620 
RCDWRc_limit = 1991 
WTRc_limit = 2106 
RTWc_limit = 12440 
CCDLc_limit = 11472 
rwq = 0 
CCDLc_limit_alone = 7965 
WTRc_limit_alone = 1757 
RTWc_limit_alone = 9282 

Commands details: 
total_CMD = 614968 
n_nop = 599440 
Read = 10856 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 689 
n_pre = 673 
n_ref = 0 
n_req = 12516 
total_req = 14176 

Dual Bus Interface Util: 
issued_total_row = 1362 
issued_total_col = 14176 
Row_Bus_Util =  0.002215 
CoL_Bus_Util = 0.023052 
Either_Row_CoL_Bus_Util = 0.025250 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000644 
queue_avg = 0.314355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43640, Miss = 6548, Miss_rate = 0.150, Pending_hits = 2797, Reservation_fails = 6768
L2_cache_bank[1]: Access = 25396, Miss = 5432, Miss_rate = 0.214, Pending_hits = 1797, Reservation_fails = 3653
L2_cache_bank[2]: Access = 25264, Miss = 5448, Miss_rate = 0.216, Pending_hits = 1846, Reservation_fails = 3340
L2_cache_bank[3]: Access = 25212, Miss = 5432, Miss_rate = 0.215, Pending_hits = 1861, Reservation_fails = 4697
L2_cache_bank[4]: Access = 25556, Miss = 5448, Miss_rate = 0.213, Pending_hits = 1775, Reservation_fails = 3361
L2_cache_bank[5]: Access = 43250, Miss = 6530, Miss_rate = 0.151, Pending_hits = 2849, Reservation_fails = 8901
L2_cache_bank[6]: Access = 25344, Miss = 5448, Miss_rate = 0.215, Pending_hits = 1786, Reservation_fails = 3369
L2_cache_bank[7]: Access = 25072, Miss = 5440, Miss_rate = 0.217, Pending_hits = 1930, Reservation_fails = 4480
L2_cache_bank[8]: Access = 42978, Miss = 6530, Miss_rate = 0.152, Pending_hits = 2819, Reservation_fails = 7063
L2_cache_bank[9]: Access = 25260, Miss = 5432, Miss_rate = 0.215, Pending_hits = 1791, Reservation_fails = 4040
L2_cache_bank[10]: Access = 24984, Miss = 5432, Miss_rate = 0.217, Pending_hits = 1876, Reservation_fails = 3378
L2_cache_bank[11]: Access = 24948, Miss = 5424, Miss_rate = 0.217, Pending_hits = 1770, Reservation_fails = 3369
L2_total_cache_accesses = 356904
L2_total_cache_misses = 68544
L2_total_cache_miss_rate = 0.1921
L2_total_cache_pending_hits = 24897
L2_total_cache_reservation_fails = 56419
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49966
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 750
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7652
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1652
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 45681
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 558
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283432
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63394
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10663
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45681
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=356904
icnt_total_pkts_simt_to_mem=136779
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.465
	minimum = 5
	maximum = 687
Network latency average = 50.1356
	minimum = 5
	maximum = 687
Slowest packet = 254531
Flit latency average = 47.2501
	minimum = 5
	maximum = 687
Slowest flit = 271828
Fragmentation average = 0.00303556
	minimum = 0
	maximum = 145
Injected packet rate average = 0.22289
	minimum = 0.0872238 (at node 14)
	maximum = 0.552903 (at node 15)
Accepted packet rate average = 0.22289
	minimum = 0.0995454 (at node 25)
	maximum = 0.322022 (at node 12)
Injected flit rate average = 0.238138
	minimum = 0.114211 (at node 14)
	maximum = 0.552903 (at node 15)
Accepted flit rate average= 0.238138
	minimum = 0.136139 (at node 25)
	maximum = 0.322022 (at node 12)
Injected packet length average = 1.06841
Accepted packet length average = 1.06841
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4537 (6 samples)
	minimum = 5 (6 samples)
	maximum = 259.667 (6 samples)
Network latency average = 20.286 (6 samples)
	minimum = 5 (6 samples)
	maximum = 257.167 (6 samples)
Flit latency average = 19.5059 (6 samples)
	minimum = 5 (6 samples)
	maximum = 256.5 (6 samples)
Fragmentation average = 0.000959399 (6 samples)
	minimum = 0 (6 samples)
	maximum = 69.3333 (6 samples)
Injected packet rate average = 0.0799083 (6 samples)
	minimum = 0.0313036 (6 samples)
	maximum = 0.204175 (6 samples)
Accepted packet rate average = 0.0799083 (6 samples)
	minimum = 0.0349082 (6 samples)
	maximum = 0.11756 (6 samples)
Injected flit rate average = 0.0853895 (6 samples)
	minimum = 0.040994 (6 samples)
	maximum = 0.204345 (6 samples)
Accepted flit rate average = 0.0853895 (6 samples)
	minimum = 0.0474275 (6 samples)
	maximum = 0.11756 (6 samples)
Injected packet size average = 1.06859 (6 samples)
Accepted packet size average = 1.06859 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 489751 (inst/sec)
gpgpu_simulation_rate = 2146 (cycle/sec)
gpgpu_silicon_slowdown = 139794x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 29293
gpu_sim_insn = 19880
gpu_ipc =       0.6787
gpu_tot_sim_cycle = 228963
gpu_tot_sim_insn = 45566808
gpu_tot_ipc =     199.0139
gpu_tot_issued_cta = 1925
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 40.2994% 
max_total_param_size = 0
gpu_stall_dramfull = 103208
gpu_stall_icnt2sh    = 62084
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4591
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7885
L2_BW  =       0.0465 GB/Sec
L2_BW_total  =      14.9703 GB/Sec
gpu_total_sim_rate=474654

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 741962
	L1I_total_cache_misses = 8479
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5092
L1D_cache:
	L1D_cache_core[0]: Access = 8411, Miss = 4965, Miss_rate = 0.590, Pending_hits = 598, Reservation_fails = 1849
	L1D_cache_core[1]: Access = 8203, Miss = 4822, Miss_rate = 0.588, Pending_hits = 569, Reservation_fails = 2767
	L1D_cache_core[2]: Access = 8252, Miss = 4748, Miss_rate = 0.575, Pending_hits = 552, Reservation_fails = 1109
	L1D_cache_core[3]: Access = 8252, Miss = 4875, Miss_rate = 0.591, Pending_hits = 525, Reservation_fails = 2172
	L1D_cache_core[4]: Access = 8316, Miss = 4974, Miss_rate = 0.598, Pending_hits = 601, Reservation_fails = 2417
	L1D_cache_core[5]: Access = 8252, Miss = 4749, Miss_rate = 0.575, Pending_hits = 621, Reservation_fails = 2887
	L1D_cache_core[6]: Access = 8444, Miss = 4963, Miss_rate = 0.588, Pending_hits = 577, Reservation_fails = 1466
	L1D_cache_core[7]: Access = 8252, Miss = 4759, Miss_rate = 0.577, Pending_hits = 592, Reservation_fails = 1586
	L1D_cache_core[8]: Access = 8252, Miss = 4778, Miss_rate = 0.579, Pending_hits = 635, Reservation_fails = 1042
	L1D_cache_core[9]: Access = 8188, Miss = 4758, Miss_rate = 0.581, Pending_hits = 597, Reservation_fails = 1947
	L1D_cache_core[10]: Access = 8155, Miss = 4700, Miss_rate = 0.576, Pending_hits = 540, Reservation_fails = 2496
	L1D_cache_core[11]: Access = 8188, Miss = 4775, Miss_rate = 0.583, Pending_hits = 574, Reservation_fails = 2409
	L1D_cache_core[12]: Access = 8380, Miss = 5058, Miss_rate = 0.604, Pending_hits = 627, Reservation_fails = 3270
	L1D_cache_core[13]: Access = 8411, Miss = 5012, Miss_rate = 0.596, Pending_hits = 578, Reservation_fails = 2439
	L1D_cache_core[14]: Access = 8060, Miss = 4812, Miss_rate = 0.597, Pending_hits = 692, Reservation_fails = 2081
	L1D_total_cache_accesses = 124016
	L1D_total_cache_misses = 72748
	L1D_total_cache_miss_rate = 0.5866
	L1D_total_cache_pending_hits = 8878
	L1D_total_cache_reservation_fails = 31937
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 45231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 733483
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8479
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5092
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 741962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31237
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5092
ctas_completed 1925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7779, 4830, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 46943904
gpgpu_n_tot_w_icount = 1466997
gpgpu_n_stall_shd_mem = 78074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70874
gpgpu_n_mem_write_global = 31712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476864
gpgpu_n_store_insn = 507392
gpgpu_n_shmem_insn = 16600680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3346
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:296741	W0_Idle:1189747	W0_Scoreboard:1413737	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:72852	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:738525	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 566992 {8:70874,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283264 {72:31712,}
traffic_breakdown_coretomem[INST_ACC_R] = 20192 {8:2524,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11339840 {40:283496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507392 {8:63424,}
traffic_breakdown_memtocore[INST_ACC_R] = 403840 {40:10096,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 188 
max_icnt2sh_latency = 257 
averagemflatency = 252 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:48991 	5097 	6287 	10023 	5667 	1139 	385 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	10425 	199947 	124771 	11807 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2333 	161 	44 	93025 	4497 	3696 	846 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31285 	44863 	47326 	61769 	119901 	41804 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	184 	60 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       152       160       126       128       145       160       112       152       152       160       149       152       158       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       118       160       152       128       106       160       149       152       110       160       152       152       148       160       159 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       128       128       152       160       124       128       144       160       129       153       152       160       149       153       158       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     13500     14370     18614     15291     21682     17404     32713     18598     22507     20844     32455     21963     20055     23951     19112     25402 
dram[1]:     12999     15058     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     12382     21947     32467     23944     20082     25389     19100 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     10769     13197     17967     15278     32399     17415     32759     18599     20109     20830     32439     21946     20461     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]:  9.504762 14.701755  9.641509 11.813334  9.950495 14.933333  8.344538 14.451612  9.000000 16.000000 14.960784 29.391304 14.804348 36.625000 30.000000 146.500000 
dram[1]: 15.666667 16.115385 15.508772 13.029411 15.448276 13.575758 11.789474 14.688524 15.448276 14.451612 30.260870 32.190475 32.666668 36.625000 147.000000 146.500000 
dram[2]: 15.381818  9.128440 12.277778  9.052631 13.575758  9.980000 15.448276  8.483051 14.933333  9.132075 40.941177 15.765958 32.666668 14.717391 147.000000 29.818182 
dram[3]: 15.962264 14.133333 13.000000 14.290322 14.451612 14.000000 15.448276 15.186440 17.230770 15.448276 33.142857 35.578949 36.750000 29.400000 147.000000 146.500000 
dram[4]:  9.557693 15.000000  9.635514 11.813334 10.447917 14.000000  9.064220 15.186440  9.228572 17.230770 15.541667 32.190475 15.454545 32.666668 27.333334 146.500000 
dram[5]: 14.842105 16.639999 16.407408 14.290322 14.000000 16.000000 13.575758 13.176471 14.933333 16.000000 32.190475 29.391304 29.400000 58.799999 146.500000 146.500000 
average row locality = 77681/5062 = 15.345911
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       192       188       238       236       256       256       262       256       256       256       188       168       154       148       154       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       176       168       152       148       152       148 
dram[2]:       188       197       232       242       256       256       256       263       256       258       176       180       152       154       152       150 
dram[3]:       188       192       232       236       256       256       256       256       256       256       176       168       152       152       152       148 
dram[4]:       194       192       240       236       257       256       262       256       257       256       184       168       153       152       152       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       168       168       152       152       148       148 
total dram writes = 20067
bank skew: 263/148 = 1.78
chip skew: 3368/3324 = 1.01
average mf latency per bank:
dram[0]:      17560      8765      9726      3742      7036      2051      6687      1884      7254      1870      7370      2166      7282      2082      7797      2129
dram[1]:       8185      8374      4009      3626      2017      2022      1925      1900      1885      1829      2080      2125      2016      2233      1978      2031
dram[2]:       8668     16703      4090      9301      2027      7066      1852      6924      1906      7239      2084      7534      2067      7500      2101      8542
dram[3]:       8540      7849      4179      3654      2067      2027      1909      1928      1843      1776      2130      2073      2335      2011      2091      2102
dram[4]:      15068      8424      8921      3891      6451      2042      6264      1900      6609      1883      6305      2142      6418      2110      7407      2167
dram[5]:       8052      8144      3635      3863      2088      2022      1958      1912      1828      1769      2142      2155      1953      2254      2075      2083
maximum mf latency per bank:
dram[0]:        802       475       831       425       890       477       905       419       828       422       736       397       625       387       807       368
dram[1]:        448       465       378       425       521       447       404       446       470       391       350       361       403       423       364       415
dram[2]:        482       759       416       762       454       788       375       775       467       762       369       717       362       678       375       637
dram[3]:        462       417       446       402       471       503       428       463       422       442       369       343       473       433       466       383
dram[4]:        747       425       780       441       809       468       821       399       783       498       701       389       626       375       646       365
dram[5]:        431       426       387       489       529       488       498       401       464       414       373       374       327       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705188 n_nop=688307 n_act=1022 n_pre=1006 n_ref_event=94877550480976 n_req=13354 n_rd=11514 n_rd_L2_A=0 n_write=0 n_wr_bk=3356 bw_util=0.04217
n_activity=83381 dram_eff=0.3567
bk0: 884a 698940i bk1: 744a 700521i bk2: 878a 698751i bk3: 768a 699895i bk4: 846a 698797i bk5: 768a 699791i bk6: 832a 698496i bk7: 768a 700051i bk8: 820a 698380i bk9: 768a 699871i bk10: 654a 700818i bk11: 592a 701620i bk12: 592a 701309i bk13: 512a 702515i bk14: 576a 702014i bk15: 512a 702722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924292
Row_Buffer_Locality_read = 0.959701
Row_Buffer_Locality_write = 0.702717
Bank_Level_Parallism = 1.463846
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.048561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042173 
total_CMD = 705188 
util_bw = 29740 
Wasted_Col = 24932 
Wasted_Row = 9782 
Idle = 640734 

BW Util Bottlenecks: 
RCDc_limit = 5158 
RCDWRc_limit = 3223 
WTRc_limit = 2708 
RTWc_limit = 12185 
CCDLc_limit = 12484 
rwq = 0 
CCDLc_limit_alone = 8784 
WTRc_limit_alone = 2252 
RTWc_limit_alone = 8941 

Commands details: 
total_CMD = 705188 
n_nop = 688307 
Read = 11514 
Write = 0 
L2_Alloc = 0 
L2_WB = 3356 
n_act = 1022 
n_pre = 1006 
n_ref = 94877550480976 
n_req = 13354 
total_req = 14870 

Dual Bus Interface Util: 
issued_total_row = 2028 
issued_total_col = 14870 
Row_Bus_Util =  0.002876 
CoL_Bus_Util = 0.021087 
Either_Row_CoL_Bus_Util = 0.023938 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001007 
queue_avg = 0.276202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705188 n_nop=689577 n_act=712 n_pre=696 n_ref_event=94877551327344 n_req=12550 n_rd=10888 n_rd_L2_A=0 n_write=0 n_wr_bk=3324 bw_util=0.04031
n_activity=74469 dram_eff=0.3817
bk0: 752a 700984i bk1: 744a 700635i bk2: 768a 700465i bk3: 768a 699901i bk4: 768a 699719i bk5: 768a 699701i bk6: 768a 699921i bk7: 768a 700046i bk8: 768a 699838i bk9: 768a 699855i bk10: 608a 701569i bk11: 592a 701623i bk12: 512a 702318i bk13: 512a 702143i bk14: 512a 702422i bk15: 512a 702506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944382
Row_Buffer_Locality_read = 0.968222
Row_Buffer_Locality_write = 0.788207
Bank_Level_Parallism = 1.469295
Bank_Level_Parallism_Col = 1.458746
Bank_Level_Parallism_Ready = 1.055669
write_to_read_ratio_blp_rw_average = 0.447662
GrpLevelPara = 1.219767 

BW Util details:
bwutil = 0.040307 
total_CMD = 705188 
util_bw = 28424 
Wasted_Col = 22087 
Wasted_Row = 7197 
Idle = 647480 

BW Util Bottlenecks: 
RCDc_limit = 3782 
RCDWRc_limit = 2029 
WTRc_limit = 2533 
RTWc_limit = 11886 
CCDLc_limit = 11346 
rwq = 0 
CCDLc_limit_alone = 7983 
WTRc_limit_alone = 2144 
RTWc_limit_alone = 8912 

Commands details: 
total_CMD = 705188 
n_nop = 689577 
Read = 10888 
Write = 0 
L2_Alloc = 0 
L2_WB = 3324 
n_act = 712 
n_pre = 696 
n_ref = 94877551327344 
n_req = 12550 
total_req = 14212 

Dual Bus Interface Util: 
issued_total_row = 1408 
issued_total_col = 14212 
Row_Bus_Util =  0.001997 
CoL_Bus_Util = 0.020153 
Either_Row_CoL_Bus_Util = 0.022137 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000577 
queue_avg = 0.243796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705188 n_nop=688300 n_act=1026 n_pre=1010 n_ref_event=0 n_req=13358 n_rd=11508 n_rd_L2_A=0 n_write=0 n_wr_bk=3368 bw_util=0.04219
n_activity=83542 dram_eff=0.3561
bk0: 752a 700904i bk1: 876a 698811i bk2: 768a 699811i bk3: 886a 698367i bk4: 768a 699520i bk5: 840a 698767i bk6: 768a 699990i bk7: 838a 698578i bk8: 768a 699680i bk9: 814a 698460i bk10: 608a 701620i bk11: 636a 701182i bk12: 512a 702293i bk13: 588a 701474i bk14: 512a 702799i bk15: 574a 702174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924240
Row_Buffer_Locality_read = 0.959593
Row_Buffer_Locality_write = 0.704324
Bank_Level_Parallism = 1.459656
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.058626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042190 
total_CMD = 705188 
util_bw = 29752 
Wasted_Col = 24651 
Wasted_Row = 10324 
Idle = 640461 

BW Util Bottlenecks: 
RCDc_limit = 5146 
RCDWRc_limit = 3190 
WTRc_limit = 2490 
RTWc_limit = 12292 
CCDLc_limit = 12395 
rwq = 0 
CCDLc_limit_alone = 8689 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 9031 

Commands details: 
total_CMD = 705188 
n_nop = 688300 
Read = 11508 
Write = 0 
L2_Alloc = 0 
L2_WB = 3368 
n_act = 1026 
n_pre = 1010 
n_ref = 0 
n_req = 13358 
total_req = 14876 

Dual Bus Interface Util: 
issued_total_row = 2036 
issued_total_col = 14876 
Row_Bus_Util =  0.002887 
CoL_Bus_Util = 0.021095 
Either_Row_CoL_Bus_Util = 0.023948 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001421 
queue_avg = 0.275891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705188 n_nop=689592 n_act=695 n_pre=679 n_ref_event=0 n_req=12562 n_rd=10896 n_rd_L2_A=0 n_write=0 n_wr_bk=3332 bw_util=0.04035
n_activity=74303 dram_eff=0.383
bk0: 752a 700794i bk1: 752a 700317i bk2: 768a 700236i bk3: 768a 700274i bk4: 768a 699269i bk5: 768a 699427i bk6: 768a 699792i bk7: 768a 700086i bk8: 768a 700284i bk9: 768a 699853i bk10: 608a 701483i bk11: 592a 701508i bk12: 512a 702286i bk13: 512a 702179i bk14: 512a 702757i bk15: 512a 702736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945868
Row_Buffer_Locality_read = 0.968888
Row_Buffer_Locality_write = 0.795318
Bank_Level_Parallism = 1.474357
Bank_Level_Parallism_Col = 1.464612
Bank_Level_Parallism_Ready = 1.056179
write_to_read_ratio_blp_rw_average = 0.454231
GrpLevelPara = 1.227232 

BW Util details:
bwutil = 0.040352 
total_CMD = 705188 
util_bw = 28456 
Wasted_Col = 22015 
Wasted_Row = 7331 
Idle = 647386 

BW Util Bottlenecks: 
RCDc_limit = 3783 
RCDWRc_limit = 1954 
WTRc_limit = 2497 
RTWc_limit = 12335 
CCDLc_limit = 11473 
rwq = 0 
CCDLc_limit_alone = 7996 
WTRc_limit_alone = 2137 
RTWc_limit_alone = 9218 

Commands details: 
total_CMD = 705188 
n_nop = 689592 
Read = 10896 
Write = 0 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 695 
n_pre = 679 
n_ref = 0 
n_req = 12562 
total_req = 14228 

Dual Bus Interface Util: 
issued_total_row = 1374 
issued_total_col = 14228 
Row_Bus_Util =  0.001948 
CoL_Bus_Util = 0.020176 
Either_Row_CoL_Bus_Util = 0.022116 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000385 
queue_avg = 0.277883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705188 n_nop=688365 n_act=1001 n_pre=985 n_ref_event=227392 n_req=13331 n_rd=11486 n_rd_L2_A=0 n_write=0 n_wr_bk=3363 bw_util=0.04211
n_activity=82861 dram_eff=0.3584
bk0: 876a 698810i bk1: 744a 700414i bk2: 886a 698627i bk3: 768a 699652i bk4: 844a 698762i bk5: 768a 699359i bk6: 826a 698826i bk7: 768a 699827i bk8: 816a 698517i bk9: 768a 699921i bk10: 640a 700989i bk11: 592a 701717i bk12: 592a 701509i bk13: 512a 702410i bk14: 574a 702095i bk15: 512a 703059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926037
Row_Buffer_Locality_read = 0.961170
Row_Buffer_Locality_write = 0.707317
Bank_Level_Parallism = 1.477969
Bank_Level_Parallism_Col = 1.453320
Bank_Level_Parallism_Ready = 1.050736
write_to_read_ratio_blp_rw_average = 0.438468
GrpLevelPara = 1.194891 

BW Util details:
bwutil = 0.042114 
total_CMD = 705188 
util_bw = 29698 
Wasted_Col = 24629 
Wasted_Row = 9642 
Idle = 641219 

BW Util Bottlenecks: 
RCDc_limit = 4974 
RCDWRc_limit = 3191 
WTRc_limit = 2785 
RTWc_limit = 12524 
CCDLc_limit = 12100 
rwq = 0 
CCDLc_limit_alone = 8450 
WTRc_limit_alone = 2336 
RTWc_limit_alone = 9323 

Commands details: 
total_CMD = 705188 
n_nop = 688365 
Read = 11486 
Write = 0 
L2_Alloc = 0 
L2_WB = 3363 
n_act = 1001 
n_pre = 985 
n_ref = 227392 
n_req = 13331 
total_req = 14849 

Dual Bus Interface Util: 
issued_total_row = 1986 
issued_total_col = 14849 
Row_Bus_Util =  0.002816 
CoL_Bus_Util = 0.021057 
Either_Row_CoL_Bus_Util = 0.023856 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000713 
queue_avg = 0.275934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705188 n_nop=689646 n_act=690 n_pre=674 n_ref_event=0 n_req=12526 n_rd=10864 n_rd_L2_A=0 n_write=0 n_wr_bk=3324 bw_util=0.04024
n_activity=74222 dram_eff=0.3823
bk0: 752a 700553i bk1: 736a 700732i bk2: 768a 700792i bk3: 768a 700219i bk4: 768a 699382i bk5: 768a 699832i bk6: 768a 700182i bk7: 768a 699888i bk8: 768a 700036i bk9: 768a 699841i bk10: 592a 701612i bk11: 592a 701404i bk12: 512a 702396i bk13: 512a 702432i bk14: 512a 702491i bk15: 512a 702575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946112
Row_Buffer_Locality_read = 0.969532
Row_Buffer_Locality_write = 0.793020
Bank_Level_Parallism = 1.464703
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.053590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040239 
total_CMD = 705188 
util_bw = 28376 
Wasted_Col = 21841 
Wasted_Row = 7229 
Idle = 647742 

BW Util Bottlenecks: 
RCDc_limit = 3632 
RCDWRc_limit = 1991 
WTRc_limit = 2111 
RTWc_limit = 12453 
CCDLc_limit = 11482 
rwq = 0 
CCDLc_limit_alone = 7972 
WTRc_limit_alone = 1762 
RTWc_limit_alone = 9292 

Commands details: 
total_CMD = 705188 
n_nop = 689646 
Read = 10864 
Write = 0 
L2_Alloc = 0 
L2_WB = 3324 
n_act = 690 
n_pre = 674 
n_ref = 0 
n_req = 12526 
total_req = 14188 

Dual Bus Interface Util: 
issued_total_row = 1364 
issued_total_col = 14188 
Row_Bus_Util =  0.001934 
CoL_Bus_Util = 0.020119 
Either_Row_CoL_Bus_Util = 0.022040 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000643 
queue_avg = 0.274238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274238

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43678, Miss = 6576, Miss_rate = 0.151, Pending_hits = 2797, Reservation_fails = 6768
L2_cache_bank[1]: Access = 25396, Miss = 5432, Miss_rate = 0.214, Pending_hits = 1797, Reservation_fails = 3653
L2_cache_bank[2]: Access = 25272, Miss = 5456, Miss_rate = 0.216, Pending_hits = 1846, Reservation_fails = 3340
L2_cache_bank[3]: Access = 25212, Miss = 5432, Miss_rate = 0.215, Pending_hits = 1861, Reservation_fails = 4697
L2_cache_bank[4]: Access = 25564, Miss = 5456, Miss_rate = 0.213, Pending_hits = 1775, Reservation_fails = 3361
L2_cache_bank[5]: Access = 43280, Miss = 6550, Miss_rate = 0.151, Pending_hits = 2849, Reservation_fails = 8901
L2_cache_bank[6]: Access = 25352, Miss = 5456, Miss_rate = 0.215, Pending_hits = 1786, Reservation_fails = 3369
L2_cache_bank[7]: Access = 25072, Miss = 5440, Miss_rate = 0.217, Pending_hits = 1930, Reservation_fails = 4480
L2_cache_bank[8]: Access = 43020, Miss = 6562, Miss_rate = 0.153, Pending_hits = 2819, Reservation_fails = 7063
L2_cache_bank[9]: Access = 25260, Miss = 5432, Miss_rate = 0.215, Pending_hits = 1791, Reservation_fails = 4040
L2_cache_bank[10]: Access = 24992, Miss = 5440, Miss_rate = 0.218, Pending_hits = 1876, Reservation_fails = 3378
L2_cache_bank[11]: Access = 24948, Miss = 5424, Miss_rate = 0.217, Pending_hits = 1770, Reservation_fails = 3369
L2_total_cache_accesses = 357046
L2_total_cache_misses = 68656
L2_total_cache_miss_rate = 0.1923
L2_total_cache_pending_hits = 24897
L2_total_cache_reservation_fails = 56419
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50014
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 750
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7652
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1652
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 198
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 45681
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 594
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10663
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45681
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=357046
icnt_total_pkts_simt_to_mem=136837
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 462122
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 493683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000233907
	minimum = 0 (at node 0)
	maximum = 0.00146793 (at node 13)
Accepted packet rate average = 0.000233907
	minimum = 0 (at node 0)
	maximum = 0.00484757 (at node 13)
Injected flit rate average = 0.000252873
	minimum = 0 (at node 0)
	maximum = 0.00198 (at node 13)
Accepted flit rate average= 0.000252873
	minimum = 0 (at node 0)
	maximum = 0.00484757 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1464 (7 samples)
	minimum = 5 (7 samples)
	maximum = 224.286 (7 samples)
Network latency average = 18.1139 (7 samples)
	minimum = 5 (7 samples)
	maximum = 221.286 (7 samples)
Flit latency average = 17.4336 (7 samples)
	minimum = 5 (7 samples)
	maximum = 220.571 (7 samples)
Fragmentation average = 0.000822342 (7 samples)
	minimum = 0 (7 samples)
	maximum = 59.4286 (7 samples)
Injected packet rate average = 0.0685263 (7 samples)
	minimum = 0.0268317 (7 samples)
	maximum = 0.175217 (7 samples)
Accepted packet rate average = 0.0685263 (7 samples)
	minimum = 0.0299213 (7 samples)
	maximum = 0.101458 (7 samples)
Injected flit rate average = 0.0732272 (7 samples)
	minimum = 0.0351377 (7 samples)
	maximum = 0.175436 (7 samples)
Accepted flit rate average = 0.0732272 (7 samples)
	minimum = 0.0406521 (7 samples)
	maximum = 0.101458 (7 samples)
Injected packet size average = 1.0686 (7 samples)
Accepted packet size average = 1.0686 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 474654 (inst/sec)
gpgpu_simulation_rate = 2385 (cycle/sec)
gpgpu_silicon_slowdown = 125786x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (29,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 32722
gpu_sim_insn = 570720
gpu_ipc =      17.4415
gpu_tot_sim_cycle = 261685
gpu_tot_sim_insn = 46137528
gpu_tot_ipc =     176.3094
gpu_tot_issued_cta = 1954
gpu_occupancy = 4.0276% 
gpu_tot_occupancy = 33.6469% 
max_total_param_size = 0
gpu_stall_dramfull = 103208
gpu_stall_icnt2sh    = 62084
partiton_level_parallism =       0.0984
partiton_level_parallism_total  =       0.4140
partiton_level_parallism_util =       1.1290
partiton_level_parallism_util_total  =       1.7580
L2_BW  =       3.2512 GB/Sec
L2_BW_total  =      13.5049 GB/Sec
gpu_total_sim_rate=456807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 759652
	L1I_total_cache_misses = 10604
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5092
L1D_cache:
	L1D_cache_core[0]: Access = 8569, Miss = 5045, Miss_rate = 0.589, Pending_hits = 614, Reservation_fails = 1849
	L1D_cache_core[1]: Access = 8361, Miss = 4902, Miss_rate = 0.586, Pending_hits = 585, Reservation_fails = 2767
	L1D_cache_core[2]: Access = 8410, Miss = 4828, Miss_rate = 0.574, Pending_hits = 568, Reservation_fails = 1109
	L1D_cache_core[3]: Access = 8410, Miss = 4955, Miss_rate = 0.589, Pending_hits = 541, Reservation_fails = 2172
	L1D_cache_core[4]: Access = 8474, Miss = 5054, Miss_rate = 0.596, Pending_hits = 617, Reservation_fails = 2417
	L1D_cache_core[5]: Access = 8410, Miss = 4829, Miss_rate = 0.574, Pending_hits = 637, Reservation_fails = 2887
	L1D_cache_core[6]: Access = 8602, Miss = 5043, Miss_rate = 0.586, Pending_hits = 593, Reservation_fails = 1466
	L1D_cache_core[7]: Access = 8410, Miss = 4839, Miss_rate = 0.575, Pending_hits = 608, Reservation_fails = 1586
	L1D_cache_core[8]: Access = 8410, Miss = 4858, Miss_rate = 0.578, Pending_hits = 651, Reservation_fails = 1042
	L1D_cache_core[9]: Access = 8346, Miss = 4838, Miss_rate = 0.580, Pending_hits = 613, Reservation_fails = 1947
	L1D_cache_core[10]: Access = 8313, Miss = 4780, Miss_rate = 0.575, Pending_hits = 556, Reservation_fails = 2496
	L1D_cache_core[11]: Access = 8346, Miss = 4855, Miss_rate = 0.582, Pending_hits = 590, Reservation_fails = 2409
	L1D_cache_core[12]: Access = 8538, Miss = 5138, Miss_rate = 0.602, Pending_hits = 643, Reservation_fails = 3270
	L1D_cache_core[13]: Access = 8490, Miss = 5060, Miss_rate = 0.596, Pending_hits = 578, Reservation_fails = 2439
	L1D_cache_core[14]: Access = 8218, Miss = 4876, Miss_rate = 0.593, Pending_hits = 700, Reservation_fails = 2081
	L1D_total_cache_accesses = 126307
	L1D_total_cache_misses = 73900
	L1D_total_cache_miss_rate = 0.5851
	L1D_total_cache_pending_hits = 9094
	L1D_total_cache_reservation_fails = 31937
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 45492
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45402
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 749048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5092
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32611
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 759652

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31237
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5092
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8985, 6036, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 48063072
gpgpu_n_tot_w_icount = 1501971
gpgpu_n_stall_shd_mem = 84570
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72026
gpgpu_n_mem_write_global = 32611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1499136
gpgpu_n_store_insn = 521776
gpgpu_n_shmem_insn = 16785352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1446816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3346
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304660	W0_Idle:1685104	W0_Scoreboard:1856359	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1387014
single_issue_nums: WS0:756615	WS1:745356	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 576208 {8:72026,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2347992 {72:32611,}
traffic_breakdown_coretomem[INST_ACC_R] = 29544 {8:3693,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11524160 {40:288104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 521776 {8:65222,}
traffic_breakdown_memtocore[INST_ACC_R] = 590880 {40:14772,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 188 
max_icnt2sh_latency = 257 
averagemflatency = 251 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:51369 	5128 	6495 	10464 	5707 	1139 	385 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	11528 	205226 	124795 	11807 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3438 	210 	59 	94853 	4720 	3696 	846 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37189 	45365 	47326 	61769 	119901 	41804 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	8 	218 	60 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       152       160       126       128       145       160       112       152       152       160       149       152       158       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       128       160       152       128       106       160       149       152       110       160       152       152       148       160       159 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       128       128       152       160       124       128       144       160       129       153       152       160       149       153       158       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     13500     14370     18614     15291     21682     17404     32713     18598     22507     20844     32455     21963     20055     23951     19112     25402 
dram[1]:     12999     15058     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     20082     25389     19100 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     10769     13197     17967     15278     32399     17415     32759     18599     20109     20830     32439     21946     20461     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]:  9.188034 15.000000  8.466666 12.815789  8.007143 14.933333  7.458904 14.451612  7.641791 16.000000 11.700000 29.083334 14.352942 37.125000 26.111111 146.500000 
dram[1]: 16.111111 16.415094 16.620689 14.323529 15.448276 13.575758 11.789474 14.688524 15.448276 14.451612 29.833334 31.727272 33.000000 37.125000 147.000000 146.500000 
dram[2]: 15.818182  9.016807 13.388889  8.226951 13.575758  8.072464 15.448276  7.611111 14.933333  7.861538 39.777779 12.854838 33.000000 14.857142 147.000000 25.962963 
dram[3]: 16.415094 14.295082 14.176471 15.709678 14.451612 14.000000 15.448276 15.186440 17.230770 15.448276 32.545456 34.900002 37.125000 29.700001 147.000000 146.500000 
dram[4]:  9.295652 15.157895  8.611940 12.815789  8.358209 14.000000  8.221375 15.186440  7.876923 17.230770 12.698413 31.727272 14.352942 33.000000 24.206896 146.500000 
dram[5]: 15.263158 16.784313 18.037037 15.709678 14.000000 16.000000 13.575758 13.176471 14.933333 16.000000 31.727272 29.083334 29.700001 59.400002 146.500000 146.500000 
average row locality = 80779/5539 = 14.583679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       226       188       286       236       292       256       296       256       291       256       233       212       189       164       180       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       216       212       164       164       152       148 
dram[2]:       188       233       232       288       256       292       256       296       256       296       216       226       164       188       152       176 
dram[3]:       188       192       232       236       256       256       256       256       256       256       216       212       164       164       152       148 
dram[4]:       232       192       285       236       294       256       290       256       296       256       226       212       188       164       180       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       212       212       164       164       148       148 
total dram writes = 21447
bank skew: 296/148 = 2.00
chip skew: 3715/3436 = 1.08
average mf latency per bank:
dram[0]:      14991      8765      8380      3961      6270      2051      6010      1884      6457      1870      6025      1716      6017      1879      6758      2129
dram[1]:       8185      8374      4215      3845      2017      2022      1925      1900      1885      1829      1695      1684      1868      2015      1978      2031
dram[2]:       8668     14192      4297      8108      2027      6295      1852      6243      1906      6384      1698      6081      1916      6227      2101      7369
dram[3]:       8540      7849      4385      3868      2067      2027      1909      1928      1843      1776      1736      1643      2164      1864      2091      2102
dram[4]:      12668      8424      7836      4109      5739      2042      5750      1900      5813      1883      5210      1698      5307      1956      6342      2167
dram[5]:       8052      8144      3854      4082      2088      2022      1958      1912      1828      1769      1697      1708      1810      2089      2075      2083
maximum mf latency per bank:
dram[0]:        802       475       831       425       890       477       905       419       828       422       736       397       625       387       807       368
dram[1]:        448       465       378       425       521       447       404       446       470       391       350       361       403       423       364       415
dram[2]:        482       759       416       762       454       788       375       775       467       762       369       717       362       678       375       637
dram[3]:        462       417       446       402       471       503       428       463       422       442       369       343       473       433       466       383
dram[4]:        747       425       780       441       809       468       821       399       783       498       701       389       626       375       646       365
dram[5]:        431       426       387       489       529       488       498       401       464       414       373       374       327       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 261739 -   mf: uid=1319283, sid4294967295:w4294967295, part=0, addr=0xc00f7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261639), 
Ready @ 261741 -   mf: uid=1319284, sid4294967295:w4294967295, part=0, addr=0xc00c7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261641), 
Ready @ 261766 -   mf: uid=1319285, sid4294967295:w4294967295, part=0, addr=0xc0037880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261666), 
Ready @ 261768 -   mf: uid=1319286, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261668), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805969 n_nop=787839 n_act=1187 n_pre=1171 n_ref_event=94877550480976 n_req=14118 n_rd=12086 n_rd_L2_A=0 n_write=0 n_wr_bk=3709 bw_util=0.0392
n_activity=90588 dram_eff=0.3487
bk0: 944a 799227i bk1: 776a 801292i bk2: 970a 798610i bk3: 856a 800497i bk4: 942a 798348i bk5: 768a 800529i bk6: 908a 798379i bk7: 768a 800773i bk8: 852a 798270i bk9: 768a 800575i bk10: 686a 800631i bk11: 592a 801884i bk12: 624a 801731i bk13: 512a 803136i bk14: 608a 802475i bk15: 512a 803532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916702
Row_Buffer_Locality_read = 0.956313
Row_Buffer_Locality_write = 0.681102
Bank_Level_Parallism = 1.465573
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.046855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039195 
total_CMD = 805969 
util_bw = 31590 
Wasted_Col = 27450 
Wasted_Row = 10739 
Idle = 736190 

BW Util Bottlenecks: 
RCDc_limit = 5865 
RCDWRc_limit = 3835 
WTRc_limit = 2969 
RTWc_limit = 13499 
CCDLc_limit = 13394 
rwq = 0 
CCDLc_limit_alone = 9358 
WTRc_limit_alone = 2480 
RTWc_limit_alone = 9952 

Commands details: 
total_CMD = 805969 
n_nop = 787839 
Read = 12086 
Write = 0 
L2_Alloc = 0 
L2_WB = 3709 
n_act = 1187 
n_pre = 1171 
n_ref = 94877550480976 
n_req = 14118 
total_req = 15795 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 15795 
Row_Bus_Util =  0.002926 
CoL_Bus_Util = 0.019598 
Either_Row_CoL_Bus_Util = 0.022495 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001269 
queue_avg = 0.249108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805969 n_nop=790014 n_act=716 n_pre=700 n_ref_event=94877551327344 n_req=12830 n_rd=11112 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.0361
n_activity=76434 dram_eff=0.3807
bk0: 776a 801738i bk1: 776a 801355i bk2: 848a 801112i bk3: 856a 800529i bk4: 768a 800500i bk5: 768a 800482i bk6: 768a 800702i bk7: 768a 800827i bk8: 768a 800619i bk9: 768a 800637i bk10: 608a 801896i bk11: 592a 801966i bk12: 512a 802962i bk13: 512a 802763i bk14: 512a 803202i bk15: 512a 803287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945284
Row_Buffer_Locality_read = 0.968683
Row_Buffer_Locality_write = 0.793946
Bank_Level_Parallism = 1.465771
Bank_Level_Parallism_Col = 1.454647
Bank_Level_Parallism_Ready = 1.054454
write_to_read_ratio_blp_rw_average = 0.455615
GrpLevelPara = 1.214205 

BW Util details:
bwutil = 0.036101 
total_CMD = 805969 
util_bw = 29096 
Wasted_Col = 22862 
Wasted_Row = 7220 
Idle = 746791 

BW Util Bottlenecks: 
RCDc_limit = 3806 
RCDWRc_limit = 2042 
WTRc_limit = 2584 
RTWc_limit = 12535 
CCDLc_limit = 11707 
rwq = 0 
CCDLc_limit_alone = 8167 
WTRc_limit_alone = 2183 
RTWc_limit_alone = 9396 

Commands details: 
total_CMD = 805969 
n_nop = 790014 
Read = 11112 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 716 
n_pre = 700 
n_ref = 94877551327344 
n_req = 12830 
total_req = 14548 

Dual Bus Interface Util: 
issued_total_row = 1416 
issued_total_col = 14548 
Row_Bus_Util =  0.001757 
CoL_Bus_Util = 0.018050 
Either_Row_CoL_Bus_Util = 0.019796 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000564 
queue_avg = 0.213908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213908
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 261728 -   mf: uid=1319281, sid4294967295:w4294967295, part=2, addr=0xc00cf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261628), 
Ready @ 261736 -   mf: uid=1319282, sid4294967295:w4294967295, part=2, addr=0xc00ff880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261636), 
Ready @ 261775 -   mf: uid=1319289, sid4294967295:w4294967295, part=2, addr=0xc00b7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261675), 
Ready @ 261776 -   mf: uid=1319290, sid4294967295:w4294967295, part=2, addr=0xc003f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261676), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805969 n_nop=787877 n_act=1175 n_pre=1159 n_ref_event=0 n_req=14111 n_rd=12072 n_rd_L2_A=0 n_write=0 n_wr_bk=3715 bw_util=0.03918
n_activity=90576 dram_eff=0.3486
bk0: 776a 801690i bk1: 936a 799169i bk2: 848a 800528i bk3: 986a 798224i bk4: 768a 800315i bk5: 936a 798348i bk6: 768a 800725i bk7: 914a 798568i bk8: 768a 800397i bk9: 846a 798417i bk10: 608a 801910i bk11: 668a 801081i bk12: 512a 802887i bk13: 620a 801950i bk14: 512a 803589i bk15: 606a 802636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917724
Row_Buffer_Locality_read = 0.956511
Row_Buffer_Locality_write = 0.688082
Bank_Level_Parallism = 1.457862
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.056690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039175 
total_CMD = 805969 
util_bw = 31574 
Wasted_Col = 27044 
Wasted_Row = 11225 
Idle = 736126 

BW Util Bottlenecks: 
RCDc_limit = 5825 
RCDWRc_limit = 3743 
WTRc_limit = 2701 
RTWc_limit = 13567 
CCDLc_limit = 13263 
rwq = 0 
CCDLc_limit_alone = 9259 
WTRc_limit_alone = 2231 
RTWc_limit_alone = 10033 

Commands details: 
total_CMD = 805969 
n_nop = 787877 
Read = 12072 
Write = 0 
L2_Alloc = 0 
L2_WB = 3715 
n_act = 1175 
n_pre = 1159 
n_ref = 0 
n_req = 14111 
total_req = 15787 

Dual Bus Interface Util: 
issued_total_row = 2334 
issued_total_col = 15787 
Row_Bus_Util =  0.002896 
CoL_Bus_Util = 0.019588 
Either_Row_CoL_Bus_Util = 0.022448 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001603 
queue_avg = 0.248187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248187
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805969 n_nop=790043 n_act=698 n_pre=682 n_ref_event=0 n_req=12832 n_rd=11112 n_rd_L2_A=0 n_write=0 n_wr_bk=3440 bw_util=0.03611
n_activity=76211 dram_eff=0.3819
bk0: 776a 801550i bk1: 776a 801046i bk2: 848a 800911i bk3: 856a 800926i bk4: 768a 800050i bk5: 768a 800209i bk6: 768a 800574i bk7: 768a 800868i bk8: 768a 801068i bk9: 768a 800637i bk10: 608a 801839i bk11: 592a 801819i bk12: 512a 802927i bk13: 512a 802843i bk14: 512a 803536i bk15: 512a 803516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946774
Row_Buffer_Locality_read = 0.969402
Row_Buffer_Locality_write = 0.800581
Bank_Level_Parallism = 1.470631
Bank_Level_Parallism_Col = 1.460327
Bank_Level_Parallism_Ready = 1.054999
write_to_read_ratio_blp_rw_average = 0.462555
GrpLevelPara = 1.221775 

BW Util details:
bwutil = 0.036111 
total_CMD = 805969 
util_bw = 29104 
Wasted_Col = 22749 
Wasted_Row = 7346 
Idle = 746770 

BW Util Bottlenecks: 
RCDc_limit = 3795 
RCDWRc_limit = 1963 
WTRc_limit = 2530 
RTWc_limit = 12977 
CCDLc_limit = 11812 
rwq = 0 
CCDLc_limit_alone = 8168 
WTRc_limit_alone = 2166 
RTWc_limit_alone = 9697 

Commands details: 
total_CMD = 805969 
n_nop = 790043 
Read = 11112 
Write = 0 
L2_Alloc = 0 
L2_WB = 3440 
n_act = 698 
n_pre = 682 
n_ref = 0 
n_req = 12832 
total_req = 14552 

Dual Bus Interface Util: 
issued_total_row = 1380 
issued_total_col = 14552 
Row_Bus_Util =  0.001712 
CoL_Bus_Util = 0.018055 
Either_Row_CoL_Bus_Util = 0.019760 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000377 
queue_avg = 0.243590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24359
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 261770 -   mf: uid=1319287, sid4294967295:w4294967295, part=4, addr=0xc0017880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261670), 
Ready @ 261772 -   mf: uid=1319288, sid4294967295:w4294967295, part=4, addr=0xc002f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261672), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805969 n_nop=787937 n_act=1154 n_pre=1138 n_ref_event=227392 n_req=14082 n_rd=12046 n_rd_L2_A=0 n_write=0 n_wr_bk=3711 bw_util=0.0391
n_activity=89872 dram_eff=0.3507
bk0: 932a 799106i bk1: 768a 801190i bk2: 982a 798507i bk3: 856a 800316i bk4: 940a 798321i bk5: 768a 800098i bk6: 898a 798858i bk7: 768a 800557i bk8: 848a 798441i bk9: 768a 800636i bk10: 672a 800915i bk11: 592a 801941i bk12: 624a 801882i bk13: 512a 803075i bk14: 606a 802585i bk15: 512a 803865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919117
Row_Buffer_Locality_read = 0.957828
Row_Buffer_Locality_write = 0.690079
Bank_Level_Parallism = 1.476099
Bank_Level_Parallism_Col = 1.440675
Bank_Level_Parallism_Ready = 1.049082
write_to_read_ratio_blp_rw_average = 0.448138
GrpLevelPara = 1.182331 

BW Util details:
bwutil = 0.039101 
total_CMD = 805969 
util_bw = 31514 
Wasted_Col = 27042 
Wasted_Row = 10581 
Idle = 736832 

BW Util Bottlenecks: 
RCDc_limit = 5679 
RCDWRc_limit = 3735 
WTRc_limit = 3046 
RTWc_limit = 13763 
CCDLc_limit = 12981 
rwq = 0 
CCDLc_limit_alone = 9014 
WTRc_limit_alone = 2564 
RTWc_limit_alone = 10278 

Commands details: 
total_CMD = 805969 
n_nop = 787937 
Read = 12046 
Write = 0 
L2_Alloc = 0 
L2_WB = 3711 
n_act = 1154 
n_pre = 1138 
n_ref = 227392 
n_req = 14082 
total_req = 15757 

Dual Bus Interface Util: 
issued_total_row = 2292 
issued_total_col = 15757 
Row_Bus_Util =  0.002844 
CoL_Bus_Util = 0.019550 
Either_Row_CoL_Bus_Util = 0.022373 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000943 
queue_avg = 0.249388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249388
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805969 n_nop=790085 n_act=693 n_pre=677 n_ref_event=0 n_req=12806 n_rd=11088 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.03604
n_activity=76174 dram_eff=0.3813
bk0: 776a 801309i bk1: 760a 801462i bk2: 856a 801396i bk3: 856a 800862i bk4: 768a 800163i bk5: 768a 800614i bk6: 768a 800964i bk7: 768a 800670i bk8: 768a 800819i bk9: 768a 800624i bk10: 592a 801975i bk11: 592a 801716i bk12: 512a 803041i bk13: 512a 803097i bk14: 512a 803271i bk15: 512a 803355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947056
Row_Buffer_Locality_read = 0.970058
Row_Buffer_Locality_write = 0.798603
Bank_Level_Parallism = 1.461005
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.052491
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036041 
total_CMD = 805969 
util_bw = 29048 
Wasted_Col = 22609 
Wasted_Row = 7243 
Idle = 747069 

BW Util Bottlenecks: 
RCDc_limit = 3644 
RCDWRc_limit = 2005 
WTRc_limit = 2187 
RTWc_limit = 13075 
CCDLc_limit = 11840 
rwq = 0 
CCDLc_limit_alone = 8159 
WTRc_limit_alone = 1820 
RTWc_limit_alone = 9761 

Commands details: 
total_CMD = 805969 
n_nop = 790085 
Read = 11088 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 693 
n_pre = 677 
n_ref = 0 
n_req = 12806 
total_req = 14524 

Dual Bus Interface Util: 
issued_total_row = 1370 
issued_total_col = 14524 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.018021 
Either_Row_CoL_Bus_Util = 0.019708 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000630 
queue_avg = 0.240576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240576

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45458, Miss = 7266, Miss_rate = 0.160, Pending_hits = 2881, Reservation_fails = 8100
L2_cache_bank[1]: Access = 26132, Miss = 5552, Miss_rate = 0.212, Pending_hits = 1949, Reservation_fails = 5156
L2_cache_bank[2]: Access = 25872, Miss = 5560, Miss_rate = 0.215, Pending_hits = 1974, Reservation_fails = 4621
L2_cache_bank[3]: Access = 25948, Miss = 5552, Miss_rate = 0.214, Pending_hits = 2033, Reservation_fails = 6619
L2_cache_bank[4]: Access = 26164, Miss = 5560, Miss_rate = 0.213, Pending_hits = 1903, Reservation_fails = 4553
L2_cache_bank[5]: Access = 45016, Miss = 7246, Miss_rate = 0.161, Pending_hits = 2933, Reservation_fails = 9778
L2_cache_bank[6]: Access = 25952, Miss = 5560, Miss_rate = 0.214, Pending_hits = 1914, Reservation_fails = 4586
L2_cache_bank[7]: Access = 25688, Miss = 5552, Miss_rate = 0.216, Pending_hits = 2058, Reservation_fails = 5793
L2_cache_bank[8]: Access = 44794, Miss = 7250, Miss_rate = 0.162, Pending_hits = 2907, Reservation_fails = 8314
L2_cache_bank[9]: Access = 25876, Miss = 5544, Miss_rate = 0.214, Pending_hits = 1927, Reservation_fails = 5344
L2_cache_bank[10]: Access = 25664, Miss = 5552, Miss_rate = 0.216, Pending_hits = 1996, Reservation_fails = 4600
L2_cache_bank[11]: Access = 25564, Miss = 5536, Miss_rate = 0.217, Pending_hits = 1906, Reservation_fails = 4683
L2_total_cache_accesses = 368128
L2_total_cache_misses = 71730
L2_total_cache_miss_rate = 0.1949
L2_total_cache_pending_hits = 26381
L2_total_cache_reservation_fails = 72147
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51556
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1107
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11396
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2280
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 274
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61409
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 822
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 288104
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65222
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10663
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 61409
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=368128
icnt_total_pkts_simt_to_mem=140956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.81429
	minimum = 5
	maximum = 61
Network latency average = 5.79108
	minimum = 5
	maximum = 60
Slowest packet = 475816
Flit latency average = 6.2888
	minimum = 5
	maximum = 59
Slowest flit = 508348
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.016188
	minimum = 0.00476743 (at node 13)
	maximum = 0.0543977 (at node 15)
Accepted packet rate average = 0.016188
	minimum = 0.00519528 (at node 17)
	maximum = 0.0231037 (at node 0)
Injected flit rate average = 0.0172055
	minimum = 0.00571481 (at node 13)
	maximum = 0.0543977 (at node 15)
Accepted flit rate average= 0.0172055
	minimum = 0.0064177 (at node 17)
	maximum = 0.0231037 (at node 0)
Injected packet length average = 1.06286
Accepted packet length average = 1.06286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4799 (8 samples)
	minimum = 5 (8 samples)
	maximum = 203.875 (8 samples)
Network latency average = 16.5735 (8 samples)
	minimum = 5 (8 samples)
	maximum = 201.125 (8 samples)
Flit latency average = 16.0405 (8 samples)
	minimum = 5 (8 samples)
	maximum = 200.375 (8 samples)
Fragmentation average = 0.000719549 (8 samples)
	minimum = 0 (8 samples)
	maximum = 52 (8 samples)
Injected packet rate average = 0.061984 (8 samples)
	minimum = 0.0240737 (8 samples)
	maximum = 0.160115 (8 samples)
Accepted packet rate average = 0.061984 (8 samples)
	minimum = 0.0268305 (8 samples)
	maximum = 0.0916641 (8 samples)
Injected flit rate average = 0.0662245 (8 samples)
	minimum = 0.0314599 (8 samples)
	maximum = 0.160306 (8 samples)
Accepted flit rate average = 0.0662245 (8 samples)
	minimum = 0.0363728 (8 samples)
	maximum = 0.0916641 (8 samples)
Injected packet size average = 1.06841 (8 samples)
Accepted packet size average = 1.06841 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 42 sec (102 sec)
gpgpu_simulation_rate = 452328 (inst/sec)
gpgpu_simulation_rate = 2565 (cycle/sec)
gpgpu_silicon_slowdown = 116959x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (29,29,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 31431
gpu_sim_insn = 20022528
gpu_ipc =     637.0312
gpu_tot_sim_cycle = 293116
gpu_tot_sim_insn = 66160056
gpu_tot_ipc =     225.7129
gpu_tot_issued_cta = 2795
gpu_occupancy = 78.6250% 
gpu_tot_occupancy = 40.3386% 
max_total_param_size = 0
gpu_stall_dramfull = 131142
gpu_stall_icnt2sh    = 89089
partiton_level_parallism =       1.4178
partiton_level_parallism_total  =       0.5217
partiton_level_parallism_util =       1.9120
partiton_level_parallism_util_total  =       1.8003
L2_BW  =      46.2227 GB/Sec
L2_BW_total  =      17.0132 GB/Sec
gpu_total_sim_rate=482920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1075868
	L1I_total_cache_misses = 12488
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8045
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 7080, Miss_rate = 0.583, Pending_hits = 800, Reservation_fails = 2038
	L1D_cache_core[1]: Access = 11945, Miss = 7054, Miss_rate = 0.591, Pending_hits = 832, Reservation_fails = 3811
	L1D_cache_core[2]: Access = 12058, Miss = 6946, Miss_rate = 0.576, Pending_hits = 777, Reservation_fails = 1988
	L1D_cache_core[3]: Access = 11930, Miss = 6989, Miss_rate = 0.586, Pending_hits = 791, Reservation_fails = 2937
	L1D_cache_core[4]: Access = 12250, Miss = 7272, Miss_rate = 0.594, Pending_hits = 876, Reservation_fails = 2914
	L1D_cache_core[5]: Access = 12058, Miss = 6972, Miss_rate = 0.578, Pending_hits = 778, Reservation_fails = 3304
	L1D_cache_core[6]: Access = 12122, Miss = 7152, Miss_rate = 0.590, Pending_hits = 758, Reservation_fails = 2207
	L1D_cache_core[7]: Access = 11930, Miss = 7077, Miss_rate = 0.593, Pending_hits = 803, Reservation_fails = 3114
	L1D_cache_core[8]: Access = 11930, Miss = 6943, Miss_rate = 0.582, Pending_hits = 858, Reservation_fails = 1806
	L1D_cache_core[9]: Access = 11802, Miss = 7027, Miss_rate = 0.595, Pending_hits = 818, Reservation_fails = 3166
	L1D_cache_core[10]: Access = 11961, Miss = 6888, Miss_rate = 0.576, Pending_hits = 790, Reservation_fails = 3124
	L1D_cache_core[11]: Access = 11994, Miss = 6921, Miss_rate = 0.577, Pending_hits = 919, Reservation_fails = 3185
	L1D_cache_core[12]: Access = 12186, Miss = 7244, Miss_rate = 0.594, Pending_hits = 866, Reservation_fails = 4197
	L1D_cache_core[13]: Access = 12010, Miss = 7137, Miss_rate = 0.594, Pending_hits = 775, Reservation_fails = 2984
	L1D_cache_core[14]: Access = 11802, Miss = 7042, Miss_rate = 0.597, Pending_hits = 940, Reservation_fails = 3090
	L1D_total_cache_accesses = 180131
	L1D_total_cache_misses = 105744
	L1D_total_cache_miss_rate = 0.5870
	L1D_total_cache_pending_hits = 12381
	L1D_total_cache_reservation_fails = 43865
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 65676
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65586
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1063380
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12488
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8045
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46067
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1075868

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 43025
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 816
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8045
ctas_completed 2795, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 68085600
gpgpu_n_tot_w_icount = 2127675
gpgpu_n_stall_shd_mem = 112746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103057
gpgpu_n_mem_write_global = 46067
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145024
gpgpu_n_store_insn = 737072
gpgpu_n_shmem_insn = 24105416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4610
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:427285	W0_Idle:1695619	W0_Scoreboard:2032253	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1069467	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 824456 {8:103057,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316824 {72:46067,}
traffic_breakdown_coretomem[INST_ACC_R] = 30144 {8:3768,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16489120 {40:412228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737072 {8:92134,}
traffic_breakdown_memtocore[INST_ACC_R] = 602880 {40:15072,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 188 
max_icnt2sh_latency = 260 
averagemflatency = 249 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:73446 	7256 	9640 	14521 	7921 	1676 	453 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	14866 	295405 	179114 	15007 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3494 	225 	63 	136415 	6062 	4829 	1026 	793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45216 	64888 	70104 	91596 	171022 	61560 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	8 	260 	79 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13500     14370     18614     15291     21682     17404     32713     18598     22507     20844     32455     21963     20055     23951     19112     25402 
dram[1]:     12999     15058     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     20082     25389     19100 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     17967     15278     32399     17415     32759     18599     20109     20830     32439     21946     20461     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 10.710744 19.354839  9.935252 16.299999  8.613095 12.859813  8.571428 17.200001  7.726257 14.956522 11.923077 27.384615 17.377359 52.705883 31.344828 179.199997 
dram[1]: 20.655172 21.052631 20.903225 18.111111 14.956522 14.333333 15.288889 16.780487 13.490196 13.760000 31.314285 28.105263 47.157894 52.705883 179.199997 179.199997 
dram[2]: 20.305084 10.508064 17.052631  9.489796 12.396397  8.447059 17.641026  8.745455 14.638298  7.880000 31.314285 12.011364 47.157894 17.358490 179.199997 31.275862 
dram[3]: 21.017544 18.615385 18.000000 19.757576 14.795699 14.333333 18.105263 19.111111 16.000000 14.956522 25.488373 34.451614 52.705883 42.666668 179.199997 179.199997 
dram[4]: 10.831933 19.639345 10.137681 16.299999  8.698795 12.740741  9.483443 18.105263  7.857143 16.380953 12.172414 28.864864 17.433962 47.157894 29.290323 179.199997 
dram[5]: 19.672131 21.563637 22.482759 19.757576 15.120879 15.120879 17.641026 16.380953 13.359223 14.956522 32.363636 26.048780 42.666668 81.454544 179.199997 179.199997 
average row locality = 115008/6970 = 16.500431
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       308       336       370       384       408       448       415       448       416       448       333       360       237       256       240       256 
dram[1]:       332       336       384       384       448       448       448       448       448       448       368       360       256       256       256       256 
dram[2]:       332       317       384       370       448       408       448       416       448       418       368       325       256       238       256       240 
dram[3]:       332       340       384       384       448       448       448       448       448       448       368       360       256       256       256       256 
dram[4]:       312       340       370       384       409       448       414       448       417       448       326       360       240       256       240       256 
dram[5]:       336       340       384       384       448       448       448       448       448       448       360       360       256       256       256       256 
total dram writes = 34635
bank skew: 448/237 = 1.89
chip skew: 5880/5663 = 1.04
average mf latency per bank:
dram[0]:      12452      5397      9453      5049      6185      1778      6064      1727      6132      1570      5769      1488      6875      1812      6995      1883
dram[1]:       5131      5136      4626      5044      1718      1750      1658      1686      1563      1576      1464      1497      1798      1930      1758      1845
dram[2]:       5406     12042      4827      9974      1747      6154      1639      6150      1591      6062      1500      5906      1851      7206      1918      7557
dram[3]:       5289      4898      4993      4701      1793      1751      1700      1668      1565      1498      1499      1441      2000      1805      1854      1840
dram[4]:      10867      5220      9172      5128      5770      1777      5761      1721      5677      1587      5233      1504      6224      1886      6510      1936
dram[5]:       5002      5048      4759      5177      1793      1747      1720      1682      1538      1539      1479      1501      1766      1949      1830      1867
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       477       905       516       828       422       736       397       645       387       807       378
dram[1]:        448       465       428       507       521       447       448       569       470       391       350       385       403       423       364       415
dram[2]:        482       759       433       762       454       788       421       775       467       762       407       717       383       695       399       672
dram[3]:        462       417       509       473       471       503       588       493       422       442       386       343       473       433       466       383
dram[4]:        747       425       780       552       809       504       821       542       783       498       701       397       626       413       646       444
dram[5]:        431       426       477       507       529       488       498       496       464       414       373       377       354       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=902774 n_nop=877971 n_act=1441 n_pre=1425 n_ref_event=94877550480976 n_req=19354 n_rd=16298 n_rd_L2_A=0 n_write=0 n_wr_bk=5663 bw_util=0.04865
n_activity=122700 dram_eff=0.358
bk0: 1120a 894535i bk1: 1032a 895534i bk2: 1162a 893808i bk3: 1112a 895090i bk4: 1204a 892661i bk5: 1152a 893400i bk6: 1190a 892752i bk7: 1152a 894389i bk8: 1136a 892193i bk9: 1152a 894009i bk10: 896a 895429i bk11: 888a 896222i bk12: 788a 897471i bk13: 768a 898339i bk14: 778a 898109i bk15: 768a 898547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926113
Row_Buffer_Locality_read = 0.961038
Row_Buffer_Locality_write = 0.739856
Bank_Level_Parallism = 1.507155
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.054874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048652 
total_CMD = 902774 
util_bw = 43922 
Wasted_Col = 38903 
Wasted_Row = 13249 
Idle = 806700 

BW Util Bottlenecks: 
RCDc_limit = 7027 
RCDWRc_limit = 4692 
WTRc_limit = 4600 
RTWc_limit = 22119 
CCDLc_limit = 19630 
rwq = 0 
CCDLc_limit_alone = 12856 
WTRc_limit_alone = 3787 
RTWc_limit_alone = 16158 

Commands details: 
total_CMD = 902774 
n_nop = 877971 
Read = 16298 
Write = 0 
L2_Alloc = 0 
L2_WB = 5663 
n_act = 1441 
n_pre = 1425 
n_ref = 94877550480976 
n_req = 19354 
total_req = 21961 

Dual Bus Interface Util: 
issued_total_row = 2866 
issued_total_col = 21961 
Row_Bus_Util =  0.003175 
CoL_Bus_Util = 0.024326 
Either_Row_CoL_Bus_Util = 0.027474 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000968 
queue_avg = 0.299443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=902774 n_nop=878974 n_act=944 n_pre=928 n_ref_event=94877551327344 n_req=19002 n_rd=16064 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.04861
n_activity=112218 dram_eff=0.391
bk0: 1032a 895903i bk1: 1032a 895680i bk2: 1104a 895653i bk3: 1112a 895191i bk4: 1152a 893792i bk5: 1152a 894044i bk6: 1152a 894136i bk7: 1152a 894222i bk8: 1152a 893613i bk9: 1152a 893682i bk10: 912a 896179i bk11: 888a 896202i bk12: 768a 897471i bk13: 768a 897607i bk14: 768a 898145i bk15: 768a 898237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951058
Row_Buffer_Locality_read = 0.972112
Row_Buffer_Locality_write = 0.835943
Bank_Level_Parallism = 1.546812
Bank_Level_Parallism_Col = 1.543338
Bank_Level_Parallism_Ready = 1.060686
write_to_read_ratio_blp_rw_average = 0.511181
GrpLevelPara = 1.237843 

BW Util details:
bwutil = 0.048606 
total_CMD = 902774 
util_bw = 43880 
Wasted_Col = 35957 
Wasted_Row = 9348 
Idle = 813589 

BW Util Bottlenecks: 
RCDc_limit = 4823 
RCDWRc_limit = 2755 
WTRc_limit = 4757 
RTWc_limit = 23275 
CCDLc_limit = 18944 
rwq = 0 
CCDLc_limit_alone = 12170 
WTRc_limit_alone = 3895 
RTWc_limit_alone = 17363 

Commands details: 
total_CMD = 902774 
n_nop = 878974 
Read = 16064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 944 
n_pre = 928 
n_ref = 94877551327344 
n_req = 19002 
total_req = 21940 

Dual Bus Interface Util: 
issued_total_row = 1872 
issued_total_col = 21940 
Row_Bus_Util =  0.002074 
CoL_Bus_Util = 0.024303 
Either_Row_CoL_Bus_Util = 0.026363 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000504 
queue_avg = 0.276614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276614
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=902774 n_nop=877979 n_act=1442 n_pre=1426 n_ref_event=0 n_req=19350 n_rd=16286 n_rd_L2_A=0 n_write=0 n_wr_bk=5672 bw_util=0.04865
n_activity=122995 dram_eff=0.3571
bk0: 1032a 896042i bk1: 1120a 894486i bk2: 1104a 895045i bk3: 1176a 893704i bk4: 1152a 893129i bk5: 1194a 892656i bk6: 1152a 894316i bk7: 1192a 892854i bk8: 1152a 894115i bk9: 1130a 892140i bk10: 912a 896200i bk11: 872a 895710i bk12: 768a 898048i bk13: 786a 897496i bk14: 768a 898595i bk15: 776a 898237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926202
Row_Buffer_Locality_read = 0.960764
Row_Buffer_Locality_write = 0.742493
Bank_Level_Parallism = 1.498440
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.059401
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048646 
total_CMD = 902774 
util_bw = 43916 
Wasted_Col = 38669 
Wasted_Row = 13926 
Idle = 806263 

BW Util Bottlenecks: 
RCDc_limit = 7043 
RCDWRc_limit = 4619 
WTRc_limit = 4467 
RTWc_limit = 22130 
CCDLc_limit = 19353 
rwq = 0 
CCDLc_limit_alone = 12699 
WTRc_limit_alone = 3675 
RTWc_limit_alone = 16268 

Commands details: 
total_CMD = 902774 
n_nop = 877979 
Read = 16286 
Write = 0 
L2_Alloc = 0 
L2_WB = 5672 
n_act = 1442 
n_pre = 1426 
n_ref = 0 
n_req = 19350 
total_req = 21958 

Dual Bus Interface Util: 
issued_total_row = 2868 
issued_total_col = 21958 
Row_Bus_Util =  0.003177 
CoL_Bus_Util = 0.024323 
Either_Row_CoL_Bus_Util = 0.027465 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001250 
queue_avg = 0.301177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=902774 n_nop=879022 n_act=912 n_pre=896 n_ref_event=0 n_req=19012 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.04863
n_activity=111813 dram_eff=0.3927
bk0: 1032a 895849i bk1: 1040a 895360i bk2: 1104a 895373i bk3: 1112a 895090i bk4: 1152a 893590i bk5: 1152a 893632i bk6: 1152a 893970i bk7: 1152a 894579i bk8: 1152a 894392i bk9: 1152a 894110i bk10: 912a 896014i bk11: 888a 896240i bk12: 768a 897778i bk13: 768a 897629i bk14: 768a 898672i bk15: 768a 898421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952819
Row_Buffer_Locality_read = 0.973059
Row_Buffer_Locality_write = 0.842177
Bank_Level_Parallism = 1.535711
Bank_Level_Parallism_Col = 1.529823
Bank_Level_Parallism_Ready = 1.060829
write_to_read_ratio_blp_rw_average = 0.517261
GrpLevelPara = 1.237214 

BW Util details:
bwutil = 0.048632 
total_CMD = 902774 
util_bw = 43904 
Wasted_Col = 36002 
Wasted_Row = 9335 
Idle = 813533 

BW Util Bottlenecks: 
RCDc_limit = 4739 
RCDWRc_limit = 2608 
WTRc_limit = 4722 
RTWc_limit = 23603 
CCDLc_limit = 18953 
rwq = 0 
CCDLc_limit_alone = 12148 
WTRc_limit_alone = 3933 
RTWc_limit_alone = 17587 

Commands details: 
total_CMD = 902774 
n_nop = 879022 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 912 
n_pre = 896 
n_ref = 0 
n_req = 19012 
total_req = 21952 

Dual Bus Interface Util: 
issued_total_row = 1808 
issued_total_col = 21952 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.024316 
Either_Row_CoL_Bus_Util = 0.026310 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000337 
queue_avg = 0.298798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=902774 n_nop=878074 n_act=1405 n_pre=1389 n_ref_event=227392 n_req=19320 n_rd=16260 n_rd_L2_A=0 n_write=0 n_wr_bk=5668 bw_util=0.04858
n_activity=121568 dram_eff=0.3608
bk0: 1108a 894151i bk1: 1028a 895712i bk2: 1180a 893674i bk3: 1112a 894694i bk4: 1200a 892782i bk5: 1152a 893098i bk6: 1182a 893527i bk7: 1152a 894194i bk8: 1128a 892058i bk9: 1152a 894180i bk10: 876a 895600i bk11: 888a 896405i bk12: 788a 897309i bk13: 768a 897933i bk14: 778a 898190i bk15: 768a 898737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928054
Row_Buffer_Locality_read = 0.962116
Row_Buffer_Locality_write = 0.747059
Bank_Level_Parallism = 1.526250
Bank_Level_Parallism_Col = 1.504316
Bank_Level_Parallism_Ready = 1.058564
write_to_read_ratio_blp_rw_average = 0.491981
GrpLevelPara = 1.202801 

BW Util details:
bwutil = 0.048579 
total_CMD = 902774 
util_bw = 43856 
Wasted_Col = 38416 
Wasted_Row = 12899 
Idle = 807603 

BW Util Bottlenecks: 
RCDc_limit = 6835 
RCDWRc_limit = 4542 
WTRc_limit = 4861 
RTWc_limit = 22340 
CCDLc_limit = 18978 
rwq = 0 
CCDLc_limit_alone = 12402 
WTRc_limit_alone = 4062 
RTWc_limit_alone = 16563 

Commands details: 
total_CMD = 902774 
n_nop = 878074 
Read = 16260 
Write = 0 
L2_Alloc = 0 
L2_WB = 5668 
n_act = 1405 
n_pre = 1389 
n_ref = 227392 
n_req = 19320 
total_req = 21928 

Dual Bus Interface Util: 
issued_total_row = 2794 
issued_total_col = 21928 
Row_Bus_Util =  0.003095 
CoL_Bus_Util = 0.024290 
Either_Row_CoL_Bus_Util = 0.027360 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000891 
queue_avg = 0.297622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=902774 n_nop=879076 n_act=910 n_pre=894 n_ref_event=0 n_req=18970 n_rd=16032 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.04853
n_activity=112294 dram_eff=0.3902
bk0: 1032a 895655i bk1: 1016a 895561i bk2: 1112a 895810i bk3: 1112a 895483i bk4: 1152a 893554i bk5: 1152a 893751i bk6: 1152a 894511i bk7: 1152a 894270i bk8: 1152a 893813i bk9: 1152a 894281i bk10: 888a 896276i bk11: 888a 895956i bk12: 768a 897795i bk13: 768a 897789i bk14: 768a 898320i bk15: 768a 898460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952820
Row_Buffer_Locality_read = 0.973366
Row_Buffer_Locality_write = 0.840708
Bank_Level_Parallism = 1.533411
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.054768
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048535 
total_CMD = 902774 
util_bw = 43816 
Wasted_Col = 35901 
Wasted_Row = 9325 
Idle = 813732 

BW Util Bottlenecks: 
RCDc_limit = 4615 
RCDWRc_limit = 2657 
WTRc_limit = 4186 
RTWc_limit = 24018 
CCDLc_limit = 19249 
rwq = 0 
CCDLc_limit_alone = 12233 
WTRc_limit_alone = 3399 
RTWc_limit_alone = 17789 

Commands details: 
total_CMD = 902774 
n_nop = 879076 
Read = 16032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 910 
n_pre = 894 
n_ref = 0 
n_req = 18970 
total_req = 21908 

Dual Bus Interface Util: 
issued_total_row = 1804 
issued_total_col = 21908 
Row_Bus_Util =  0.001998 
CoL_Bus_Util = 0.024267 
Either_Row_CoL_Bus_Util = 0.026250 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000591 
queue_avg = 0.299263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61656, Miss = 9006, Miss_rate = 0.146, Pending_hits = 3831, Reservation_fails = 8887
L2_cache_bank[1]: Access = 37668, Miss = 8024, Miss_rate = 0.213, Pending_hits = 2638, Reservation_fails = 5160
L2_cache_bank[2]: Access = 36812, Miss = 8040, Miss_rate = 0.218, Pending_hits = 2901, Reservation_fails = 4621
L2_cache_bank[3]: Access = 37508, Miss = 8024, Miss_rate = 0.214, Pending_hits = 2760, Reservation_fails = 6619
L2_cache_bank[4]: Access = 37324, Miss = 8040, Miss_rate = 0.215, Pending_hits = 2608, Reservation_fails = 4557
L2_cache_bank[5]: Access = 61654, Miss = 8980, Miss_rate = 0.146, Pending_hits = 3917, Reservation_fails = 11471
L2_cache_bank[6]: Access = 37156, Miss = 8040, Miss_rate = 0.216, Pending_hits = 2603, Reservation_fails = 4587
L2_cache_bank[7]: Access = 37068, Miss = 8032, Miss_rate = 0.217, Pending_hits = 2967, Reservation_fails = 6193
L2_cache_bank[8]: Access = 61102, Miss = 8988, Miss_rate = 0.147, Pending_hits = 3886, Reservation_fails = 9108
L2_cache_bank[9]: Access = 37476, Miss = 8020, Miss_rate = 0.214, Pending_hits = 2673, Reservation_fails = 5656
L2_cache_bank[10]: Access = 36908, Miss = 8024, Miss_rate = 0.217, Pending_hits = 2875, Reservation_fails = 4600
L2_cache_bank[11]: Access = 37132, Miss = 8008, Miss_rate = 0.216, Pending_hits = 2604, Reservation_fails = 4684
L2_total_cache_accesses = 519464
L2_total_cache_misses = 99226
L2_total_cache_miss_rate = 0.1910
L2_total_cache_pending_hits = 36263
L2_total_cache_reservation_fails = 76143
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 72219
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1107
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11616
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2340
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 279
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 62770
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 837
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 412228
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 92134
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 99
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13274
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62770
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=519464
icnt_total_pkts_simt_to_mem=198974
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.3359
	minimum = 5
	maximum = 617
Network latency average = 49.3254
	minimum = 5
	maximum = 617
Slowest packet = 481504
Flit latency average = 46.4332
	minimum = 5
	maximum = 617
Slowest flit = 514115
Fragmentation average = 3.57329e-05
	minimum = 0
	maximum = 7
Injected packet rate average = 0.230838
	minimum = 0.0910884 (at node 3)
	maximum = 0.52935 (at node 20)
Accepted packet rate average = 0.230838
	minimum = 0.106742 (at node 17)
	maximum = 0.333811 (at node 4)
Injected flit rate average = 0.246694
	minimum = 0.119086 (at node 3)
	maximum = 0.52935 (at node 20)
Accepted flit rate average= 0.246694
	minimum = 0.146193 (at node 17)
	maximum = 0.333811 (at node 4)
Injected packet length average = 1.06869
Accepted packet length average = 1.06869
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3528 (9 samples)
	minimum = 5 (9 samples)
	maximum = 249.778 (9 samples)
Network latency average = 20.2126 (9 samples)
	minimum = 5 (9 samples)
	maximum = 247.333 (9 samples)
Flit latency average = 19.4175 (9 samples)
	minimum = 5 (9 samples)
	maximum = 246.667 (9 samples)
Fragmentation average = 0.00064357 (9 samples)
	minimum = 0 (9 samples)
	maximum = 47 (9 samples)
Injected packet rate average = 0.0807456 (9 samples)
	minimum = 0.0315197 (9 samples)
	maximum = 0.201141 (9 samples)
Accepted packet rate average = 0.0807456 (9 samples)
	minimum = 0.0357096 (9 samples)
	maximum = 0.118569 (9 samples)
Injected flit rate average = 0.0862767 (9 samples)
	minimum = 0.0411961 (9 samples)
	maximum = 0.201311 (9 samples)
Accepted flit rate average = 0.0862767 (9 samples)
	minimum = 0.0485751 (9 samples)
	maximum = 0.118569 (9 samples)
Injected packet size average = 1.0685 (9 samples)
Accepted packet size average = 1.0685 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 17 sec (137 sec)
gpgpu_simulation_rate = 482920 (inst/sec)
gpgpu_simulation_rate = 2139 (cycle/sec)
gpgpu_silicon_slowdown = 140252x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 29203
gpu_sim_insn = 19880
gpu_ipc =       0.6808
gpu_tot_sim_cycle = 322319
gpu_tot_sim_insn = 66179936
gpu_tot_ipc =     205.3243
gpu_tot_issued_cta = 2796
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.9863% 
max_total_param_size = 0
gpu_stall_dramfull = 131142
gpu_stall_icnt2sh    = 89089
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4745
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7999
L2_BW  =       0.0467 GB/Sec
L2_BW_total  =      15.4760 GB/Sec
gpu_total_sim_rate=472713

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1077540
	L1I_total_cache_misses = 12500
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8045
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 7080, Miss_rate = 0.583, Pending_hits = 800, Reservation_fails = 2038
	L1D_cache_core[1]: Access = 11945, Miss = 7054, Miss_rate = 0.591, Pending_hits = 832, Reservation_fails = 3811
	L1D_cache_core[2]: Access = 12058, Miss = 6946, Miss_rate = 0.576, Pending_hits = 777, Reservation_fails = 1988
	L1D_cache_core[3]: Access = 11930, Miss = 6989, Miss_rate = 0.586, Pending_hits = 791, Reservation_fails = 2937
	L1D_cache_core[4]: Access = 12250, Miss = 7272, Miss_rate = 0.594, Pending_hits = 876, Reservation_fails = 2914
	L1D_cache_core[5]: Access = 12089, Miss = 6988, Miss_rate = 0.578, Pending_hits = 778, Reservation_fails = 3304
	L1D_cache_core[6]: Access = 12122, Miss = 7152, Miss_rate = 0.590, Pending_hits = 758, Reservation_fails = 2207
	L1D_cache_core[7]: Access = 11930, Miss = 7077, Miss_rate = 0.593, Pending_hits = 803, Reservation_fails = 3114
	L1D_cache_core[8]: Access = 11930, Miss = 6943, Miss_rate = 0.582, Pending_hits = 858, Reservation_fails = 1806
	L1D_cache_core[9]: Access = 11802, Miss = 7027, Miss_rate = 0.595, Pending_hits = 818, Reservation_fails = 3166
	L1D_cache_core[10]: Access = 11961, Miss = 6888, Miss_rate = 0.576, Pending_hits = 790, Reservation_fails = 3124
	L1D_cache_core[11]: Access = 11994, Miss = 6921, Miss_rate = 0.577, Pending_hits = 919, Reservation_fails = 3185
	L1D_cache_core[12]: Access = 12186, Miss = 7244, Miss_rate = 0.594, Pending_hits = 866, Reservation_fails = 4197
	L1D_cache_core[13]: Access = 12010, Miss = 7137, Miss_rate = 0.594, Pending_hits = 775, Reservation_fails = 2984
	L1D_cache_core[14]: Access = 11802, Miss = 7042, Miss_rate = 0.597, Pending_hits = 940, Reservation_fails = 3090
	L1D_total_cache_accesses = 180162
	L1D_total_cache_misses = 105760
	L1D_total_cache_miss_rate = 0.5870
	L1D_total_cache_pending_hits = 12381
	L1D_total_cache_reservation_fails = 43865
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 65682
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1065040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8045
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134080
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46082
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1077540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 43025
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 816
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8045
ctas_completed 2796, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 68179968
gpgpu_n_tot_w_icount = 2130624
gpgpu_n_stall_shd_mem = 113250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103073
gpgpu_n_mem_write_global = 46082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145280
gpgpu_n_store_insn = 737312
gpgpu_n_shmem_insn = 24110112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4610
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:427285	W0_Idle:1729732	W0_Scoreboard:2053595	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:107354	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1072416	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 824584 {8:103073,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3317904 {72:46082,}
traffic_breakdown_coretomem[INST_ACC_R] = 30240 {8:3780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16491680 {40:412292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737312 {8:92164,}
traffic_breakdown_memtocore[INST_ACC_R] = 604800 {40:15120,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 188 
max_icnt2sh_latency = 260 
averagemflatency = 249 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:73553 	7256 	9649 	14540 	7921 	1676 	453 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	14881 	295484 	179114 	15007 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3506 	225 	63 	136446 	6062 	4829 	1026 	793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45310 	64888 	70104 	91596 	171022 	61560 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	273 	79 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13500     14370     18614     15291     21682     17404     32713     18598     22507     20844     32455     21963     20055     23951     19112     25402 
dram[1]:     12999     15058     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     20082     25389     19100 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     17967     15278     32399     17415     32759     18599     20109     20830     32439     21946     20461     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 10.577236 19.354839  9.935252 16.299999  8.704142 12.859813  8.571428 17.200001  7.726257 14.956522 11.923077 27.384615 17.166666 52.705883 31.344828 179.199997 
dram[1]: 20.440678 21.052631 20.903225 18.111111 14.956522 14.333333 15.288889 16.780487 13.490196 13.760000 31.314285 28.105263 44.900002 52.705883 179.199997 179.199997 
dram[2]: 20.100000 10.508064 17.052631  9.489796 12.396397  8.514620 17.641026  8.745455 14.638298  7.880000 31.314285 12.011364 44.900002 17.129629 179.199997 31.275862 
dram[3]: 20.793104 18.615385 18.000000 19.757576 14.795699 14.333333 18.105263 19.111111 16.000000 14.956522 25.488373 34.451614 49.888889 42.666668 179.199997 179.199997 
dram[4]: 10.808333 19.639345 10.137681 16.299999  8.766467 12.740741  9.483443 18.105263  7.857143 16.380953 12.172414 28.864864 17.240740 47.157894 29.290323 179.199997 
dram[5]: 19.483871 21.563637 22.482759 19.757576 15.120879 15.120879 17.641026 16.380953 13.359223 14.956522 32.363636 26.048780 40.818180 81.454544 179.199997 179.199997 
average row locality = 115143/6987 = 16.479605
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       310       336       370       384       408       448       415       448       416       448       333       360       249       256       240       256 
dram[1]:       332       336       384       384       448       448       448       448       448       448       368       360       260       256       256       256 
dram[2]:       332       317       384       370       448       408       448       416       448       418       368       325       260       248       256       240 
dram[3]:       332       340       384       384       448       448       448       448       448       448       368       360       260       256       256       256 
dram[4]:       312       340       370       384       409       448       414       448       417       448       326       360       254       256       240       256 
dram[5]:       336       340       384       384       448       448       448       448       448       448       360       360       260       256       256       256 
total dram writes = 34689
bank skew: 448/240 = 1.87
chip skew: 5884/5677 = 1.04
average mf latency per bank:
dram[0]:      12372      5397      9453      5049      6202      1778      6064      1727      6132      1570      5769      1488      6544      1812      6995      1883
dram[1]:       5131      5136      4626      5044      1718      1750      1658      1686      1563      1576      1464      1497      1770      1930      1758      1845
dram[2]:       5406     12042      4827      9974      1747      6169      1639      6150      1591      6062      1500      5906      1822      6916      1918      7557
dram[3]:       5289      4898      4993      4701      1793      1751      1700      1668      1565      1498      1499      1441      1969      1805      1854      1840
dram[4]:      10867      5220      9172      5128      5784      1777      5761      1721      5677      1587      5233      1504      5881      1886      6510      1936
dram[5]:       5002      5048      4759      5177      1793      1747      1720      1682      1538      1539      1479      1501      1739      1949      1830      1867
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       477       905       516       828       422       736       397       645       387       807       378
dram[1]:        448       465       428       507       521       447       448       569       470       391       350       385       403       423       364       415
dram[2]:        482       759       433       762       454       788       421       775       467       762       407       717       383       695       399       672
dram[3]:        462       417       509       473       471       503       588       493       422       442       386       343       473       433       466       383
dram[4]:        747       425       780       552       809       504       821       542       783       498       701       397       626       413       646       444
dram[5]:        431       426       477       507       529       488       498       496       464       414       373       377       354       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992717 n_nop=967864 n_act=1445 n_pre=1429 n_ref_event=94877550480976 n_req=19389 n_rd=16326 n_rd_L2_A=0 n_write=0 n_wr_bk=5677 bw_util=0.04433
n_activity=123028 dram_eff=0.3577
bk0: 1124a 984420i bk1: 1032a 985476i bk2: 1162a 983750i bk3: 1112a 985032i bk4: 1228a 982550i bk5: 1152a 983342i bk6: 1190a 982695i bk7: 1152a 984332i bk8: 1136a 982136i bk9: 1152a 983952i bk10: 896a 985372i bk11: 888a 986165i bk12: 788a 987254i bk13: 768a 988282i bk14: 778a 988053i bk15: 768a 988491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926041
Row_Buffer_Locality_read = 0.960983
Row_Buffer_Locality_write = 0.739798
Bank_Level_Parallism = 1.506603
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.054770
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044329 
total_CMD = 992717 
util_bw = 44006 
Wasted_Col = 39023 
Wasted_Row = 13290 
Idle = 896398 

BW Util Bottlenecks: 
RCDc_limit = 7051 
RCDWRc_limit = 4705 
WTRc_limit = 4600 
RTWc_limit = 22198 
CCDLc_limit = 19679 
rwq = 0 
CCDLc_limit_alone = 12882 
WTRc_limit_alone = 3787 
RTWc_limit_alone = 16214 

Commands details: 
total_CMD = 992717 
n_nop = 967864 
Read = 16326 
Write = 0 
L2_Alloc = 0 
L2_WB = 5677 
n_act = 1445 
n_pre = 1429 
n_ref = 94877550480976 
n_req = 19389 
total_req = 22003 

Dual Bus Interface Util: 
issued_total_row = 2874 
issued_total_col = 22003 
Row_Bus_Util =  0.002895 
CoL_Bus_Util = 0.022164 
Either_Row_CoL_Bus_Util = 0.025035 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000966 
queue_avg = 0.272499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992717 n_nop=968901 n_act=946 n_pre=930 n_ref_event=94877551327344 n_req=19012 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.04423
n_activity=112313 dram_eff=0.3909
bk0: 1040a 985812i bk1: 1032a 985620i bk2: 1104a 985594i bk3: 1112a 985133i bk4: 1152a 983734i bk5: 1152a 983987i bk6: 1152a 984079i bk7: 1152a 984165i bk8: 1152a 983557i bk9: 1152a 983627i bk10: 912a 986124i bk11: 888a 986147i bk12: 768a 987347i bk13: 768a 987549i bk14: 768a 988087i bk15: 768a 988180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950978
Row_Buffer_Locality_read = 0.972063
Row_Buffer_Locality_write = 0.835714
Bank_Level_Parallism = 1.546790
Bank_Level_Parallism_Col = 1.543198
Bank_Level_Parallism_Ready = 1.060653
write_to_read_ratio_blp_rw_average = 0.511331
GrpLevelPara = 1.237653 

BW Util details:
bwutil = 0.044226 
total_CMD = 992717 
util_bw = 43904 
Wasted_Col = 35997 
Wasted_Row = 9360 
Idle = 903456 

BW Util Bottlenecks: 
RCDc_limit = 4835 
RCDWRc_limit = 2761 
WTRc_limit = 4757 
RTWc_limit = 23301 
CCDLc_limit = 18958 
rwq = 0 
CCDLc_limit_alone = 12177 
WTRc_limit_alone = 3895 
RTWc_limit_alone = 17382 

Commands details: 
total_CMD = 992717 
n_nop = 968901 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 946 
n_pre = 930 
n_ref = 94877551327344 
n_req = 19012 
total_req = 21952 

Dual Bus Interface Util: 
issued_total_row = 1876 
issued_total_col = 21952 
Row_Bus_Util =  0.001890 
CoL_Bus_Util = 0.022113 
Either_Row_CoL_Bus_Util = 0.023991 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000504 
queue_avg = 0.251624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992717 n_nop=967872 n_act=1446 n_pre=1430 n_ref_event=0 n_req=19385 n_rd=16314 n_rd_L2_A=0 n_write=0 n_wr_bk=5686 bw_util=0.04432
n_activity=123292 dram_eff=0.3569
bk0: 1040a 985950i bk1: 1120a 984427i bk2: 1104a 984987i bk3: 1176a 983646i bk4: 1152a 983071i bk5: 1214a 982553i bk6: 1152a 984258i bk7: 1192a 982797i bk8: 1152a 984059i bk9: 1130a 982085i bk10: 912a 986145i bk11: 872a 985655i bk12: 768a 987925i bk13: 786a 987305i bk14: 768a 988536i bk15: 776a 988178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926128
Row_Buffer_Locality_read = 0.960709
Row_Buffer_Locality_write = 0.742429
Bank_Level_Parallism = 1.498309
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.059288
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044323 
total_CMD = 992717 
util_bw = 44000 
Wasted_Col = 38791 
Wasted_Row = 13950 
Idle = 895976 

BW Util Bottlenecks: 
RCDc_limit = 7067 
RCDWRc_limit = 4631 
WTRc_limit = 4467 
RTWc_limit = 22221 
CCDLc_limit = 19401 
rwq = 0 
CCDLc_limit_alone = 12723 
WTRc_limit_alone = 3675 
RTWc_limit_alone = 16335 

Commands details: 
total_CMD = 992717 
n_nop = 967872 
Read = 16314 
Write = 0 
L2_Alloc = 0 
L2_WB = 5686 
n_act = 1446 
n_pre = 1430 
n_ref = 0 
n_req = 19385 
total_req = 22000 

Dual Bus Interface Util: 
issued_total_row = 2876 
issued_total_col = 22000 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.022161 
Either_Row_CoL_Bus_Util = 0.025027 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001248 
queue_avg = 0.274038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274038
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992717 n_nop=968949 n_act=914 n_pre=898 n_ref_event=0 n_req=19022 n_rd=16080 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.04425
n_activity=111909 dram_eff=0.3925
bk0: 1040a 985758i bk1: 1040a 985300i bk2: 1104a 985314i bk3: 1112a 985031i bk4: 1152a 983531i bk5: 1152a 983574i bk6: 1152a 983913i bk7: 1152a 984522i bk8: 1152a 984336i bk9: 1152a 984055i bk10: 912a 985959i bk11: 888a 986185i bk12: 768a 987655i bk13: 768a 987572i bk14: 768a 988615i bk15: 768a 988364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952739
Row_Buffer_Locality_read = 0.973010
Row_Buffer_Locality_write = 0.841944
Bank_Level_Parallism = 1.535698
Bank_Level_Parallism_Col = 1.529693
Bank_Level_Parallism_Ready = 1.060796
write_to_read_ratio_blp_rw_average = 0.517406
GrpLevelPara = 1.237025 

BW Util details:
bwutil = 0.044250 
total_CMD = 992717 
util_bw = 43928 
Wasted_Col = 36042 
Wasted_Row = 9347 
Idle = 903400 

BW Util Bottlenecks: 
RCDc_limit = 4751 
RCDWRc_limit = 2614 
WTRc_limit = 4722 
RTWc_limit = 23629 
CCDLc_limit = 18967 
rwq = 0 
CCDLc_limit_alone = 12155 
WTRc_limit_alone = 3933 
RTWc_limit_alone = 17606 

Commands details: 
total_CMD = 992717 
n_nop = 968949 
Read = 16080 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 914 
n_pre = 898 
n_ref = 0 
n_req = 19022 
total_req = 21964 

Dual Bus Interface Util: 
issued_total_row = 1812 
issued_total_col = 21964 
Row_Bus_Util =  0.001825 
CoL_Bus_Util = 0.022125 
Either_Row_CoL_Bus_Util = 0.023942 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000337 
queue_avg = 0.271798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992717 n_nop=967969 n_act=1408 n_pre=1392 n_ref_event=227392 n_req=19355 n_rd=16288 n_rd_L2_A=0 n_write=0 n_wr_bk=5682 bw_util=0.04426
n_activity=121859 dram_eff=0.3606
bk0: 1116a 984060i bk1: 1028a 985653i bk2: 1180a 983616i bk3: 1112a 984636i bk4: 1220a 982677i bk5: 1152a 983040i bk6: 1182a 983470i bk7: 1152a 984137i bk8: 1128a 982001i bk9: 1152a 984123i bk10: 876a 985543i bk11: 888a 986348i bk12: 788a 987092i bk13: 768a 987877i bk14: 778a 988134i bk15: 768a 988681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928029
Row_Buffer_Locality_read = 0.962058
Row_Buffer_Locality_write = 0.747310
Bank_Level_Parallism = 1.525854
Bank_Level_Parallism_Col = 1.503788
Bank_Level_Parallism_Ready = 1.058452
write_to_read_ratio_blp_rw_average = 0.492434
GrpLevelPara = 1.202323 

BW Util details:
bwutil = 0.044262 
total_CMD = 992717 
util_bw = 43940 
Wasted_Col = 38528 
Wasted_Row = 12918 
Idle = 897331 

BW Util Bottlenecks: 
RCDc_limit = 6859 
RCDWRc_limit = 4548 
WTRc_limit = 4866 
RTWc_limit = 22418 
CCDLc_limit = 19022 
rwq = 0 
CCDLc_limit_alone = 12426 
WTRc_limit_alone = 4067 
RTWc_limit_alone = 16621 

Commands details: 
total_CMD = 992717 
n_nop = 967969 
Read = 16288 
Write = 0 
L2_Alloc = 0 
L2_WB = 5682 
n_act = 1408 
n_pre = 1392 
n_ref = 227392 
n_req = 19355 
total_req = 21970 

Dual Bus Interface Util: 
issued_total_row = 2800 
issued_total_col = 21970 
Row_Bus_Util =  0.002821 
CoL_Bus_Util = 0.022131 
Either_Row_CoL_Bus_Util = 0.024930 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000889 
queue_avg = 0.270807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270807
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992717 n_nop=969003 n_act=912 n_pre=896 n_ref_event=0 n_req=18980 n_rd=16040 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.04416
n_activity=112389 dram_eff=0.3901
bk0: 1040a 985564i bk1: 1016a 985501i bk2: 1112a 985751i bk3: 1112a 985424i bk4: 1152a 983496i bk5: 1152a 983694i bk6: 1152a 984454i bk7: 1152a 984213i bk8: 1152a 983757i bk9: 1152a 984226i bk10: 888a 986221i bk11: 888a 985901i bk12: 768a 987669i bk13: 768a 987731i bk14: 768a 988263i bk15: 768a 988403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952740
Row_Buffer_Locality_read = 0.973317
Row_Buffer_Locality_write = 0.840476
Bank_Level_Parallism = 1.533388
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.054738
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044162 
total_CMD = 992717 
util_bw = 43840 
Wasted_Col = 35942 
Wasted_Row = 9337 
Idle = 903598 

BW Util Bottlenecks: 
RCDc_limit = 4627 
RCDWRc_limit = 2663 
WTRc_limit = 4186 
RTWc_limit = 24045 
CCDLc_limit = 19264 
rwq = 0 
CCDLc_limit_alone = 12240 
WTRc_limit_alone = 3399 
RTWc_limit_alone = 17808 

Commands details: 
total_CMD = 992717 
n_nop = 969003 
Read = 16040 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 912 
n_pre = 896 
n_ref = 0 
n_req = 18980 
total_req = 21920 

Dual Bus Interface Util: 
issued_total_row = 1808 
issued_total_col = 21920 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.022081 
Either_Row_CoL_Bus_Util = 0.023888 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000590 
queue_avg = 0.272221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61698, Miss = 9034, Miss_rate = 0.146, Pending_hits = 3831, Reservation_fails = 8887
L2_cache_bank[1]: Access = 37668, Miss = 8024, Miss_rate = 0.213, Pending_hits = 2638, Reservation_fails = 5160
L2_cache_bank[2]: Access = 36820, Miss = 8048, Miss_rate = 0.219, Pending_hits = 2901, Reservation_fails = 4621
L2_cache_bank[3]: Access = 37508, Miss = 8024, Miss_rate = 0.214, Pending_hits = 2760, Reservation_fails = 6619
L2_cache_bank[4]: Access = 37332, Miss = 8048, Miss_rate = 0.216, Pending_hits = 2608, Reservation_fails = 4557
L2_cache_bank[5]: Access = 61684, Miss = 9000, Miss_rate = 0.146, Pending_hits = 3917, Reservation_fails = 11471
L2_cache_bank[6]: Access = 37164, Miss = 8048, Miss_rate = 0.217, Pending_hits = 2603, Reservation_fails = 4587
L2_cache_bank[7]: Access = 37068, Miss = 8032, Miss_rate = 0.217, Pending_hits = 2967, Reservation_fails = 6193
L2_cache_bank[8]: Access = 61140, Miss = 9016, Miss_rate = 0.147, Pending_hits = 3886, Reservation_fails = 9108
L2_cache_bank[9]: Access = 37476, Miss = 8020, Miss_rate = 0.214, Pending_hits = 2673, Reservation_fails = 5656
L2_cache_bank[10]: Access = 36916, Miss = 8032, Miss_rate = 0.218, Pending_hits = 2875, Reservation_fails = 4600
L2_cache_bank[11]: Access = 37132, Miss = 8008, Miss_rate = 0.216, Pending_hits = 2604, Reservation_fails = 4684
L2_total_cache_accesses = 519606
L2_total_cache_misses = 99334
L2_total_cache_miss_rate = 0.1912
L2_total_cache_pending_hits = 36263
L2_total_cache_reservation_fails = 76143
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 72267
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1107
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11620
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2340
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 290
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 62770
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 870
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 412292
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 92164
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 99
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13274
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62770
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=519606
icnt_total_pkts_simt_to_mem=199032
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 672507
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 718438
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000234628
	minimum = 0 (at node 0)
	maximum = 0.00147245 (at node 5)
Accepted packet rate average = 0.000234628
	minimum = 0 (at node 0)
	maximum = 0.00486251 (at node 5)
Injected flit rate average = 0.000253652
	minimum = 0 (at node 0)
	maximum = 0.0019861 (at node 5)
Accepted flit rate average= 0.000253652
	minimum = 0 (at node 0)
	maximum = 0.00486251 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7478 (10 samples)
	minimum = 5 (10 samples)
	maximum = 226 (10 samples)
Network latency average = 18.6995 (10 samples)
	minimum = 5 (10 samples)
	maximum = 223.2 (10 samples)
Flit latency average = 17.9757 (10 samples)
	minimum = 5 (10 samples)
	maximum = 222.5 (10 samples)
Fragmentation average = 0.000579213 (10 samples)
	minimum = 0 (10 samples)
	maximum = 42.3 (10 samples)
Injected packet rate average = 0.0726945 (10 samples)
	minimum = 0.0283678 (10 samples)
	maximum = 0.181174 (10 samples)
Accepted packet rate average = 0.0726945 (10 samples)
	minimum = 0.0321386 (10 samples)
	maximum = 0.107199 (10 samples)
Injected flit rate average = 0.0776744 (10 samples)
	minimum = 0.0370765 (10 samples)
	maximum = 0.181379 (10 samples)
Accepted flit rate average = 0.0776744 (10 samples)
	minimum = 0.0437176 (10 samples)
	maximum = 0.107199 (10 samples)
Injected packet size average = 1.0685 (10 samples)
Accepted packet size average = 1.0685 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 472713 (inst/sec)
gpgpu_simulation_rate = 2302 (cycle/sec)
gpgpu_silicon_slowdown = 130321x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (28,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 35435
gpu_sim_insn = 551040
gpu_ipc =      15.5507
gpu_tot_sim_cycle = 357754
gpu_tot_sim_insn = 66730976
gpu_tot_ipc =     186.5275
gpu_tot_issued_cta = 2824
gpu_occupancy = 3.8888% 
gpu_tot_occupancy = 34.8069% 
max_total_param_size = 0
gpu_stall_dramfull = 131142
gpu_stall_icnt2sh    = 89089
partiton_level_parallism =       0.0895
partiton_level_parallism_total  =       0.4364
partiton_level_parallism_util =       1.1328
partiton_level_parallism_util_total  =       1.7786
L2_BW  =       2.9682 GB/Sec
L2_BW_total  =      14.2371 GB/Sec
gpu_total_sim_rate=457061

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094620
	L1I_total_cache_misses = 14629
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8045
L1D_cache:
	L1D_cache_core[0]: Access = 12311, Miss = 7160, Miss_rate = 0.582, Pending_hits = 816, Reservation_fails = 2038
	L1D_cache_core[1]: Access = 12103, Miss = 7134, Miss_rate = 0.589, Pending_hits = 848, Reservation_fails = 3811
	L1D_cache_core[2]: Access = 12216, Miss = 7026, Miss_rate = 0.575, Pending_hits = 793, Reservation_fails = 1988
	L1D_cache_core[3]: Access = 12088, Miss = 7069, Miss_rate = 0.585, Pending_hits = 807, Reservation_fails = 2937
	L1D_cache_core[4]: Access = 12329, Miss = 7320, Miss_rate = 0.594, Pending_hits = 876, Reservation_fails = 2914
	L1D_cache_core[5]: Access = 12168, Miss = 7036, Miss_rate = 0.578, Pending_hits = 778, Reservation_fails = 3304
	L1D_cache_core[6]: Access = 12280, Miss = 7239, Miss_rate = 0.589, Pending_hits = 774, Reservation_fails = 2207
	L1D_cache_core[7]: Access = 12088, Miss = 7157, Miss_rate = 0.592, Pending_hits = 819, Reservation_fails = 3114
	L1D_cache_core[8]: Access = 12088, Miss = 7023, Miss_rate = 0.581, Pending_hits = 874, Reservation_fails = 1806
	L1D_cache_core[9]: Access = 11960, Miss = 7107, Miss_rate = 0.594, Pending_hits = 834, Reservation_fails = 3166
	L1D_cache_core[10]: Access = 12119, Miss = 6968, Miss_rate = 0.575, Pending_hits = 806, Reservation_fails = 3124
	L1D_cache_core[11]: Access = 12152, Miss = 7001, Miss_rate = 0.576, Pending_hits = 935, Reservation_fails = 3185
	L1D_cache_core[12]: Access = 12344, Miss = 7324, Miss_rate = 0.593, Pending_hits = 882, Reservation_fails = 4197
	L1D_cache_core[13]: Access = 12168, Miss = 7217, Miss_rate = 0.593, Pending_hits = 791, Reservation_fails = 2984
	L1D_cache_core[14]: Access = 11960, Miss = 7122, Miss_rate = 0.595, Pending_hits = 956, Reservation_fails = 3090
	L1D_total_cache_accesses = 182374
	L1D_total_cache_misses = 106903
	L1D_total_cache_miss_rate = 0.5862
	L1D_total_cache_pending_hits = 12589
	L1D_total_cache_reservation_fails = 43865
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 65934
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 104209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65844
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1079991
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8045
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46950
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1094620

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 43025
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 816
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8045
ctas_completed 2824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11214, 8265, 3441, 3441, 3441, 3441, 3441, 3441, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 69260544
gpgpu_n_tot_w_icount = 2164392
gpgpu_n_stall_shd_mem = 119522
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 104209
gpgpu_n_mem_write_global = 46950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2166784
gpgpu_n_store_insn = 751200
gpgpu_n_shmem_insn = 24288416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2098176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4610
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:435280	W0_Idle:2325898	W0_Scoreboard:2477930	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2013474
single_issue_nums: WS0:1090506	WS1:1073886	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 833672 {8:104209,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3380400 {72:46950,}
traffic_breakdown_coretomem[INST_ACC_R] = 39592 {8:4949,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16673440 {40:416836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 751200 {8:93900,}
traffic_breakdown_memtocore[INST_ACC_R] = 791840 {40:19796,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 188 
max_icnt2sh_latency = 260 
averagemflatency = 248 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:75398 	7310 	9915 	15009 	7999 	1677 	453 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	15823 	300736 	179200 	15007 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4612 	270 	81 	138243 	6269 	4829 	1026 	793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50757 	65613 	70212 	91596 	171022 	61560 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	308 	79 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13500     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     12999     15095     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]:  9.654929 16.315790  9.619047 16.299999  8.193877 13.555555  7.881444 17.200001  7.212871 14.956522 10.865385 27.384615 17.527273 51.000000 30.566668 179.199997 
dram[1]: 17.194445 17.464788 20.903225 18.111111 15.913043 15.250000 15.288889 16.780487 13.490196 13.760000 31.314285 28.105263 45.900002 51.000000 179.199997 179.199997 
dram[2]: 16.958904  9.441380 17.052631  9.212903 13.071428  7.980000 17.641026  8.020943 14.638298  7.413265 31.314285 11.214286 45.900002 17.436363 179.199997 30.500000 
dram[3]: 17.436619 16.103895 18.000000 19.757576 15.574468 15.166667 18.105263 19.111111 16.000000 14.956522 25.488373 34.451614 51.000000 41.636364 179.199997 179.199997 
dram[4]:  9.680851 16.821918  9.937500 16.299999  8.309278 13.481482  8.607955 18.105263  7.560209 16.380953 11.255102 28.864864 17.563637 45.799999 28.593750 179.199997 
dram[5]: 16.533333 18.149254 22.482759 19.757576 15.913043 15.826087 17.641026 16.380953 13.359223 14.956522 32.363636 26.048780 41.727272 76.333336 179.199997 179.199997 
average row locality = 117856/7456 = 15.806867
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       339       352       388       384       439       448       431       448       434       448       346       360       274       300       256       256 
dram[1]:       348       352       384       384       448       448       448       448       448       448       368       360       300       300       256       256 
dram[2]:       348       345       384       388       448       440       448       432       448       436       368       335       300       275       256       256 
dram[3]:       348       352       384       384       448       448       448       448       448       448       368       360       300       296       256       256 
dram[4]:       344       352       387       384       441       448       427       448       434       448       338       360       282       296       254       256 
dram[5]:       352       352       384       384       448       448       448       448       448       448       360       360       300       296       256       256 
total dram writes = 35685
bank skew: 448/254 = 1.76
chip skew: 5996/5899 = 1.02
average mf latency per bank:
dram[0]:      11361      5152      9052      5049      5977      1893      5902      1727      5935      1570      5605      1488      6002      1546      6606      1883
dram[1]:       4895      4903      4626      5044      1834      1866      1658      1686      1563      1576      1464      1497      1534      1647      1758      1845
dram[2]:       5157     11111      4827      9550      1862      5920      1639      5985      1591      5868      1500      5785      1579      6290      1918      7133
dram[3]:       5046      4731      4993      4701      1908      1858      1700      1668      1565      1498      1499      1441      1707      1561      1854      1840
dram[4]:       9902      5042      8807      5128      5569      1884      5648      1721      5510      1587      5099      1504      5349      1631      6200      1936
dram[5]:       4775      4876      4759      5177      1915      1855      1720      1682      1538      1539      1479      1501      1507      1686      1830      1867
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       477       905       516       828       422       736       397       645       387       807       378
dram[1]:        448       465       428       507       521       447       448       569       470       391       350       385       403       423       364       415
dram[2]:        482       759       433       762       454       788       421       775       467       762       407       717       383       695       399       672
dram[3]:        462       417       509       473       471       503       588       493       422       442       386       343       473       433       466       383
dram[4]:        747       425       780       552       809       504       821       542       783       498       701       397       626       413       646       444
dram[5]:        431       426       477       507       529       488       498       496       464       414       373       377       354       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 357805 -   mf: uid=1904774, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (357705), 
Ready @ 357841 -   mf: uid=1904779, sid4294967295:w4294967295, part=0, addr=0xc004f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (357741), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101854 n_nop=1076016 n_act=1579 n_pre=1563 n_ref_event=94877550480976 n_req=20030 n_rd=16818 n_rd_L2_A=0 n_write=0 n_wr_bk=5903 bw_util=0.04124
n_activity=129620 dram_eff=0.3506
bk0: 1176a 1092871i bk1: 1064a 1094188i bk2: 1182a 1092553i bk3: 1112a 1094192i bk4: 1340a 1090655i bk5: 1240a 1092321i bk6: 1266a 1090924i bk7: 1152a 1093406i bk8: 1192a 1090567i bk9: 1152a 1093016i bk10: 928a 1094036i bk11: 888a 1095256i bk12: 812a 1096095i bk13: 768a 1096910i bk14: 778a 1097169i bk15: 768a 1097674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921717
Row_Buffer_Locality_read = 0.959270
Row_Buffer_Locality_write = 0.725093
Bank_Level_Parallism = 1.498209
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.053870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041241 
total_CMD = 1101854 
util_bw = 45442 
Wasted_Col = 41095 
Wasted_Row = 14549 
Idle = 1000768 

BW Util Bottlenecks: 
RCDc_limit = 7620 
RCDWRc_limit = 5239 
WTRc_limit = 4754 
RTWc_limit = 23175 
CCDLc_limit = 20394 
rwq = 0 
CCDLc_limit_alone = 13333 
WTRc_limit_alone = 3923 
RTWc_limit_alone = 16945 

Commands details: 
total_CMD = 1101854 
n_nop = 1076016 
Read = 16818 
Write = 0 
L2_Alloc = 0 
L2_WB = 5903 
n_act = 1579 
n_pre = 1563 
n_ref = 94877550480976 
n_req = 20030 
total_req = 22721 

Dual Bus Interface Util: 
issued_total_row = 3142 
issued_total_col = 22721 
Row_Bus_Util =  0.002852 
CoL_Bus_Util = 0.020621 
Either_Row_CoL_Bus_Util = 0.023450 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000968 
queue_avg = 0.251273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251273
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101854 n_nop=1077634 n_act=974 n_pre=958 n_ref_event=94877551327344 n_req=19302 n_rd=16304 n_rd_L2_A=0 n_write=0 n_wr_bk=5996 bw_util=0.04048
n_activity=114989 dram_eff=0.3879
bk0: 1064a 1094583i bk1: 1064a 1094335i bk2: 1104a 1094707i bk3: 1112a 1094253i bk4: 1240a 1092703i bk5: 1240a 1092924i bk6: 1152a 1093214i bk7: 1152a 1093300i bk8: 1152a 1092693i bk9: 1152a 1092766i bk10: 912a 1095264i bk11: 888a 1095287i bk12: 768a 1096078i bk13: 768a 1096256i bk14: 768a 1097238i bk15: 768a 1097335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950264
Row_Buffer_Locality_read = 0.971663
Row_Buffer_Locality_write = 0.833889
Bank_Level_Parallism = 1.538788
Bank_Level_Parallism_Col = 1.536639
Bank_Level_Parallism_Ready = 1.059708
write_to_read_ratio_blp_rw_average = 0.512554
GrpLevelPara = 1.232989 

BW Util details:
bwutil = 0.040477 
total_CMD = 1101854 
util_bw = 44600 
Wasted_Col = 36922 
Wasted_Row = 9727 
Idle = 1010605 

BW Util Bottlenecks: 
RCDc_limit = 4991 
RCDWRc_limit = 2865 
WTRc_limit = 4852 
RTWc_limit = 23775 
CCDLc_limit = 19318 
rwq = 0 
CCDLc_limit_alone = 12390 
WTRc_limit_alone = 3965 
RTWc_limit_alone = 17734 

Commands details: 
total_CMD = 1101854 
n_nop = 1077634 
Read = 16304 
Write = 0 
L2_Alloc = 0 
L2_WB = 5996 
n_act = 974 
n_pre = 958 
n_ref = 94877551327344 
n_req = 19302 
total_req = 22300 

Dual Bus Interface Util: 
issued_total_row = 1932 
issued_total_col = 22300 
Row_Bus_Util =  0.001753 
CoL_Bus_Util = 0.020239 
Either_Row_CoL_Bus_Util = 0.021981 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000495 
queue_avg = 0.228354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 357835 -   mf: uid=1904777, sid4294967295:w4294967295, part=2, addr=0xc009f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (357735), 
Ready @ 357837 -   mf: uid=1904778, sid4294967295:w4294967295, part=2, addr=0xc0027880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (357737), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101854 n_nop=1076049 n_act=1577 n_pre=1561 n_ref_event=0 n_req=20011 n_rd=16794 n_rd_L2_A=0 n_write=0 n_wr_bk=5907 bw_util=0.04121
n_activity=129647 dram_eff=0.3502
bk0: 1064a 1094712i bk1: 1168a 1092930i bk2: 1104a 1094124i bk3: 1196a 1092451i bk4: 1240a 1092081i bk5: 1330a 1090554i bk6: 1152a 1093358i bk7: 1268a 1090972i bk8: 1152a 1093139i bk9: 1186a 1090520i bk10: 912a 1095216i bk11: 904a 1094358i bk12: 768a 1096607i bk13: 806a 1096163i bk14: 768a 1097693i bk15: 776a 1097289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921893
Row_Buffer_Locality_read = 0.958795
Row_Buffer_Locality_write = 0.729251
Bank_Level_Parallism = 1.492030
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.059082
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041205 
total_CMD = 1101854 
util_bw = 45402 
Wasted_Col = 40833 
Wasted_Row = 15104 
Idle = 1000515 

BW Util Bottlenecks: 
RCDc_limit = 7659 
RCDWRc_limit = 5130 
WTRc_limit = 4690 
RTWc_limit = 23120 
CCDLc_limit = 20088 
rwq = 0 
CCDLc_limit_alone = 13173 
WTRc_limit_alone = 3869 
RTWc_limit_alone = 17026 

Commands details: 
total_CMD = 1101854 
n_nop = 1076049 
Read = 16794 
Write = 0 
L2_Alloc = 0 
L2_WB = 5907 
n_act = 1577 
n_pre = 1561 
n_ref = 0 
n_req = 20011 
total_req = 22701 

Dual Bus Interface Util: 
issued_total_row = 3138 
issued_total_col = 22701 
Row_Bus_Util =  0.002848 
CoL_Bus_Util = 0.020603 
Either_Row_CoL_Bus_Util = 0.023420 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001318 
queue_avg = 0.253232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253232
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101854 n_nop=1077708 n_act=941 n_pre=925 n_ref_event=0 n_req=19292 n_rd=16296 n_rd_L2_A=0 n_write=0 n_wr_bk=5992 bw_util=0.04046
n_activity=114486 dram_eff=0.3894
bk0: 1064a 1094489i bk1: 1064a 1094076i bk2: 1104a 1094431i bk3: 1112a 1094152i bk4: 1240a 1092473i bk5: 1232a 1092597i bk6: 1152a 1093047i bk7: 1152a 1093656i bk8: 1152a 1093471i bk9: 1152a 1093192i bk10: 912a 1095096i bk11: 888a 1095325i bk12: 768a 1096407i bk13: 768a 1096297i bk14: 768a 1097767i bk15: 768a 1097518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952001
Row_Buffer_Locality_read = 0.972570
Row_Buffer_Locality_write = 0.840120
Bank_Level_Parallism = 1.528413
Bank_Level_Parallism_Col = 1.523973
Bank_Level_Parallism_Ready = 1.059914
write_to_read_ratio_blp_rw_average = 0.519161
GrpLevelPara = 1.232711 

BW Util details:
bwutil = 0.040455 
total_CMD = 1101854 
util_bw = 44576 
Wasted_Col = 36905 
Wasted_Row = 9711 
Idle = 1010662 

BW Util Bottlenecks: 
RCDc_limit = 4907 
RCDWRc_limit = 2711 
WTRc_limit = 4771 
RTWc_limit = 24102 
CCDLc_limit = 19294 
rwq = 0 
CCDLc_limit_alone = 12347 
WTRc_limit_alone = 3971 
RTWc_limit_alone = 17955 

Commands details: 
total_CMD = 1101854 
n_nop = 1077708 
Read = 16296 
Write = 0 
L2_Alloc = 0 
L2_WB = 5992 
n_act = 941 
n_pre = 925 
n_ref = 0 
n_req = 19292 
total_req = 22288 

Dual Bus Interface Util: 
issued_total_row = 1866 
issued_total_col = 22288 
Row_Bus_Util =  0.001694 
CoL_Bus_Util = 0.020228 
Either_Row_CoL_Bus_Util = 0.021914 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000331 
queue_avg = 0.246399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246399
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 357807 -   mf: uid=1904775, sid4294967295:w4294967295, part=4, addr=0xc00bf880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (357707), 
Ready @ 357812 -   mf: uid=1904776, sid4294967295:w4294967295, part=4, addr=0xc005f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (357712), 
Ready @ 357843 -   mf: uid=1904780, sid4294967295:w4294967295, part=4, addr=0xc00d7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (357743), 
Ready @ 357845 -   mf: uid=1904781, sid4294967295:w4294967295, part=4, addr=0xc002f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (357745), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101854 n_nop=1076175 n_act=1529 n_pre=1513 n_ref_event=227392 n_req=19971 n_rd=16760 n_rd_L2_A=0 n_write=0 n_wr_bk=5899 bw_util=0.04113
n_activity=128051 dram_eff=0.3539
bk0: 1164a 1092536i bk1: 1052a 1094442i bk2: 1200a 1092457i bk3: 1112a 1093790i bk4: 1344a 1090819i bk5: 1232a 1092034i bk6: 1254a 1091723i bk7: 1152a 1093216i bk8: 1180a 1090606i bk9: 1152a 1093210i bk10: 908a 1094228i bk11: 888a 1095458i bk12: 808a 1095936i bk13: 768a 1096594i bk14: 778a 1097243i bk15: 768a 1097868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924190
Row_Buffer_Locality_read = 0.960561
Row_Buffer_Locality_write = 0.734351
Bank_Level_Parallism = 1.517855
Bank_Level_Parallism_Col = 1.493310
Bank_Level_Parallism_Ready = 1.057953
write_to_read_ratio_blp_rw_average = 0.493593
GrpLevelPara = 1.195000 

BW Util details:
bwutil = 0.041129 
total_CMD = 1101854 
util_bw = 45318 
Wasted_Col = 40454 
Wasted_Row = 13931 
Idle = 1002151 

BW Util Bottlenecks: 
RCDc_limit = 7363 
RCDWRc_limit = 5047 
WTRc_limit = 5029 
RTWc_limit = 23309 
CCDLc_limit = 19651 
rwq = 0 
CCDLc_limit_alone = 12846 
WTRc_limit_alone = 4212 
RTWc_limit_alone = 17321 

Commands details: 
total_CMD = 1101854 
n_nop = 1076175 
Read = 16760 
Write = 0 
L2_Alloc = 0 
L2_WB = 5899 
n_act = 1529 
n_pre = 1513 
n_ref = 227392 
n_req = 19971 
total_req = 22659 

Dual Bus Interface Util: 
issued_total_row = 3042 
issued_total_col = 22659 
Row_Bus_Util =  0.002761 
CoL_Bus_Util = 0.020564 
Either_Row_CoL_Bus_Util = 0.023305 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000857 
queue_avg = 0.248813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1101854 n_nop=1077760 n_act=940 n_pre=924 n_ref_event=0 n_req=19250 n_rd=16256 n_rd_L2_A=0 n_write=0 n_wr_bk=5988 bw_util=0.04038
n_activity=114952 dram_eff=0.387
bk0: 1064a 1094297i bk1: 1040a 1094276i bk2: 1112a 1094868i bk3: 1112a 1094547i bk4: 1240a 1092442i bk5: 1232a 1092683i bk6: 1152a 1093589i bk7: 1152a 1093349i bk8: 1152a 1092893i bk9: 1152a 1093363i bk10: 888a 1095359i bk11: 888a 1095039i bk12: 768a 1096405i bk13: 768a 1096425i bk14: 768a 1097413i bk15: 768a 1097557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951948
Row_Buffer_Locality_read = 0.972810
Row_Buffer_Locality_write = 0.838677
Bank_Level_Parallism = 1.526649
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.053987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040376 
total_CMD = 1101854 
util_bw = 44488 
Wasted_Col = 36811 
Wasted_Row = 9709 
Idle = 1010846 

BW Util Bottlenecks: 
RCDc_limit = 4795 
RCDWRc_limit = 2759 
WTRc_limit = 4238 
RTWc_limit = 24524 
CCDLc_limit = 19602 
rwq = 0 
CCDLc_limit_alone = 12437 
WTRc_limit_alone = 3441 
RTWc_limit_alone = 18156 

Commands details: 
total_CMD = 1101854 
n_nop = 1077760 
Read = 16256 
Write = 0 
L2_Alloc = 0 
L2_WB = 5988 
n_act = 940 
n_pre = 924 
n_ref = 0 
n_req = 19250 
total_req = 22244 

Dual Bus Interface Util: 
issued_total_row = 1864 
issued_total_col = 22244 
Row_Bus_Util =  0.001692 
CoL_Bus_Util = 0.020188 
Either_Row_CoL_Bus_Util = 0.021867 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000581 
queue_avg = 0.246906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63492, Miss = 9534, Miss_rate = 0.150, Pending_hits = 3931, Reservation_fails = 10606
L2_cache_bank[1]: Access = 38404, Miss = 8144, Miss_rate = 0.212, Pending_hits = 2810, Reservation_fails = 7452
L2_cache_bank[2]: Access = 37436, Miss = 8160, Miss_rate = 0.218, Pending_hits = 3061, Reservation_fails = 6669
L2_cache_bank[3]: Access = 38244, Miss = 8144, Miss_rate = 0.213, Pending_hits = 2944, Reservation_fails = 9326
L2_cache_bank[4]: Access = 37948, Miss = 8160, Miss_rate = 0.215, Pending_hits = 2768, Reservation_fails = 6510
L2_cache_bank[5]: Access = 63364, Miss = 9490, Miss_rate = 0.150, Pending_hits = 4005, Reservation_fails = 12836
L2_cache_bank[6]: Access = 37780, Miss = 8160, Miss_rate = 0.216, Pending_hits = 2763, Reservation_fails = 6594
L2_cache_bank[7]: Access = 37668, Miss = 8136, Miss_rate = 0.216, Pending_hits = 3119, Reservation_fails = 8265
L2_cache_bank[8]: Access = 62830, Miss = 9510, Miss_rate = 0.151, Pending_hits = 3982, Reservation_fails = 10334
L2_cache_bank[9]: Access = 38076, Miss = 8124, Miss_rate = 0.213, Pending_hits = 2825, Reservation_fails = 7740
L2_cache_bank[10]: Access = 37588, Miss = 8144, Miss_rate = 0.217, Pending_hits = 3035, Reservation_fails = 6597
L2_cache_bank[11]: Access = 37732, Miss = 8112, Miss_rate = 0.215, Pending_hits = 2756, Reservation_fails = 6754
L2_total_cache_accesses = 530562
L2_total_cache_misses = 101818
L2_total_cache_miss_rate = 0.1919
L2_total_cache_pending_hits = 37999
L2_total_cache_reservation_fails = 99683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 284235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 73635
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91310
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1295
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15172
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3180
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 361
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 86309
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1083
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 416836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 93900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 100
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13274
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 86309
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=530562
icnt_total_pkts_simt_to_mem=203073
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.95853
	minimum = 5
	maximum = 58
Network latency average = 5.9385
	minimum = 5
	maximum = 57
Slowest packet = 686023
Flit latency average = 6.38808
	minimum = 5
	maximum = 56
Slowest flit = 732963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147678
	minimum = 0.00440243 (at node 5)
	maximum = 0.0506279 (at node 15)
Accepted packet rate average = 0.0147678
	minimum = 0.00479752 (at node 22)
	maximum = 0.0213348 (at node 0)
Injected flit rate average = 0.015675
	minimum = 0.00527727 (at node 5)
	maximum = 0.0506279 (at node 15)
Accepted flit rate average= 0.015675
	minimum = 0.00592634 (at node 22)
	maximum = 0.0213348 (at node 0)
Injected packet length average = 1.06143
Accepted packet length average = 1.06143
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4942 (11 samples)
	minimum = 5 (11 samples)
	maximum = 210.727 (11 samples)
Network latency average = 17.5394 (11 samples)
	minimum = 5 (11 samples)
	maximum = 208.091 (11 samples)
Flit latency average = 16.9223 (11 samples)
	minimum = 5 (11 samples)
	maximum = 207.364 (11 samples)
Fragmentation average = 0.000526557 (11 samples)
	minimum = 0 (11 samples)
	maximum = 38.4545 (11 samples)
Injected packet rate average = 0.0674284 (11 samples)
	minimum = 0.0261891 (11 samples)
	maximum = 0.169306 (11 samples)
Accepted packet rate average = 0.0674284 (11 samples)
	minimum = 0.0296531 (11 samples)
	maximum = 0.0993928 (11 samples)
Injected flit rate average = 0.0720381 (11 samples)
	minimum = 0.0341857 (11 samples)
	maximum = 0.169492 (11 samples)
Accepted flit rate average = 0.0720381 (11 samples)
	minimum = 0.040282 (11 samples)
	maximum = 0.0993928 (11 samples)
Injected packet size average = 1.06836 (11 samples)
Accepted packet size average = 1.06836 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 26 sec (146 sec)
gpgpu_simulation_rate = 457061 (inst/sec)
gpgpu_simulation_rate = 2450 (cycle/sec)
gpgpu_silicon_slowdown = 122448x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (28,28,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 29409
gpu_sim_insn = 18665472
gpu_ipc =     634.6857
gpu_tot_sim_cycle = 387163
gpu_tot_sim_insn = 85396448
gpu_tot_ipc =     220.5697
gpu_tot_issued_cta = 3608
gpu_occupancy = 78.6028% 
gpu_tot_occupancy = 39.4242% 
max_total_param_size = 0
gpu_stall_dramfull = 157445
gpu_stall_icnt2sh    = 111637
partiton_level_parallism =       1.4474
partiton_level_parallism_total  =       0.5132
partiton_level_parallism_util =       1.9498
partiton_level_parallism_util_total  =       1.8127
L2_BW  =      47.3912 GB/Sec
L2_BW_total  =      16.7555 GB/Sec
gpu_total_sim_rate=477075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1389404
	L1I_total_cache_misses = 16494
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9874
L1D_cache:
	L1D_cache_core[0]: Access = 15703, Miss = 9274, Miss_rate = 0.591, Pending_hits = 909, Reservation_fails = 3106
	L1D_cache_core[1]: Access = 15495, Miss = 9262, Miss_rate = 0.598, Pending_hits = 1018, Reservation_fails = 4693
	L1D_cache_core[2]: Access = 15608, Miss = 9182, Miss_rate = 0.588, Pending_hits = 947, Reservation_fails = 2660
	L1D_cache_core[3]: Access = 15544, Miss = 9159, Miss_rate = 0.589, Pending_hits = 931, Reservation_fails = 3577
	L1D_cache_core[4]: Access = 15593, Miss = 9345, Miss_rate = 0.599, Pending_hits = 1046, Reservation_fails = 4032
	L1D_cache_core[5]: Access = 15432, Miss = 9050, Miss_rate = 0.586, Pending_hits = 892, Reservation_fails = 4423
	L1D_cache_core[6]: Access = 15544, Miss = 9264, Miss_rate = 0.596, Pending_hits = 951, Reservation_fails = 3511
	L1D_cache_core[7]: Access = 15480, Miss = 9170, Miss_rate = 0.592, Pending_hits = 959, Reservation_fails = 3389
	L1D_cache_core[8]: Access = 15416, Miss = 9025, Miss_rate = 0.585, Pending_hits = 1080, Reservation_fails = 2234
	L1D_cache_core[9]: Access = 15352, Miss = 9152, Miss_rate = 0.596, Pending_hits = 996, Reservation_fails = 3999
	L1D_cache_core[10]: Access = 15383, Miss = 8981, Miss_rate = 0.584, Pending_hits = 1016, Reservation_fails = 3992
	L1D_cache_core[11]: Access = 15480, Miss = 9034, Miss_rate = 0.584, Pending_hits = 1115, Reservation_fails = 4551
	L1D_cache_core[12]: Access = 15672, Miss = 9267, Miss_rate = 0.591, Pending_hits = 1085, Reservation_fails = 4843
	L1D_cache_core[13]: Access = 15560, Miss = 9248, Miss_rate = 0.594, Pending_hits = 962, Reservation_fails = 4038
	L1D_cache_core[14]: Access = 15288, Miss = 9106, Miss_rate = 0.596, Pending_hits = 1107, Reservation_fails = 4122
	L1D_total_cache_accesses = 232550
	L1D_total_cache_misses = 137519
	L1D_total_cache_miss_rate = 0.5914
	L1D_total_cache_pending_hits = 15014
	L1D_total_cache_reservation_fails = 57170
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 84750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1372910
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9874
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173056
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59494
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1389404

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 54784
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2362
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9874
ctas_completed 3608, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12237, 9288, 4464, 4464, 4464, 4464, 4464, 4464, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 87926016
gpgpu_n_tot_w_icount = 2747688
gpgpu_n_stall_shd_mem = 145565
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134157
gpgpu_n_mem_write_global = 59494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2768896
gpgpu_n_store_insn = 951904
gpgpu_n_shmem_insn = 31112352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5565
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:546347	W0_Idle:2334980	W0_Scoreboard:2646999	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1382154	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1073256 {8:134157,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4283568 {72:59494,}
traffic_breakdown_coretomem[INST_ACC_R] = 40192 {8:5024,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21465120 {40:536628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 951904 {8:118988,}
traffic_breakdown_memtocore[INST_ACC_R] = 803840 {40:20096,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 210 
max_icnt2sh_latency = 260 
averagemflatency = 247 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:96537 	9393 	12950 	18733 	10166 	2032 	678 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	18547 	388645 	229720 	18734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4664 	284 	85 	178265 	7154 	5812 	1627 	799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57492 	81267 	89424 	121919 	225853 	79685 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	352 	92 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13500     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     12999     15095     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 10.869863 20.155844 10.363057 15.961165  9.187192 14.672000  8.279280 16.424778  7.773913 16.424778 11.491667 25.285715 18.983871 61.900002 34.818180 173.714279 
dram[1]: 21.232876 21.555555 20.450001 16.775511 16.981482 15.947826 14.276923 15.466666 15.728813 15.728813 28.000000 26.222221 56.272728 61.900002 173.714279 173.714279 
dram[2]: 20.945946 10.660000 16.693878  9.710059 14.440945  8.918269 15.728813  8.348416 16.424778  8.197248 25.543859 11.634783 56.272728 19.516666 173.714279 34.757576 
dram[3]: 21.527779 19.048780 17.404255 20.048780 16.825687 16.392857 16.000000 16.280703 18.376238 17.027523 24.266666 30.782608 61.900002 51.500000 173.714279 173.714279 
dram[4]: 11.111888 20.342106 10.379746 16.606060  9.258706 14.806452  9.104478 16.872726  8.198156 18.376238 11.478633 26.716982 19.633333 56.181820 31.054054 173.714279 
dram[5]: 20.421053 22.500000 21.631578 18.065933 17.301888 16.540541 15.728813 16.000000 15.596639 16.872726 32.181820 25.745455 51.583332 88.285713 173.714279 173.714279 
average row locality = 150742/8794 = 17.141460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       403       464       475       552       524       596       544       640       545       640       407       464       347       428       328       384 
dram[1]:       460       464       552       552       596       596       640       640       640       640       480       464       428       428       384       384 
dram[2]:       460       413       552       475       596       525       640       545       640       546       480       390       428       347       384       328 
dram[3]:       460       468       552       552       596       600       640       640       640       640       480       464       428       424       384       384 
dram[4]:       408       468       474       552       522       600       542       640       545       640       398       464       354       424       329       384 
dram[5]:       464       468       552       552       596       600       640       640       640       640       464       464       428       424       384       384 
total dram writes = 48274
bank skew: 640/328 = 1.95
chip skew: 8352/7741 = 1.08
average mf latency per bank:
dram[0]:      10438      4278      8148      3816      6664      3384      5751      1694      5884      1495      5815      1593      5795      1469      6346      1735
dram[1]:       4077      4074      3515      3787      3350      3214      1622      1678      1548      1496      1531      1632      1466      1538      1586      1680
dram[2]:       4311     10011      3717      8442      3485      6509      1648      5806      1552      5828      1576      6169      1497      6005      1742      6791
dram[3]:       4205      3919      3783      3560      3210      3136      1620      1614      1486      1476      1583      1538      1561      1469      1657      1673
dram[4]:       9295      4158      8050      3905      6849      3170      5722      1714      5717      1523      5595      1618      5460      1520      6146      1724
dram[5]:       3974      4018      3609      3886      3383      2991      1646      1638      1507      1463      1546      1579      1430      1544      1656      1669
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       554       905       516       828       462       736       436       645       387       807       499
dram[1]:        448       465       428       507       746       583       633       569       633       452       367       461       403       423       377       415
dram[2]:        482       759       477       762       576       788       507       775       510       800       446       717       445       695       494       672
dram[3]:        462       417       509       473       597       687       588       556       422       563       451       408       473       433       466       393
dram[4]:        747       425       780       552       809       504       821       561       823       498       701       423       626       424       646       444
dram[5]:        431       426       477       507       744       561       605       496       691       423       373       400       361       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192431 n_nop=1160284 n_act=1798 n_pre=1782 n_ref_event=94877550480976 n_req=25022 n_rd=20854 n_rd_L2_A=0 n_write=0 n_wr_bk=7741 bw_util=0.04796
n_activity=159090 dram_eff=0.3595
bk0: 1356a 1181901i bk1: 1320a 1182879i bk2: 1350a 1181520i bk3: 1368a 1182050i bk4: 1552a 1179516i bk5: 1536a 1180317i bk6: 1510a 1179338i bk7: 1536a 1180489i bk8: 1460a 1178609i bk9: 1536a 1180321i bk10: 1144a 1183200i bk11: 1184a 1183676i bk12: 984a 1184794i bk13: 1024a 1184940i bk14: 970a 1185787i bk15: 1024a 1186219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928583
Row_Buffer_Locality_read = 0.962933
Row_Buffer_Locality_write = 0.756718
Bank_Level_Parallism = 1.536651
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.060211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047961 
total_CMD = 1192431 
util_bw = 57190 
Wasted_Col = 51732 
Wasted_Row = 16646 
Idle = 1066863 

BW Util Bottlenecks: 
RCDc_limit = 8566 
RCDWRc_limit = 5988 
WTRc_limit = 6599 
RTWc_limit = 31641 
CCDLc_limit = 26143 
rwq = 0 
CCDLc_limit_alone = 16548 
WTRc_limit_alone = 5405 
RTWc_limit_alone = 23240 

Commands details: 
total_CMD = 1192431 
n_nop = 1160284 
Read = 20854 
Write = 0 
L2_Alloc = 0 
L2_WB = 7741 
n_act = 1798 
n_pre = 1782 
n_ref = 94877550480976 
n_req = 25022 
total_req = 28595 

Dual Bus Interface Util: 
issued_total_row = 3580 
issued_total_col = 28595 
Row_Bus_Util =  0.003002 
CoL_Bus_Util = 0.023980 
Either_Row_CoL_Bus_Util = 0.026959 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000871 
queue_avg = 0.301399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301399
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192431 n_nop=1160615 n_act=1208 n_pre=1192 n_ref_event=94877551327344 n_req=25254 n_rd=21080 n_rd_L2_A=0 n_write=0 n_wr_bk=8348 bw_util=0.04936
n_activity=148787 dram_eff=0.3956
bk0: 1320a 1183161i bk1: 1320a 1182960i bk2: 1360a 1182566i bk3: 1368a 1182261i bk4: 1536a 1180322i bk5: 1536a 1180678i bk6: 1536a 1179970i bk7: 1536a 1179908i bk8: 1536a 1179988i bk9: 1536a 1179928i bk10: 1216a 1183510i bk11: 1184a 1183638i bk12: 1024a 1184153i bk13: 1024a 1184465i bk14: 1024a 1185558i bk15: 1024a 1185898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952720
Row_Buffer_Locality_read = 0.973292
Row_Buffer_Locality_write = 0.848826
Bank_Level_Parallism = 1.590443
Bank_Level_Parallism_Col = 1.588630
Bank_Level_Parallism_Ready = 1.065116
write_to_read_ratio_blp_rw_average = 0.535941
GrpLevelPara = 1.260785 

BW Util details:
bwutil = 0.049358 
total_CMD = 1192431 
util_bw = 58856 
Wasted_Col = 49294 
Wasted_Row = 11781 
Idle = 1072500 

BW Util Bottlenecks: 
RCDc_limit = 6037 
RCDWRc_limit = 3558 
WTRc_limit = 7089 
RTWc_limit = 33781 
CCDLc_limit = 25971 
rwq = 0 
CCDLc_limit_alone = 16076 
WTRc_limit_alone = 5777 
RTWc_limit_alone = 25198 

Commands details: 
total_CMD = 1192431 
n_nop = 1160615 
Read = 21080 
Write = 0 
L2_Alloc = 0 
L2_WB = 8348 
n_act = 1208 
n_pre = 1192 
n_ref = 94877551327344 
n_req = 25254 
total_req = 29428 

Dual Bus Interface Util: 
issued_total_row = 2400 
issued_total_col = 29428 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.024679 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000377 
queue_avg = 0.294477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294477
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192431 n_nop=1160280 n_act=1804 n_pre=1788 n_ref_event=0 n_req=25025 n_rd=20850 n_rd_L2_A=0 n_write=0 n_wr_bk=7749 bw_util=0.04797
n_activity=159398 dram_eff=0.3588
bk0: 1320a 1183459i bk1: 1360a 1181956i bk2: 1360a 1182028i bk3: 1364a 1181586i bk4: 1536a 1180165i bk5: 1542a 1179424i bk6: 1536a 1180155i bk7: 1516a 1178689i bk8: 1536a 1180245i bk9: 1458a 1178484i bk10: 1216a 1183285i bk11: 1112a 1183328i bk12: 1024a 1185030i bk13: 978a 1185289i bk14: 1024a 1186423i bk15: 968a 1186136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928472
Row_Buffer_Locality_read = 0.962254
Row_Buffer_Locality_write = 0.759760
Bank_Level_Parallism = 1.533534
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.066053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047968 
total_CMD = 1192431 
util_bw = 57198 
Wasted_Col = 51284 
Wasted_Row = 17366 
Idle = 1066583 

BW Util Bottlenecks: 
RCDc_limit = 8652 
RCDWRc_limit = 5858 
WTRc_limit = 6264 
RTWc_limit = 31483 
CCDLc_limit = 25673 
rwq = 0 
CCDLc_limit_alone = 16340 
WTRc_limit_alone = 5154 
RTWc_limit_alone = 23260 

Commands details: 
total_CMD = 1192431 
n_nop = 1160280 
Read = 20850 
Write = 0 
L2_Alloc = 0 
L2_WB = 7749 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 25025 
total_req = 28599 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 28599 
Row_Bus_Util =  0.003012 
CoL_Bus_Util = 0.023984 
Either_Row_CoL_Bus_Util = 0.026963 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001244 
queue_avg = 0.300779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192431 n_nop=1160675 n_act=1170 n_pre=1154 n_ref_event=0 n_req=25264 n_rd=21088 n_rd_L2_A=0 n_write=0 n_wr_bk=8352 bw_util=0.04938
n_activity=148213 dram_eff=0.3973
bk0: 1320a 1183180i bk1: 1328a 1182754i bk2: 1360a 1182453i bk3: 1368a 1182118i bk4: 1536a 1180548i bk5: 1536a 1180448i bk6: 1536a 1180034i bk7: 1536a 1180257i bk8: 1536a 1180513i bk9: 1536a 1180297i bk10: 1216a 1183426i bk11: 1184a 1183772i bk12: 1024a 1184487i bk13: 1024a 1184361i bk14: 1024a 1186225i bk15: 1024a 1185472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954283
Row_Buffer_Locality_read = 0.974203
Row_Buffer_Locality_write = 0.853688
Bank_Level_Parallism = 1.582647
Bank_Level_Parallism_Col = 1.579463
Bank_Level_Parallism_Ready = 1.065001
write_to_read_ratio_blp_rw_average = 0.541459
GrpLevelPara = 1.265026 

BW Util details:
bwutil = 0.049378 
total_CMD = 1192431 
util_bw = 58880 
Wasted_Col = 49129 
Wasted_Row = 11678 
Idle = 1072744 

BW Util Bottlenecks: 
RCDc_limit = 5911 
RCDWRc_limit = 3418 
WTRc_limit = 6933 
RTWc_limit = 34197 
CCDLc_limit = 25767 
rwq = 0 
CCDLc_limit_alone = 15970 
WTRc_limit_alone = 5738 
RTWc_limit_alone = 25595 

Commands details: 
total_CMD = 1192431 
n_nop = 1160675 
Read = 21088 
Write = 0 
L2_Alloc = 0 
L2_WB = 8352 
n_act = 1170 
n_pre = 1154 
n_ref = 0 
n_req = 25264 
total_req = 29440 

Dual Bus Interface Util: 
issued_total_row = 2324 
issued_total_col = 29440 
Row_Bus_Util =  0.001949 
CoL_Bus_Util = 0.024689 
Either_Row_CoL_Bus_Util = 0.026631 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000252 
queue_avg = 0.301653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301653
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192431 n_nop=1160442 n_act=1741 n_pre=1725 n_ref_event=227392 n_req=24975 n_rd=20804 n_rd_L2_A=0 n_write=0 n_wr_bk=7744 bw_util=0.04788
n_activity=157167 dram_eff=0.3633
bk0: 1352a 1181653i bk1: 1312a 1183117i bk2: 1364a 1181498i bk3: 1368a 1181564i bk4: 1548a 1179829i bk5: 1536a 1179906i bk6: 1502a 1180031i bk7: 1536a 1180368i bk8: 1452a 1178612i bk9: 1536a 1180373i bk10: 1116a 1183241i bk11: 1184a 1183806i bk12: 980a 1184392i bk13: 1024a 1184583i bk14: 970a 1185900i bk15: 1024a 1186359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930891
Row_Buffer_Locality_read = 0.964093
Row_Buffer_Locality_write = 0.765284
Bank_Level_Parallism = 1.560346
Bank_Level_Parallism_Col = 1.549247
Bank_Level_Parallism_Ready = 1.065065
write_to_read_ratio_blp_rw_average = 0.515239
GrpLevelPara = 1.231708 

BW Util details:
bwutil = 0.047882 
total_CMD = 1192431 
util_bw = 57096 
Wasted_Col = 50726 
Wasted_Row = 16196 
Idle = 1068413 

BW Util Bottlenecks: 
RCDc_limit = 8260 
RCDWRc_limit = 5762 
WTRc_limit = 6874 
RTWc_limit = 31648 
CCDLc_limit = 25139 
rwq = 0 
CCDLc_limit_alone = 15948 
WTRc_limit_alone = 5713 
RTWc_limit_alone = 23618 

Commands details: 
total_CMD = 1192431 
n_nop = 1160442 
Read = 20804 
Write = 0 
L2_Alloc = 0 
L2_WB = 7744 
n_act = 1741 
n_pre = 1725 
n_ref = 227392 
n_req = 24975 
total_req = 28548 

Dual Bus Interface Util: 
issued_total_row = 3466 
issued_total_col = 28548 
Row_Bus_Util =  0.002907 
CoL_Bus_Util = 0.023941 
Either_Row_CoL_Bus_Util = 0.026827 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000782 
queue_avg = 0.299545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1192431 n_nop=1160780 n_act=1157 n_pre=1141 n_ref_event=0 n_req=25202 n_rd=21032 n_rd_L2_A=0 n_write=0 n_wr_bk=8340 bw_util=0.04926
n_activity=148758 dram_eff=0.3949
bk0: 1320a 1182997i bk1: 1296a 1182788i bk2: 1368a 1182741i bk3: 1368a 1182484i bk4: 1536a 1180383i bk5: 1536a 1180728i bk6: 1536a 1180413i bk7: 1536a 1180099i bk8: 1536a 1180173i bk9: 1536a 1180570i bk10: 1184a 1183835i bk11: 1184a 1183430i bk12: 1024a 1184442i bk13: 1024a 1184491i bk14: 1024a 1185574i bk15: 1024a 1185978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954686
Row_Buffer_Locality_read = 0.974610
Row_Buffer_Locality_write = 0.854197
Bank_Level_Parallism = 1.577301
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.061701
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049264 
total_CMD = 1192431 
util_bw = 58744 
Wasted_Col = 49248 
Wasted_Row = 11661 
Idle = 1072778 

BW Util Bottlenecks: 
RCDc_limit = 5757 
RCDWRc_limit = 3436 
WTRc_limit = 6455 
RTWc_limit = 34607 
CCDLc_limit = 26461 
rwq = 0 
CCDLc_limit_alone = 16237 
WTRc_limit_alone = 5242 
RTWc_limit_alone = 25596 

Commands details: 
total_CMD = 1192431 
n_nop = 1160780 
Read = 21032 
Write = 0 
L2_Alloc = 0 
L2_WB = 8340 
n_act = 1157 
n_pre = 1141 
n_ref = 0 
n_req = 25202 
total_req = 29372 

Dual Bus Interface Util: 
issued_total_row = 2298 
issued_total_col = 29372 
Row_Bus_Util =  0.001927 
CoL_Bus_Util = 0.024632 
Either_Row_CoL_Bus_Util = 0.026543 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000600 
queue_avg = 0.301751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78360, Miss = 11186, Miss_rate = 0.143, Pending_hits = 4847, Reservation_fails = 11064
L2_cache_bank[1]: Access = 49848, Miss = 10528, Miss_rate = 0.211, Pending_hits = 3619, Reservation_fails = 7457
L2_cache_bank[2]: Access = 48412, Miss = 10552, Miss_rate = 0.218, Pending_hits = 3912, Reservation_fails = 6670
L2_cache_bank[3]: Access = 49484, Miss = 10528, Miss_rate = 0.213, Pending_hits = 3992, Reservation_fails = 9326
L2_cache_bank[4]: Access = 49380, Miss = 10552, Miss_rate = 0.214, Pending_hits = 3571, Reservation_fails = 6514
L2_cache_bank[5]: Access = 78348, Miss = 11154, Miss_rate = 0.142, Pending_hits = 4970, Reservation_fails = 14036
L2_cache_bank[6]: Access = 49064, Miss = 10552, Miss_rate = 0.215, Pending_hits = 3781, Reservation_fails = 6595
L2_cache_bank[7]: Access = 48432, Miss = 10536, Miss_rate = 0.218, Pending_hits = 4000, Reservation_fails = 8831
L2_cache_bank[8]: Access = 78010, Miss = 11158, Miss_rate = 0.143, Pending_hits = 4875, Reservation_fails = 10632
L2_cache_bank[9]: Access = 49192, Miss = 10520, Miss_rate = 0.214, Pending_hits = 3651, Reservation_fails = 8099
L2_cache_bank[10]: Access = 48584, Miss = 10528, Miss_rate = 0.217, Pending_hits = 3891, Reservation_fails = 6599
L2_cache_bank[11]: Access = 48628, Miss = 10504, Miss_rate = 0.216, Pending_hits = 3831, Reservation_fails = 6757
L2_total_cache_accesses = 675742
L2_total_cache_misses = 128298
L2_total_cache_miss_rate = 0.1899
L2_total_cache_pending_hits = 48940
L2_total_cache_reservation_fails = 102580
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 366686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93569
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116398
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1295
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15392
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3240
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 87886
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1098
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 536628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118988
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14563
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 87886
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=675742
icnt_total_pkts_simt_to_mem=258184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.8274
	minimum = 5
	maximum = 451
Network latency average = 51.0961
	minimum = 5
	maximum = 451
Slowest packet = 693045
Flit latency average = 48.1734
	minimum = 5
	maximum = 451
Slowest flit = 739995
Fragmentation average = 0.000894821
	minimum = 0
	maximum = 168
Injected packet rate average = 0.236444
	minimum = 0.0932028 (at node 12)
	maximum = 0.516169 (at node 23)
Accepted packet rate average = 0.236444
	minimum = 0.111837 (at node 22)
	maximum = 0.345336 (at node 2)
Injected flit rate average = 0.252242
	minimum = 0.121493 (at node 12)
	maximum = 0.516169 (at node 23)
Accepted flit rate average= 0.252242
	minimum = 0.152504 (at node 22)
	maximum = 0.345336 (at node 2)
Injected packet length average = 1.06681
Accepted packet length average = 1.06681
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4386 (12 samples)
	minimum = 5 (12 samples)
	maximum = 230.75 (12 samples)
Network latency average = 20.3358 (12 samples)
	minimum = 5 (12 samples)
	maximum = 228.333 (12 samples)
Flit latency average = 19.5266 (12 samples)
	minimum = 5 (12 samples)
	maximum = 227.667 (12 samples)
Fragmentation average = 0.000557246 (12 samples)
	minimum = 0 (12 samples)
	maximum = 49.25 (12 samples)
Injected packet rate average = 0.0815131 (12 samples)
	minimum = 0.0317736 (12 samples)
	maximum = 0.198211 (12 samples)
Accepted packet rate average = 0.0815131 (12 samples)
	minimum = 0.0365017 (12 samples)
	maximum = 0.119888 (12 samples)
Injected flit rate average = 0.0870551 (12 samples)
	minimum = 0.0414613 (12 samples)
	maximum = 0.198382 (12 samples)
Accepted flit rate average = 0.0870551 (12 samples)
	minimum = 0.0496339 (12 samples)
	maximum = 0.119888 (12 samples)
Injected packet size average = 1.06799 (12 samples)
Accepted packet size average = 1.06799 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 59 sec (179 sec)
gpgpu_simulation_rate = 477075 (inst/sec)
gpgpu_simulation_rate = 2162 (cycle/sec)
gpgpu_silicon_slowdown = 138760x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 29233
gpu_sim_insn = 19880
gpu_ipc =       0.6801
gpu_tot_sim_cycle = 416396
gpu_tot_sim_insn = 85416328
gpu_tot_ipc =     205.1324
gpu_tot_issued_cta = 3609
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.1622% 
max_total_param_size = 0
gpu_stall_dramfull = 157445
gpu_stall_icnt2sh    = 111637
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4773
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8124
L2_BW  =       0.0466 GB/Sec
L2_BW_total  =      15.5825 GB/Sec
gpu_total_sim_rate=469320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1391076
	L1I_total_cache_misses = 16506
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9874
L1D_cache:
	L1D_cache_core[0]: Access = 15703, Miss = 9274, Miss_rate = 0.591, Pending_hits = 909, Reservation_fails = 3106
	L1D_cache_core[1]: Access = 15495, Miss = 9262, Miss_rate = 0.598, Pending_hits = 1018, Reservation_fails = 4693
	L1D_cache_core[2]: Access = 15608, Miss = 9182, Miss_rate = 0.588, Pending_hits = 947, Reservation_fails = 2660
	L1D_cache_core[3]: Access = 15544, Miss = 9159, Miss_rate = 0.589, Pending_hits = 931, Reservation_fails = 3577
	L1D_cache_core[4]: Access = 15593, Miss = 9345, Miss_rate = 0.599, Pending_hits = 1046, Reservation_fails = 4032
	L1D_cache_core[5]: Access = 15432, Miss = 9050, Miss_rate = 0.586, Pending_hits = 892, Reservation_fails = 4423
	L1D_cache_core[6]: Access = 15544, Miss = 9264, Miss_rate = 0.596, Pending_hits = 951, Reservation_fails = 3511
	L1D_cache_core[7]: Access = 15480, Miss = 9170, Miss_rate = 0.592, Pending_hits = 959, Reservation_fails = 3389
	L1D_cache_core[8]: Access = 15416, Miss = 9025, Miss_rate = 0.585, Pending_hits = 1080, Reservation_fails = 2234
	L1D_cache_core[9]: Access = 15383, Miss = 9168, Miss_rate = 0.596, Pending_hits = 996, Reservation_fails = 3999
	L1D_cache_core[10]: Access = 15383, Miss = 8981, Miss_rate = 0.584, Pending_hits = 1016, Reservation_fails = 3992
	L1D_cache_core[11]: Access = 15480, Miss = 9034, Miss_rate = 0.584, Pending_hits = 1115, Reservation_fails = 4551
	L1D_cache_core[12]: Access = 15672, Miss = 9267, Miss_rate = 0.591, Pending_hits = 1085, Reservation_fails = 4843
	L1D_cache_core[13]: Access = 15560, Miss = 9248, Miss_rate = 0.594, Pending_hits = 962, Reservation_fails = 4038
	L1D_cache_core[14]: Access = 15288, Miss = 9106, Miss_rate = 0.596, Pending_hits = 1107, Reservation_fails = 4122
	L1D_total_cache_accesses = 232581
	L1D_total_cache_misses = 137535
	L1D_total_cache_miss_rate = 0.5913
	L1D_total_cache_pending_hits = 15014
	L1D_total_cache_reservation_fails = 57170
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 84756
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84666
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1374570
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9874
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59509
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1391076

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 54784
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2362
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9874
ctas_completed 3609, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12237, 9288, 4464, 4464, 4464, 4464, 4464, 4464, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 88020384
gpgpu_n_tot_w_icount = 2750637
gpgpu_n_stall_shd_mem = 146069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134173
gpgpu_n_mem_write_global = 59509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2769152
gpgpu_n_store_insn = 952144
gpgpu_n_shmem_insn = 31117048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5565
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:546347	W0_Idle:2369161	W0_Scoreboard:2668333	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:140677	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1385103	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1073384 {8:134173,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4284648 {72:59509,}
traffic_breakdown_coretomem[INST_ACC_R] = 40288 {8:5036,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21467680 {40:536692,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 952144 {8:119018,}
traffic_breakdown_memtocore[INST_ACC_R] = 805760 {40:20144,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 210 
max_icnt2sh_latency = 260 
averagemflatency = 247 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:96620 	9393 	12960 	18775 	10166 	2032 	678 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	18562 	388724 	229720 	18734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4676 	284 	85 	178296 	7154 	5812 	1627 	799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57586 	81267 	89424 	121919 	225853 	79685 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	11 	365 	92 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     13500     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     12999     15095     15253     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     13000     15656     15252     17786     17394     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     15300     15655     17390     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 10.823130 20.155844 10.363057 15.961165  9.187192 14.672000  8.279280 16.424778  7.773913 16.424778 11.491667 25.285715 19.000000 61.900002 34.818180 173.714279 
dram[1]: 20.259741 21.555555 20.450001 16.775511 16.899082 15.947826 14.369231 15.466666 15.728813 15.728813 28.000000 26.222221 56.363636 61.900002 152.375000 173.714279 
dram[2]: 20.000000 10.660000 16.693878  9.710059 14.440945  8.918269 15.728813  8.348416 16.424778  8.197248 25.543859 11.634783 56.272728 19.516666 173.714279 34.757576 
dram[3]: 20.526316 19.048780 17.404255 20.048780 16.825687 16.353983 16.000000 16.385965 18.376238 17.027523 24.266666 30.782608 61.900002 51.625000 173.714279 152.375000 
dram[4]: 10.877551 20.342106 10.379746 16.606060  9.258706 14.806452  9.104478 16.872726  8.198156 18.376238 11.478633 26.716982 19.633333 56.181820 31.054054 173.714279 
dram[5]: 19.525000 22.500000 21.631578 18.065933 17.252337 16.540541 15.796610 16.000000 15.596639 16.872726 32.181820 25.745455 51.708332 88.285713 152.250000 173.714279 
average row locality = 150877/8821 = 17.104296
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       403       464       475       552       524       596       544       640       545       640       407       464       348       428       328       384 
dram[1]:       464       464       552       552       596       596       640       640       640       640       480       464       432       428       390       384 
dram[2]:       464       413       552       475       596       525       640       545       640       546       480       390       428       347       384       328 
dram[3]:       464       468       552       552       596       600       640       640       640       640       480       464       428       430       384       390 
dram[4]:       412       468       474       552       522       600       542       640       545       640       398       464       354       424       329       384 
dram[5]:       468       468       552       552       596       600       640       640       640       640       464       464       434       424       388       384 
total dram writes = 48327
bank skew: 640/328 = 1.95
chip skew: 8368/7742 = 1.08
average mf latency per bank:
dram[0]:      10438      4278      8148      3816      6664      3384      5751      1694      5884      1495      5815      1593      5778      1469      6346      1735
dram[1]:       4041      4074      3515      3787      3354      3214      1627      1678      1548      1496      1531      1632      1452      1538      1561      1680
dram[2]:       4274     10011      3717      8442      3485      6509      1648      5806      1552      5828      1576      6169      1497      6005      1742      6791
dram[3]:       4169      3919      3783      3560      3210      3142      1620      1619      1486      1476      1583      1538      1561      1448      1657      1647
dram[4]:       9205      4158      8050      3905      6849      3170      5722      1714      5717      1523      5595      1618      5460      1520      6146      1724
dram[5]:       3940      4018      3609      3886      3389      2991      1649      1638      1507      1463      1546      1579      1410      1544      1639      1669
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       554       905       516       828       462       736       436       645       387       807       499
dram[1]:        448       465       428       507       746       583       633       569       633       452       367       461       403       423       377       415
dram[2]:        482       759       477       762       576       788       507       775       510       800       446       717       445       695       494       672
dram[3]:        462       417       509       473       597       687       588       556       422       563       451       408       473       433       466       393
dram[4]:        747       425       780       552       809       504       821       561       823       498       701       423       626       424       646       444
dram[5]:        431       426       477       507       744       561       605       496       691       423       373       400       361       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1282466 n_nop=1250312 n_act=1799 n_pre=1783 n_ref_event=94877550480976 n_req=25027 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=7742 bw_util=0.0446
n_activity=159142 dram_eff=0.3594
bk0: 1360a 1271906i bk1: 1320a 1272912i bk2: 1350a 1271554i bk3: 1368a 1272084i bk4: 1552a 1269550i bk5: 1536a 1270352i bk6: 1510a 1269373i bk7: 1536a 1270524i bk8: 1460a 1268644i bk9: 1536a 1270356i bk10: 1144a 1273235i bk11: 1184a 1273711i bk12: 984a 1274829i bk13: 1024a 1274976i bk14: 970a 1275823i bk15: 1024a 1276255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928557
Row_Buffer_Locality_read = 0.962892
Row_Buffer_Locality_write = 0.756776
Bank_Level_Parallism = 1.536509
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.060200
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044602 
total_CMD = 1282466 
util_bw = 57200 
Wasted_Col = 51747 
Wasted_Row = 16656 
Idle = 1156863 

BW Util Bottlenecks: 
RCDc_limit = 8578 
RCDWRc_limit = 5988 
WTRc_limit = 6601 
RTWc_limit = 31641 
CCDLc_limit = 26146 
rwq = 0 
CCDLc_limit_alone = 16551 
WTRc_limit_alone = 5407 
RTWc_limit_alone = 23240 

Commands details: 
total_CMD = 1282466 
n_nop = 1250312 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 7742 
n_act = 1799 
n_pre = 1783 
n_ref = 94877550480976 
n_req = 25027 
total_req = 28600 

Dual Bus Interface Util: 
issued_total_row = 3582 
issued_total_col = 28600 
Row_Bus_Util =  0.002793 
CoL_Bus_Util = 0.022301 
Either_Row_CoL_Bus_Util = 0.025072 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000871 
queue_avg = 0.280294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1282466 n_nop=1250596 n_act=1214 n_pre=1198 n_ref_event=94877551327344 n_req=25289 n_rd=21108 n_rd_L2_A=0 n_write=0 n_wr_bk=8362 bw_util=0.04596
n_activity=149184 dram_eff=0.3951
bk0: 1328a 1273079i bk1: 1320a 1272991i bk2: 1360a 1272597i bk3: 1368a 1272292i bk4: 1544a 1270319i bk5: 1536a 1270709i bk6: 1548a 1269988i bk7: 1536a 1269941i bk8: 1536a 1270021i bk9: 1536a 1269963i bk10: 1216a 1273546i bk11: 1184a 1273675i bk12: 1024a 1274166i bk13: 1024a 1274506i bk14: 1024a 1275530i bk15: 1024a 1275936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952549
Row_Buffer_Locality_read = 0.973186
Row_Buffer_Locality_write = 0.848362
Bank_Level_Parallism = 1.589422
Bank_Level_Parallism_Col = 1.587817
Bank_Level_Parallism_Ready = 1.065023
write_to_read_ratio_blp_rw_average = 0.535912
GrpLevelPara = 1.260330 

BW Util details:
bwutil = 0.045958 
total_CMD = 1282466 
util_bw = 58940 
Wasted_Col = 49409 
Wasted_Row = 11849 
Idle = 1162268 

BW Util Bottlenecks: 
RCDc_limit = 6073 
RCDWRc_limit = 3579 
WTRc_limit = 7094 
RTWc_limit = 33827 
CCDLc_limit = 26007 
rwq = 0 
CCDLc_limit_alone = 16102 
WTRc_limit_alone = 5782 
RTWc_limit_alone = 25234 

Commands details: 
total_CMD = 1282466 
n_nop = 1250596 
Read = 21108 
Write = 0 
L2_Alloc = 0 
L2_WB = 8362 
n_act = 1214 
n_pre = 1198 
n_ref = 94877551327344 
n_req = 25289 
total_req = 29470 

Dual Bus Interface Util: 
issued_total_row = 2412 
issued_total_col = 29470 
Row_Bus_Util =  0.001881 
CoL_Bus_Util = 0.022979 
Either_Row_CoL_Bus_Util = 0.024851 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000377 
queue_avg = 0.274023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1282466 n_nop=1250295 n_act=1808 n_pre=1792 n_ref_event=0 n_req=25035 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=7753 bw_util=0.04462
n_activity=159582 dram_eff=0.3586
bk0: 1328a 1273378i bk1: 1360a 1271987i bk2: 1360a 1272060i bk3: 1364a 1271618i bk4: 1536a 1270198i bk5: 1542a 1269459i bk6: 1536a 1270190i bk7: 1516a 1268724i bk8: 1536a 1270280i bk9: 1458a 1268519i bk10: 1216a 1273320i bk11: 1112a 1273363i bk12: 1024a 1275065i bk13: 978a 1275326i bk14: 1024a 1276461i bk15: 968a 1276174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928340
Row_Buffer_Locality_read = 0.962173
Row_Buffer_Locality_write = 0.759397
Bank_Level_Parallism = 1.532981
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.066025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044619 
total_CMD = 1282466 
util_bw = 57222 
Wasted_Col = 51330 
Wasted_Row = 17424 
Idle = 1156490 

BW Util Bottlenecks: 
RCDc_limit = 8676 
RCDWRc_limit = 5872 
WTRc_limit = 6264 
RTWc_limit = 31483 
CCDLc_limit = 25681 
rwq = 0 
CCDLc_limit_alone = 16348 
WTRc_limit_alone = 5154 
RTWc_limit_alone = 23260 

Commands details: 
total_CMD = 1282466 
n_nop = 1250295 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 7753 
n_act = 1808 
n_pre = 1792 
n_ref = 0 
n_req = 25035 
total_req = 28611 

Dual Bus Interface Util: 
issued_total_row = 3600 
issued_total_col = 28611 
Row_Bus_Util =  0.002807 
CoL_Bus_Util = 0.022309 
Either_Row_CoL_Bus_Util = 0.025085 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.001243 
queue_avg = 0.279822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1282466 n_nop=1250650 n_act=1176 n_pre=1160 n_ref_event=0 n_req=25304 n_rd=21120 n_rd_L2_A=0 n_write=0 n_wr_bk=8368 bw_util=0.04599
n_activity=148646 dram_eff=0.3968
bk0: 1328a 1273098i bk1: 1328a 1272784i bk2: 1360a 1272484i bk3: 1368a 1272150i bk4: 1536a 1270580i bk5: 1548a 1270442i bk6: 1536a 1270066i bk7: 1548a 1270279i bk8: 1536a 1270547i bk9: 1536a 1270331i bk10: 1216a 1273460i bk11: 1184a 1273808i bk12: 1024a 1274523i bk13: 1024a 1274352i bk14: 1024a 1276265i bk15: 1024a 1275443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954118
Row_Buffer_Locality_read = 0.974100
Row_Buffer_Locality_write = 0.853251
Bank_Level_Parallism = 1.581570
Bank_Level_Parallism_Col = 1.578596
Bank_Level_Parallism_Ready = 1.064895
write_to_read_ratio_blp_rw_average = 0.541498
GrpLevelPara = 1.264496 

BW Util details:
bwutil = 0.045986 
total_CMD = 1282466 
util_bw = 58976 
Wasted_Col = 49258 
Wasted_Row = 11747 
Idle = 1162485 

BW Util Bottlenecks: 
RCDc_limit = 5947 
RCDWRc_limit = 3439 
WTRc_limit = 6938 
RTWc_limit = 34257 
CCDLc_limit = 25811 
rwq = 0 
CCDLc_limit_alone = 15999 
WTRc_limit_alone = 5743 
RTWc_limit_alone = 25640 

Commands details: 
total_CMD = 1282466 
n_nop = 1250650 
Read = 21120 
Write = 0 
L2_Alloc = 0 
L2_WB = 8368 
n_act = 1176 
n_pre = 1160 
n_ref = 0 
n_req = 25304 
total_req = 29488 

Dual Bus Interface Util: 
issued_total_row = 2336 
issued_total_col = 29488 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.022993 
Either_Row_CoL_Bus_Util = 0.024808 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000251 
queue_avg = 0.280702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1282466 n_nop=1250457 n_act=1745 n_pre=1729 n_ref_event=227392 n_req=24985 n_rd=20812 n_rd_L2_A=0 n_write=0 n_wr_bk=7748 bw_util=0.04454
n_activity=157351 dram_eff=0.363
bk0: 1360a 1271572i bk1: 1312a 1273148i bk2: 1364a 1271531i bk3: 1368a 1271597i bk4: 1548a 1269862i bk5: 1536a 1269941i bk6: 1502a 1270066i bk7: 1536a 1270403i bk8: 1452a 1268647i bk9: 1536a 1270408i bk10: 1116a 1273276i bk11: 1184a 1273841i bk12: 980a 1274427i bk13: 1024a 1274620i bk14: 970a 1275937i bk15: 1024a 1276396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930758
Row_Buffer_Locality_read = 0.964011
Row_Buffer_Locality_write = 0.764917
Bank_Level_Parallism = 1.559756
Bank_Level_Parallism_Col = 1.548911
Bank_Level_Parallism_Ready = 1.065038
write_to_read_ratio_blp_rw_average = 0.515121
GrpLevelPara = 1.231566 

BW Util details:
bwutil = 0.044539 
total_CMD = 1282466 
util_bw = 57120 
Wasted_Col = 50772 
Wasted_Row = 16254 
Idle = 1158320 

BW Util Bottlenecks: 
RCDc_limit = 8284 
RCDWRc_limit = 5776 
WTRc_limit = 6874 
RTWc_limit = 31648 
CCDLc_limit = 25147 
rwq = 0 
CCDLc_limit_alone = 15956 
WTRc_limit_alone = 5713 
RTWc_limit_alone = 23618 

Commands details: 
total_CMD = 1282466 
n_nop = 1250457 
Read = 20812 
Write = 0 
L2_Alloc = 0 
L2_WB = 7748 
n_act = 1745 
n_pre = 1729 
n_ref = 227392 
n_req = 24985 
total_req = 28560 

Dual Bus Interface Util: 
issued_total_row = 3474 
issued_total_col = 28560 
Row_Bus_Util =  0.002709 
CoL_Bus_Util = 0.022270 
Either_Row_CoL_Bus_Util = 0.024959 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000781 
queue_avg = 0.278678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1282466 n_nop=1250761 n_act=1163 n_pre=1147 n_ref_event=0 n_req=25237 n_rd=21060 n_rd_L2_A=0 n_write=0 n_wr_bk=8354 bw_util=0.04587
n_activity=149157 dram_eff=0.3944
bk0: 1328a 1272915i bk1: 1296a 1272818i bk2: 1368a 1272773i bk3: 1368a 1272516i bk4: 1548a 1270377i bk5: 1536a 1270761i bk6: 1544a 1270439i bk7: 1536a 1270133i bk8: 1536a 1270207i bk9: 1536a 1270604i bk10: 1184a 1273871i bk11: 1184a 1273466i bk12: 1024a 1274432i bk13: 1024a 1274531i bk14: 1024a 1275568i bk15: 1024a 1276014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954511
Row_Buffer_Locality_read = 0.974501
Row_Buffer_Locality_write = 0.853723
Bank_Level_Parallism = 1.576298
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.061613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045871 
total_CMD = 1282466 
util_bw = 58828 
Wasted_Col = 49362 
Wasted_Row = 11730 
Idle = 1162546 

BW Util Bottlenecks: 
RCDc_limit = 5793 
RCDWRc_limit = 3457 
WTRc_limit = 6460 
RTWc_limit = 34653 
CCDLc_limit = 26494 
rwq = 0 
CCDLc_limit_alone = 16261 
WTRc_limit_alone = 5247 
RTWc_limit_alone = 25633 

Commands details: 
total_CMD = 1282466 
n_nop = 1250761 
Read = 21060 
Write = 0 
L2_Alloc = 0 
L2_WB = 8354 
n_act = 1163 
n_pre = 1147 
n_ref = 0 
n_req = 25237 
total_req = 29414 

Dual Bus Interface Util: 
issued_total_row = 2310 
issued_total_col = 29414 
Row_Bus_Util =  0.001801 
CoL_Bus_Util = 0.022936 
Either_Row_CoL_Bus_Util = 0.024722 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000599 
queue_avg = 0.280793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78368, Miss = 11190, Miss_rate = 0.143, Pending_hits = 4847, Reservation_fails = 11064
L2_cache_bank[1]: Access = 49848, Miss = 10528, Miss_rate = 0.211, Pending_hits = 3619, Reservation_fails = 7457
L2_cache_bank[2]: Access = 48450, Miss = 10580, Miss_rate = 0.218, Pending_hits = 3912, Reservation_fails = 6670
L2_cache_bank[3]: Access = 49484, Miss = 10528, Miss_rate = 0.213, Pending_hits = 3992, Reservation_fails = 9326
L2_cache_bank[4]: Access = 49388, Miss = 10560, Miss_rate = 0.214, Pending_hits = 3571, Reservation_fails = 6514
L2_cache_bank[5]: Access = 78348, Miss = 11154, Miss_rate = 0.142, Pending_hits = 4970, Reservation_fails = 14036
L2_cache_bank[6]: Access = 49072, Miss = 10560, Miss_rate = 0.215, Pending_hits = 3781, Reservation_fails = 6595
L2_cache_bank[7]: Access = 48466, Miss = 10560, Miss_rate = 0.218, Pending_hits = 4000, Reservation_fails = 8831
L2_cache_bank[8]: Access = 78018, Miss = 11166, Miss_rate = 0.143, Pending_hits = 4875, Reservation_fails = 10632
L2_cache_bank[9]: Access = 49192, Miss = 10520, Miss_rate = 0.214, Pending_hits = 3651, Reservation_fails = 8099
L2_cache_bank[10]: Access = 48622, Miss = 10556, Miss_rate = 0.217, Pending_hits = 3891, Reservation_fails = 6599
L2_cache_bank[11]: Access = 48628, Miss = 10504, Miss_rate = 0.216, Pending_hits = 3831, Reservation_fails = 6757
L2_total_cache_accesses = 675884
L2_total_cache_misses = 128406
L2_total_cache_miss_rate = 0.1900
L2_total_cache_pending_hits = 48940
L2_total_cache_reservation_fails = 102580
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 366686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93617
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1295
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15396
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3240
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 377
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 87886
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1131
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 536692
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 119018
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14563
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 87886
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=675884
icnt_total_pkts_simt_to_mem=258242
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 874568
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 933926
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000234388
	minimum = 0 (at node 0)
	maximum = 0.00147094 (at node 9)
Accepted packet rate average = 0.000234388
	minimum = 0 (at node 0)
	maximum = 0.00485752 (at node 9)
Injected flit rate average = 0.000253392
	minimum = 0 (at node 0)
	maximum = 0.00198406 (at node 9)
Accepted flit rate average= 0.000253392
	minimum = 0 (at node 0)
	maximum = 0.00485752 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1974 (13 samples)
	minimum = 5 (13 samples)
	maximum = 213.923 (13 samples)
Network latency average = 19.1623 (13 samples)
	minimum = 5 (13 samples)
	maximum = 211.231 (13 samples)
Flit latency average = 18.4091 (13 samples)
	minimum = 5 (13 samples)
	maximum = 210.538 (13 samples)
Fragmentation average = 0.000514381 (13 samples)
	minimum = 0 (13 samples)
	maximum = 45.4615 (13 samples)
Injected packet rate average = 0.0752609 (13 samples)
	minimum = 0.0293295 (13 samples)
	maximum = 0.183078 (13 samples)
Accepted packet rate average = 0.0752609 (13 samples)
	minimum = 0.0336939 (13 samples)
	maximum = 0.11104 (13 samples)
Injected flit rate average = 0.080378 (13 samples)
	minimum = 0.038272 (13 samples)
	maximum = 0.183274 (13 samples)
Accepted flit rate average = 0.080378 (13 samples)
	minimum = 0.0458159 (13 samples)
	maximum = 0.11104 (13 samples)
Injected packet size average = 1.06799 (13 samples)
Accepted packet size average = 1.06799 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 469320 (inst/sec)
gpgpu_simulation_rate = 2287 (cycle/sec)
gpgpu_silicon_slowdown = 131176x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (27,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 32888
gpu_sim_insn = 531360
gpu_ipc =      16.1567
gpu_tot_sim_cycle = 449284
gpu_tot_sim_insn = 85947688
gpu_tot_ipc =     191.2992
gpu_tot_issued_cta = 3636
gpu_occupancy = 3.7500% 
gpu_tot_occupancy = 35.4166% 
max_total_param_size = 0
gpu_stall_dramfull = 157445
gpu_stall_icnt2sh    = 111637
partiton_level_parallism =       0.0941
partiton_level_parallism_total  =       0.4492
partiton_level_parallism_util =       1.1451
partiton_level_parallism_util_total  =       1.7963
L2_BW  =       3.1239 GB/Sec
L2_BW_total  =      14.6705 GB/Sec
gpu_total_sim_rate=459613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1407546
	L1I_total_cache_misses = 18467
	L1I_total_cache_miss_rate = 0.0131
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9874
L1D_cache:
	L1D_cache_core[0]: Access = 15861, Miss = 9354, Miss_rate = 0.590, Pending_hits = 925, Reservation_fails = 3106
	L1D_cache_core[1]: Access = 15653, Miss = 9342, Miss_rate = 0.597, Pending_hits = 1034, Reservation_fails = 4693
	L1D_cache_core[2]: Access = 15766, Miss = 9262, Miss_rate = 0.587, Pending_hits = 963, Reservation_fails = 2660
	L1D_cache_core[3]: Access = 15702, Miss = 9239, Miss_rate = 0.588, Pending_hits = 947, Reservation_fails = 3577
	L1D_cache_core[4]: Access = 15751, Miss = 9425, Miss_rate = 0.598, Pending_hits = 1062, Reservation_fails = 4032
	L1D_cache_core[5]: Access = 15590, Miss = 9130, Miss_rate = 0.586, Pending_hits = 908, Reservation_fails = 4423
	L1D_cache_core[6]: Access = 15702, Miss = 9344, Miss_rate = 0.595, Pending_hits = 967, Reservation_fails = 3511
	L1D_cache_core[7]: Access = 15559, Miss = 9218, Miss_rate = 0.592, Pending_hits = 959, Reservation_fails = 3389
	L1D_cache_core[8]: Access = 15495, Miss = 9073, Miss_rate = 0.586, Pending_hits = 1080, Reservation_fails = 2234
	L1D_cache_core[9]: Access = 15462, Miss = 9216, Miss_rate = 0.596, Pending_hits = 996, Reservation_fails = 3999
	L1D_cache_core[10]: Access = 15541, Miss = 9045, Miss_rate = 0.582, Pending_hits = 1024, Reservation_fails = 3992
	L1D_cache_core[11]: Access = 15638, Miss = 9122, Miss_rate = 0.583, Pending_hits = 1131, Reservation_fails = 4551
	L1D_cache_core[12]: Access = 15830, Miss = 9355, Miss_rate = 0.591, Pending_hits = 1101, Reservation_fails = 4843
	L1D_cache_core[13]: Access = 15718, Miss = 9328, Miss_rate = 0.593, Pending_hits = 978, Reservation_fails = 4038
	L1D_cache_core[14]: Access = 15446, Miss = 9186, Miss_rate = 0.595, Pending_hits = 1123, Reservation_fails = 4122
	L1D_total_cache_accesses = 234714
	L1D_total_cache_misses = 138639
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 15198
	L1D_total_cache_reservation_fails = 57170
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 84999
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 135261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84909
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1389079
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18467
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9874
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 174368
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60346
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1407546

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 54784
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2362
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9874
ctas_completed 3636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13443, 10494, 4464, 4464, 4464, 4464, 4464, 4464, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4557, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 89062368
gpgpu_n_tot_w_icount = 2783199
gpgpu_n_stall_shd_mem = 152117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 135261
gpgpu_n_mem_write_global = 60346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2789888
gpgpu_n_store_insn = 965536
gpgpu_n_shmem_insn = 31288984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2705568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5565
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:552875	W0_Idle:2906010	W0_Scoreboard:3078234	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2597499
single_issue_nums: WS0:1403193	WS1:1380006	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1082088 {8:135261,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4344912 {72:60346,}
traffic_breakdown_coretomem[INST_ACC_R] = 49640 {8:6205,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21641760 {40:541044,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965536 {8:120692,}
traffic_breakdown_memtocore[INST_ACC_R] = 992800 {40:24820,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 210 
max_icnt2sh_latency = 260 
averagemflatency = 246 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 64 
mrq_lat_table:98820 	9418 	13131 	19149 	10219 	2032 	678 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	19613 	393681 	229738 	18734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5788 	327 	99 	180037 	7338 	5812 	1627 	799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	63108 	81722 	89473 	121919 	225853 	79685 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	13 	398 	92 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     12999     15095     20271     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     13000     15656     20009     17786     17876     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     20727     15655     17563     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 10.419354 17.118280 10.363057 15.961165  9.305419 14.992000  8.349775 16.631578  7.773913 16.424778 11.491667 25.285715 19.112904 62.400002 33.970589 153.250000 
dram[1]: 18.370787 18.090910 20.536585 16.775511 15.039062 16.295652 13.648276 15.800000 13.569445 15.728813 21.619719 26.222221 34.810810 62.400002 97.538460 153.250000 
dram[2]: 17.666666 10.432258 16.693878  9.710059 14.755905  8.990431 16.135593  8.382883 16.424778  8.197248 25.543859 11.634783 56.727272 19.650000 153.500000 33.852940 
dram[3]: 18.068182 17.242105 17.404255 20.130953 17.192661 14.666667 16.413794 15.271317 18.376238 14.626865 24.266666 23.698412 62.400002 34.810810 153.500000 97.384613 
dram[4]: 10.638158 17.909090 10.379746 16.606060  9.338308 15.072000  9.223881 17.236364  8.198156 18.376238 11.478633 26.716982 19.733334 56.727272 30.394737 153.250000 
dram[5]: 16.907217 19.500000 21.666666 18.065933 14.830770 16.972973 14.723881 16.344828 13.664335 16.872726 25.169491 25.745455 33.025642 89.142860 105.500000 153.250000 
average row locality = 153700/9271 = 16.578579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       411       480       475       552       524       596       544       640       545       640       407       464       361       448       340       404 
dram[1]:       502       480       584       552       630       596       679       640       677       640       519       464       464       448       424       404 
dram[2]:       476       417       552       475       596       525       640       545       640       546       480       390       448       361       408       336 
dram[3]:       476       508       552       582       596       636       640       677       640       680       480       501       448       464       408       420 
dram[4]:       416       480       474       552       522       600       542       640       545       640       398       464       364       448       341       404 
dram[5]:       510       480       580       552       634       600       676       640       678       640       501       464       464       448       420       404 
total dram writes = 49598
bank skew: 680/336 = 2.02
chip skew: 8708/7830 = 1.11
average mf latency per bank:
dram[0]:      10235      4135      8148      3816      6689      3424      5777      1732      5884      1495      5815      1593      5570      1403      6122      1649
dram[1]:       3767      3938      3350      3787      3252      3254      1630      1716      1503      1496      1456      1632      1386      1469      1473      1597
dram[2]:       4166      9915      3717      8442      3524      6537      1692      5824      1552      5828      1576      6169      1430      5772      1640      6629
dram[3]:       4064      3641      3783      3403      3248      3061      1665      1620      1486      1429      1583      1465      1491      1376      1559      1567
dram[4]:       9116      4054      8050      3905      6868      3216      5748      1751      5717      1523      5595      1618      5310      1438      5930      1639
dram[5]:       3647      3918      3462      3886      3275      3037      1651      1675      1462      1463      1470      1579      1353      1461      1552      1586
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       554       905       516       828       462       736       436       645       387       807       499
dram[1]:        448       465       428       507       746       583       633       569       633       452       367       461       403       423       377       415
dram[2]:        482       759       477       762       576       788       507       775       510       800       446       717       445       695       494       672
dram[3]:        462       417       509       473       597       687       588       556       422       563       451       408       473       433       466       393
dram[4]:        747       425       780       552       809       504       821       561       823       498       701       423       626       424       646       444
dram[5]:        431       426       477       507       744       561       605       496       691       423       373       400       361       459       394       418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383758 n_nop=1351279 n_act=1827 n_pre=1811 n_ref_event=94877550480976 n_req=25252 n_rd=21038 n_rd_L2_A=0 n_write=0 n_wr_bk=7831 bw_util=0.04173
n_activity=161478 dram_eff=0.3576
bk0: 1380a 1372934i bk1: 1352a 1373730i bk2: 1350a 1372824i bk3: 1368a 1373359i bk4: 1576a 1370803i bk5: 1576a 1371594i bk6: 1534a 1370612i bk7: 1576a 1371741i bk8: 1460a 1369935i bk9: 1536a 1371649i bk10: 1144a 1374528i bk11: 1184a 1375004i bk12: 984a 1375969i bk13: 1024a 1376053i bk14: 970a 1376972i bk15: 1024a 1377310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928085
Row_Buffer_Locality_read = 0.962544
Row_Buffer_Locality_write = 0.756051
Bank_Level_Parallism = 1.531695
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.059641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041726 
total_CMD = 1383758 
util_bw = 57738 
Wasted_Col = 52504 
Wasted_Row = 17072 
Idle = 1256444 

BW Util Bottlenecks: 
RCDc_limit = 8746 
RCDWRc_limit = 6084 
WTRc_limit = 6601 
RTWc_limit = 32070 
CCDLc_limit = 26416 
rwq = 0 
CCDLc_limit_alone = 16707 
WTRc_limit_alone = 5407 
RTWc_limit_alone = 23555 

Commands details: 
total_CMD = 1383758 
n_nop = 1351279 
Read = 21038 
Write = 0 
L2_Alloc = 0 
L2_WB = 7831 
n_act = 1827 
n_pre = 1811 
n_ref = 94877550480976 
n_req = 25252 
total_req = 28869 

Dual Bus Interface Util: 
issued_total_row = 3638 
issued_total_col = 28869 
Row_Bus_Util =  0.002629 
CoL_Bus_Util = 0.020863 
Either_Row_CoL_Bus_Util = 0.023472 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000862 
queue_avg = 0.260964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 449351 -   mf: uid=2455024, sid4294967295:w4294967295, part=1, addr=0xc00c7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449251), 
Ready @ 449363 -   mf: uid=2455025, sid4294967295:w4294967295, part=1, addr=0xc00f7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449263), 
Ready @ 449367 -   mf: uid=2455026, sid4294967295:w4294967295, part=1, addr=0xc0097900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449267), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383758 n_nop=1350740 n_act=1344 n_pre=1328 n_ref_event=94877551327344 n_req=26020 n_rd=21656 n_rd_L2_A=0 n_write=0 n_wr_bk=8703 bw_util=0.04388
n_activity=156416 dram_eff=0.3882
bk0: 1384a 1373830i bk1: 1352a 1373789i bk2: 1392a 1373623i bk3: 1368a 1373599i bk4: 1608a 1370901i bk5: 1576a 1371941i bk6: 1636a 1370660i bk7: 1576a 1371175i bk8: 1612a 1370445i bk9: 1536a 1371223i bk10: 1272a 1374114i bk11: 1184a 1374923i bk12: 1056a 1374773i bk13: 1024a 1375556i bk14: 1056a 1376271i bk15: 1024a 1376990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948886
Row_Buffer_Locality_read = 0.971925
Row_Buffer_Locality_write = 0.834555
Bank_Level_Parallism = 1.579209
Bank_Level_Parallism_Col = 1.575887
Bank_Level_Parallism_Ready = 1.063612
write_to_read_ratio_blp_rw_average = 0.538308
GrpLevelPara = 1.252701 

BW Util details:
bwutil = 0.043879 
total_CMD = 1383758 
util_bw = 60718 
Wasted_Col = 51665 
Wasted_Row = 12985 
Idle = 1258390 

BW Util Bottlenecks: 
RCDc_limit = 6565 
RCDWRc_limit = 4123 
WTRc_limit = 7262 
RTWc_limit = 34998 
CCDLc_limit = 26782 
rwq = 0 
CCDLc_limit_alone = 16609 
WTRc_limit_alone = 5936 
RTWc_limit_alone = 26151 

Commands details: 
total_CMD = 1383758 
n_nop = 1350740 
Read = 21656 
Write = 0 
L2_Alloc = 0 
L2_WB = 8703 
n_act = 1344 
n_pre = 1328 
n_ref = 94877551327344 
n_req = 26020 
total_req = 30359 

Dual Bus Interface Util: 
issued_total_row = 2672 
issued_total_col = 30359 
Row_Bus_Util =  0.001931 
CoL_Bus_Util = 0.021940 
Either_Row_CoL_Bus_Util = 0.023861 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000394 
queue_avg = 0.257832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383758 n_nop=1351295 n_act=1829 n_pre=1813 n_ref_event=0 n_req=25245 n_rd=21026 n_rd_L2_A=0 n_write=0 n_wr_bk=7835 bw_util=0.04171
n_activity=161571 dram_eff=0.3573
bk0: 1352a 1374322i bk1: 1376a 1373099i bk2: 1360a 1373337i bk3: 1364a 1372899i bk4: 1576a 1371438i bk5: 1566a 1370696i bk6: 1584a 1371388i bk7: 1532a 1369972i bk8: 1536a 1371570i bk9: 1458a 1369810i bk10: 1216a 1374612i bk11: 1112a 1374657i bk12: 1024a 1376142i bk13: 978a 1376495i bk14: 1024a 1377533i bk15: 968a 1377361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928105
Row_Buffer_Locality_read = 0.961952
Row_Buffer_Locality_write = 0.759422
Bank_Level_Parallism = 1.529059
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.065454
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041714 
total_CMD = 1383758 
util_bw = 57722 
Wasted_Col = 51996 
Wasted_Row = 17710 
Idle = 1256330 

BW Util Bottlenecks: 
RCDc_limit = 8808 
RCDWRc_limit = 5941 
WTRc_limit = 6297 
RTWc_limit = 31859 
CCDLc_limit = 25927 
rwq = 0 
CCDLc_limit_alone = 16493 
WTRc_limit_alone = 5183 
RTWc_limit_alone = 23539 

Commands details: 
total_CMD = 1383758 
n_nop = 1351295 
Read = 21026 
Write = 0 
L2_Alloc = 0 
L2_WB = 7835 
n_act = 1829 
n_pre = 1813 
n_ref = 0 
n_req = 25245 
total_req = 28861 

Dual Bus Interface Util: 
issued_total_row = 3642 
issued_total_col = 28861 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.020857 
Either_Row_CoL_Bus_Util = 0.023460 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001232 
queue_avg = 0.260285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260285
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 449329 -   mf: uid=2455021, sid4294967295:w4294967295, part=3, addr=0xc00e7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449229), 
Ready @ 449373 -   mf: uid=2455028, sid4294967295:w4294967295, part=3, addr=0xc0027900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449273), 
Ready @ 449375 -   mf: uid=2455029, sid4294967295:w4294967295, part=3, addr=0xc003f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449275), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383758 n_nop=1350810 n_act=1298 n_pre=1282 n_ref_event=0 n_req=26034 n_rd=21668 n_rd_L2_A=0 n_write=0 n_wr_bk=8708 bw_util=0.0439
n_activity=155885 dram_eff=0.3897
bk0: 1352a 1374027i bk1: 1384a 1373545i bk2: 1360a 1373760i bk3: 1400a 1373176i bk4: 1576a 1371816i bk5: 1616a 1371029i bk6: 1584a 1371317i bk7: 1628a 1371005i bk8: 1536a 1371842i bk9: 1616a 1370759i bk10: 1216a 1374720i bk11: 1240a 1374446i bk12: 1024a 1375585i bk13: 1056a 1374969i bk14: 1024a 1377252i bk15: 1056a 1376221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950718
Row_Buffer_Locality_read = 0.973048
Row_Buffer_Locality_write = 0.839899
Bank_Level_Parallism = 1.570856
Bank_Level_Parallism_Col = 1.566509
Bank_Level_Parallism_Ready = 1.063350
write_to_read_ratio_blp_rw_average = 0.544056
GrpLevelPara = 1.256324 

BW Util details:
bwutil = 0.043904 
total_CMD = 1383758 
util_bw = 60752 
Wasted_Col = 51480 
Wasted_Row = 12812 
Idle = 1258714 

BW Util Bottlenecks: 
RCDc_limit = 6380 
RCDWRc_limit = 3974 
WTRc_limit = 7074 
RTWc_limit = 35448 
CCDLc_limit = 26600 
rwq = 0 
CCDLc_limit_alone = 16512 
WTRc_limit_alone = 5858 
RTWc_limit_alone = 26576 

Commands details: 
total_CMD = 1383758 
n_nop = 1350810 
Read = 21668 
Write = 0 
L2_Alloc = 0 
L2_WB = 8708 
n_act = 1298 
n_pre = 1282 
n_ref = 0 
n_req = 26034 
total_req = 30376 

Dual Bus Interface Util: 
issued_total_row = 2580 
issued_total_col = 30376 
Row_Bus_Util =  0.001864 
CoL_Bus_Util = 0.021952 
Either_Row_CoL_Bus_Util = 0.023811 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000243 
queue_avg = 0.263310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383758 n_nop=1351459 n_act=1765 n_pre=1749 n_ref_event=227392 n_req=25195 n_rd=20980 n_rd_L2_A=0 n_write=0 n_wr_bk=7830 bw_util=0.04164
n_activity=159339 dram_eff=0.3616
bk0: 1376a 1372701i bk1: 1336a 1374082i bk2: 1364a 1372807i bk3: 1368a 1372876i bk4: 1564a 1371127i bk5: 1584a 1371134i bk6: 1526a 1371329i bk7: 1576a 1371613i bk8: 1452a 1369939i bk9: 1536a 1371700i bk10: 1116a 1374569i bk11: 1184a 1375135i bk12: 980a 1375615i bk13: 1024a 1375689i bk14: 970a 1377105i bk15: 1024a 1377514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930542
Row_Buffer_Locality_read = 0.963823
Row_Buffer_Locality_write = 0.764887
Bank_Level_Parallism = 1.555294
Bank_Level_Parallism_Col = 1.545256
Bank_Level_Parallism_Ready = 1.064475
write_to_read_ratio_blp_rw_average = 0.516025
GrpLevelPara = 1.229175 

BW Util details:
bwutil = 0.041640 
total_CMD = 1383758 
util_bw = 57620 
Wasted_Col = 51428 
Wasted_Row = 16532 
Idle = 1258178 

BW Util Bottlenecks: 
RCDc_limit = 8404 
RCDWRc_limit = 5846 
WTRc_limit = 6916 
RTWc_limit = 32013 
CCDLc_limit = 25381 
rwq = 0 
CCDLc_limit_alone = 16096 
WTRc_limit_alone = 5747 
RTWc_limit_alone = 23897 

Commands details: 
total_CMD = 1383758 
n_nop = 1351459 
Read = 20980 
Write = 0 
L2_Alloc = 0 
L2_WB = 7830 
n_act = 1765 
n_pre = 1749 
n_ref = 227392 
n_req = 25195 
total_req = 28810 

Dual Bus Interface Util: 
issued_total_row = 3514 
issued_total_col = 28810 
Row_Bus_Util =  0.002539 
CoL_Bus_Util = 0.020820 
Either_Row_CoL_Bus_Util = 0.023342 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000774 
queue_avg = 0.259188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259188
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 449343 -   mf: uid=2455022, sid4294967295:w4294967295, part=5, addr=0xc00d7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449243), 
Ready @ 449347 -   mf: uid=2455023, sid4294967295:w4294967295, part=5, addr=0xc00ef900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449247), 
Ready @ 449371 -   mf: uid=2455027, sid4294967295:w4294967295, part=5, addr=0xc008f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (449271), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383758 n_nop=1350924 n_act=1292 n_pre=1276 n_ref_event=0 n_req=25954 n_rd=21596 n_rd_L2_A=0 n_write=0 n_wr_bk=8691 bw_util=0.04377
n_activity=156423 dram_eff=0.3872
bk0: 1384a 1373557i bk1: 1320a 1373749i bk2: 1400a 1373808i bk3: 1368a 1373817i bk4: 1608a 1370931i bk5: 1584a 1371979i bk6: 1632a 1371165i bk7: 1576a 1371355i bk8: 1612a 1370636i bk9: 1536a 1371862i bk10: 1232a 1374609i bk11: 1184a 1374721i bk12: 1056a 1375032i bk13: 1024a 1375547i bk14: 1056a 1376356i bk15: 1024a 1377088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950798
Row_Buffer_Locality_read = 0.973375
Row_Buffer_Locality_write = 0.838917
Bank_Level_Parallism = 1.565770
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.060166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043775 
total_CMD = 1383758 
util_bw = 60574 
Wasted_Col = 51615 
Wasted_Row = 12820 
Idle = 1258749 

BW Util Bottlenecks: 
RCDc_limit = 6238 
RCDWRc_limit = 4047 
WTRc_limit = 6546 
RTWc_limit = 35839 
CCDLc_limit = 27275 
rwq = 0 
CCDLc_limit_alone = 16767 
WTRc_limit_alone = 5326 
RTWc_limit_alone = 26551 

Commands details: 
total_CMD = 1383758 
n_nop = 1350924 
Read = 21596 
Write = 0 
L2_Alloc = 0 
L2_WB = 8691 
n_act = 1292 
n_pre = 1276 
n_ref = 0 
n_req = 25954 
total_req = 30287 

Dual Bus Interface Util: 
issued_total_row = 2568 
issued_total_col = 30287 
Row_Bus_Util =  0.001856 
CoL_Bus_Util = 0.021887 
Either_Row_CoL_Bus_Util = 0.023728 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000640 
queue_avg = 0.263119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263119

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78924, Miss = 11258, Miss_rate = 0.143, Pending_hits = 4931, Reservation_fails = 12160
L2_cache_bank[1]: Access = 50568, Miss = 10640, Miss_rate = 0.210, Pending_hits = 3763, Reservation_fails = 9057
L2_cache_bank[2]: Access = 50180, Miss = 11170, Miss_rate = 0.223, Pending_hits = 4008, Reservation_fails = 8176
L2_cache_bank[3]: Access = 50204, Miss = 10640, Miss_rate = 0.212, Pending_hits = 4164, Reservation_fails = 11386
L2_cache_bank[4]: Access = 50004, Miss = 10672, Miss_rate = 0.213, Pending_hits = 3707, Reservation_fails = 7883
L2_cache_bank[5]: Access = 78828, Miss = 11210, Miss_rate = 0.142, Pending_hits = 5046, Reservation_fails = 14792
L2_cache_bank[6]: Access = 49688, Miss = 10672, Miss_rate = 0.215, Pending_hits = 3917, Reservation_fails = 7982
L2_cache_bank[7]: Access = 50248, Miss = 11146, Miss_rate = 0.222, Pending_hits = 4100, Reservation_fails = 10231
L2_cache_bank[8]: Access = 78498, Miss = 11222, Miss_rate = 0.143, Pending_hits = 4951, Reservation_fails = 11709
L2_cache_bank[9]: Access = 49808, Miss = 10632, Miss_rate = 0.213, Pending_hits = 3783, Reservation_fails = 9489
L2_cache_bank[10]: Access = 50392, Miss = 11134, Miss_rate = 0.221, Pending_hits = 3995, Reservation_fails = 7953
L2_cache_bank[11]: Access = 49244, Miss = 10616, Miss_rate = 0.216, Pending_hits = 3967, Reservation_fails = 8156
L2_total_cache_accesses = 686586
L2_total_cache_misses = 131012
L2_total_cache_miss_rate = 0.1908
L2_total_cache_pending_hits = 50332
L2_total_cache_reservation_fails = 118974
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 368382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 95015
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1524
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19188
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 104280
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1344
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 541044
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120692
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14563
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 104280
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=686586
icnt_total_pkts_simt_to_mem=262173
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.77696
	minimum = 5
	maximum = 62
Network latency average = 5.75761
	minimum = 5
	maximum = 61
Slowest packet = 887809
Flit latency average = 6.15349
	minimum = 5
	maximum = 60
Slowest flit = 948097
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0155365
	minimum = 0.00474337 (at node 9)
	maximum = 0.0541839 (at node 22)
Accepted packet rate average = 0.0155365
	minimum = 0.00395281 (at node 20)
	maximum = 0.0229871 (at node 0)
Injected flit rate average = 0.016479
	minimum = 0.00568596 (at node 9)
	maximum = 0.0541839 (at node 22)
Accepted flit rate average= 0.016479
	minimum = 0.00456093 (at node 20)
	maximum = 0.0229871 (at node 0)
Injected packet length average = 1.06067
Accepted packet length average = 1.06067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1674 (14 samples)
	minimum = 5 (14 samples)
	maximum = 203.071 (14 samples)
Network latency average = 18.2049 (14 samples)
	minimum = 5 (14 samples)
	maximum = 200.5 (14 samples)
Flit latency average = 17.5337 (14 samples)
	minimum = 5 (14 samples)
	maximum = 199.786 (14 samples)
Fragmentation average = 0.000477639 (14 samples)
	minimum = 0 (14 samples)
	maximum = 42.2143 (14 samples)
Injected packet rate average = 0.0709948 (14 samples)
	minimum = 0.0275733 (14 samples)
	maximum = 0.173871 (14 samples)
Accepted packet rate average = 0.0709948 (14 samples)
	minimum = 0.0315695 (14 samples)
	maximum = 0.10475 (14 samples)
Injected flit rate average = 0.0758138 (14 samples)
	minimum = 0.0359444 (14 samples)
	maximum = 0.174054 (14 samples)
Accepted flit rate average = 0.0758138 (14 samples)
	minimum = 0.0428691 (14 samples)
	maximum = 0.10475 (14 samples)
Injected packet size average = 1.06788 (14 samples)
Accepted packet size average = 1.06788 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 7 sec (187 sec)
gpgpu_simulation_rate = 459613 (inst/sec)
gpgpu_simulation_rate = 2402 (cycle/sec)
gpgpu_silicon_slowdown = 124895x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (27,27,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 30021
gpu_sim_insn = 17356032
gpu_ipc =     578.1297
gpu_tot_sim_cycle = 479305
gpu_tot_sim_insn = 103303720
gpu_tot_ipc =     215.5282
gpu_tot_issued_cta = 4365
gpu_occupancy = 78.7050% 
gpu_tot_occupancy = 39.2015% 
max_total_param_size = 0
gpu_stall_dramfull = 246215
gpu_stall_icnt2sh    = 140408
partiton_level_parallism =       1.2910
partiton_level_parallism_total  =       0.5019
partiton_level_parallism_util =       1.7822
partiton_level_parallism_util_total  =       1.7940
L2_BW  =      42.1132 GB/Sec
L2_BW_total  =      16.3894 GB/Sec
gpu_total_sim_rate=478257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1681650
	L1I_total_cache_misses = 20425
	L1I_total_cache_miss_rate = 0.0121
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12303
L1D_cache:
	L1D_cache_core[0]: Access = 18997, Miss = 11325, Miss_rate = 0.596, Pending_hits = 1121, Reservation_fails = 4024
	L1D_cache_core[1]: Access = 18853, Miss = 11261, Miss_rate = 0.597, Pending_hits = 1270, Reservation_fails = 6434
	L1D_cache_core[2]: Access = 18838, Miss = 11019, Miss_rate = 0.585, Pending_hits = 1196, Reservation_fails = 3334
	L1D_cache_core[3]: Access = 18774, Miss = 11113, Miss_rate = 0.592, Pending_hits = 1150, Reservation_fails = 3999
	L1D_cache_core[4]: Access = 18823, Miss = 11282, Miss_rate = 0.599, Pending_hits = 1275, Reservation_fails = 5434
	L1D_cache_core[5]: Access = 18790, Miss = 10921, Miss_rate = 0.581, Pending_hits = 1318, Reservation_fails = 5355
	L1D_cache_core[6]: Access = 18902, Miss = 11264, Miss_rate = 0.596, Pending_hits = 1181, Reservation_fails = 4392
	L1D_cache_core[7]: Access = 18695, Miss = 11026, Miss_rate = 0.590, Pending_hits = 1128, Reservation_fails = 4813
	L1D_cache_core[8]: Access = 18631, Miss = 10979, Miss_rate = 0.589, Pending_hits = 1240, Reservation_fails = 3401
	L1D_cache_core[9]: Access = 18534, Miss = 11051, Miss_rate = 0.596, Pending_hits = 1169, Reservation_fails = 4856
	L1D_cache_core[10]: Access = 18613, Miss = 10856, Miss_rate = 0.583, Pending_hits = 1270, Reservation_fails = 4453
	L1D_cache_core[11]: Access = 18646, Miss = 11041, Miss_rate = 0.592, Pending_hits = 1346, Reservation_fails = 5700
	L1D_cache_core[12]: Access = 18966, Miss = 11159, Miss_rate = 0.588, Pending_hits = 1328, Reservation_fails = 5362
	L1D_cache_core[13]: Access = 18726, Miss = 11147, Miss_rate = 0.595, Pending_hits = 1225, Reservation_fails = 6157
	L1D_cache_core[14]: Access = 18582, Miss = 10986, Miss_rate = 0.591, Pending_hits = 1320, Reservation_fails = 4691
	L1D_total_cache_accesses = 281370
	L1D_total_cache_misses = 166430
	L1D_total_cache_miss_rate = 0.5915
	L1D_total_cache_pending_hits = 18537
	L1D_total_cache_reservation_fails = 72405
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 102495
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102405
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1661225
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20425
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12303
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72010
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1681650

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67869
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4508
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12303
ctas_completed 4365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14373, 11424, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 106418400
gpgpu_n_tot_w_icount = 3325575
gpgpu_n_stall_shd_mem = 176117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162278
gpgpu_n_mem_write_global = 72010
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3349760
gpgpu_n_store_insn = 1152160
gpgpu_n_shmem_insn = 37634200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6237
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:662713	W0_Idle:2917114	W0_Scoreboard:3307908	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1674381	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1298224 {8:162278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5184720 {72:72010,}
traffic_breakdown_coretomem[INST_ACC_R] = 50240 {8:6280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25964480 {40:649112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152160 {8:144020,}
traffic_breakdown_memtocore[INST_ACC_R] = 1004800 {40:25120,}
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 274 
max_icnt2sh_latency = 274 
averagemflatency = 252 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:118326 	11335 	15393 	22223 	11885 	2567 	926 	400 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	22769 	460377 	280537 	29479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5824 	350 	102 	213002 	9449 	8339 	2477 	1040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70443 	98682 	107913 	144063 	275847 	96195 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	13 	421 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     12999     15095     20271     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     13000     15656     20009     17786     17876     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     20727     15655     17563     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 11.280254 20.255320 11.238994 18.704762  9.758294 16.400000  8.854701 16.496454  8.243902 17.303703 12.653226 29.766666 20.859375 70.272728 36.527779 154.600006 
dram[1]: 20.835165 21.393259 23.452381 19.639999 15.971429 17.433071 14.949685 16.265734 13.760000 15.070968 24.881578 30.793104 38.500000 70.272728 96.937500 154.600006 
dram[2]: 20.901098 11.074534 19.559999 10.532164 15.928058  9.442396 16.027586  8.969828 17.832062  8.588983 29.612904 12.756303 64.416664 21.435484 154.800003 36.416668 
dram[3]: 21.370787 19.110001 20.375000 22.988373 18.297522 15.417809 16.840580 16.441380 17.563910 14.636364 28.687500 26.228571 70.272728 38.525002 154.800003 96.812500 
dram[4]: 11.512987 20.813187 11.250000 19.445545  9.794258 16.000000  9.781990 16.978102  8.591490 18.991869 12.669421 30.793104 21.483871 64.500000 32.875000 154.600006 
dram[5]: 19.520409 23.135803 24.687500 21.118280 15.809859 18.081301 15.146497 16.978102 13.867816 15.891156 28.421875 29.766666 36.690475 96.750000 96.875000 154.600006 
average row locality = 183081/10110 = 18.108902
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       467       592       539       680       608       764       628       812       641       832       483       612       405       532       404       532 
dram[1]:       590       592       688       680       770       764       825       812       848       832       642       612       534       532       539       532 
dram[2]:       588       477       680       539       764       609       808       633       832       642       632       462       532       405       536       400 
dram[3]:       588       599       680       687       764       775       808       830       832       848       632       621       532       539       536       535 
dram[4]:       472       596       538       680       606       768       626       812       641       832       474       612       404       536       405       532 
dram[5]:       597       596       687       680       773       768       828       812       848       832       619       612       535       536       534       532 
total dram writes = 60991
bank skew: 848/400 = 2.12
chip skew: 10806/9531 = 1.13
average mf latency per bank:
dram[0]:       9169      3602      7318      3332      6181      3385      5478      2144      5184      1528      5084      1528      5141      1453      5326      1529
dram[1]:       4352      3468      3798      3307      4407      3232      3441      2137      2368      1496      2500      1534      2520      1553      2371      1541
dram[2]:       3635      8825      3259      7571      3501      6040      2266      5387      1570      5146      1517      5390      1502      5314      1534      5742
dram[3]:       3553      3904      3301      3643      3239      4186      2179      3147      1482      2277      1497      2406      1563      2220      1492      2087
dram[4]:       8194      3532      7227      3405      6223      3378      5434      2240      5049      1544      4888      1555      4950      1503      5163      1526
dram[5]:       4005      3434      3672      3385      3933      3220      2877      2158      2005      1479      2088      1515      2049      1549      2177      1538
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       608       828       635       736       611       645       387       807       499
dram[1]:        748       465       747       507       746       583       802       584       808       650       899       468       858       445       788       440
dram[2]:        482       759       477       762       633       788       635       775       589       800       657       717       445       695       494       672
dram[3]:        462       646       509       632       636       693       635       818       570       811       491       850       475       635       466       508
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       681       626       425       646       444
dram[5]:        661       426       607       507       744       623       825       632       836       684       866       591       823       494       718       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1476220 n_nop=1438352 n_act=1944 n_pre=1928 n_ref_event=94877550480976 n_req=29558 n_rd=24494 n_rd_L2_A=0 n_write=0 n_wr_bk=9531 bw_util=0.0461
n_activity=186623 dram_eff=0.3646
bk0: 1508a 1464188i bk1: 1608a 1463887i bk2: 1478a 1464462i bk3: 1624a 1463913i bk4: 1704a 1461605i bk5: 1832a 1461313i bk6: 1702a 1461606i bk7: 1920a 1461291i bk8: 1652a 1460504i bk9: 1920a 1460922i bk10: 1296a 1465236i bk11: 1480a 1464820i bk12: 1112a 1467553i bk13: 1280a 1467101i bk14: 1098a 1468386i bk15: 1280a 1467845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934603
Row_Buffer_Locality_read = 0.966318
Row_Buffer_Locality_write = 0.781201
Bank_Level_Parallism = 1.553716
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.064754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046097 
total_CMD = 1476220 
util_bw = 68050 
Wasted_Col = 61816 
Wasted_Row = 18243 
Idle = 1328111 

BW Util Bottlenecks: 
RCDc_limit = 9166 
RCDWRc_limit = 6536 
WTRc_limit = 7944 
RTWc_limit = 40012 
CCDLc_limit = 31815 
rwq = 0 
CCDLc_limit_alone = 19639 
WTRc_limit_alone = 6500 
RTWc_limit_alone = 29280 

Commands details: 
total_CMD = 1476220 
n_nop = 1438352 
Read = 24494 
Write = 0 
L2_Alloc = 0 
L2_WB = 9531 
n_act = 1944 
n_pre = 1928 
n_ref = 94877550480976 
n_req = 29558 
total_req = 34025 

Dual Bus Interface Util: 
issued_total_row = 3872 
issued_total_col = 34025 
Row_Bus_Util =  0.002623 
CoL_Bus_Util = 0.023049 
Either_Row_CoL_Bus_Util = 0.025652 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000766 
queue_avg = 0.292468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292468
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1476220 n_nop=1436404 n_act=1499 n_pre=1483 n_ref_event=94877551327344 n_req=31491 n_rd=26058 n_rd_L2_A=0 n_write=0 n_wr_bk=10792 bw_util=0.04992
n_activity=186222 dram_eff=0.3958
bk0: 1600a 1463917i bk1: 1608a 1464171i bk2: 1622a 1464177i bk3: 1624a 1464217i bk4: 1848a 1460289i bk5: 1832a 1461636i bk6: 1956a 1460711i bk7: 1920a 1460957i bk8: 1974a 1459278i bk9: 1920a 1459979i bk10: 1562a 1463451i bk11: 1480a 1464210i bk12: 1272a 1465662i bk13: 1280a 1466438i bk14: 1280a 1467024i bk15: 1280a 1467318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952844
Row_Buffer_Locality_read = 0.974672
Row_Buffer_Locality_write = 0.848150
Bank_Level_Parallism = 1.626689
Bank_Level_Parallism_Col = 1.628023
Bank_Level_Parallism_Ready = 1.076904
write_to_read_ratio_blp_rw_average = 0.554734
GrpLevelPara = 1.273405 

BW Util details:
bwutil = 0.049925 
total_CMD = 1476220 
util_bw = 73700 
Wasted_Col = 62260 
Wasted_Row = 14279 
Idle = 1325981 

BW Util Bottlenecks: 
RCDc_limit = 7095 
RCDWRc_limit = 4666 
WTRc_limit = 8957 
RTWc_limit = 44597 
CCDLc_limit = 33265 
rwq = 0 
CCDLc_limit_alone = 20084 
WTRc_limit_alone = 7266 
RTWc_limit_alone = 33107 

Commands details: 
total_CMD = 1476220 
n_nop = 1436404 
Read = 26058 
Write = 0 
L2_Alloc = 0 
L2_WB = 10792 
n_act = 1499 
n_pre = 1483 
n_ref = 94877551327344 
n_req = 31491 
total_req = 36850 

Dual Bus Interface Util: 
issued_total_row = 2982 
issued_total_col = 36850 
Row_Bus_Util =  0.002020 
CoL_Bus_Util = 0.024962 
Either_Row_CoL_Bus_Util = 0.026972 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000402 
queue_avg = 0.315277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315277
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1476220 n_nop=1438348 n_act=1950 n_pre=1934 n_ref_event=0 n_req=29561 n_rd=24490 n_rd_L2_A=0 n_write=0 n_wr_bk=9539 bw_util=0.0461
n_activity=186643 dram_eff=0.3646
bk0: 1608a 1464709i bk1: 1512a 1464346i bk2: 1616a 1464058i bk3: 1492a 1464364i bk4: 1832a 1460904i bk5: 1694a 1461398i bk6: 1920a 1461149i bk7: 1708a 1460932i bk8: 1920a 1460937i bk9: 1650a 1460187i bk10: 1520a 1464314i bk11: 1256a 1465315i bk12: 1280a 1467066i bk13: 1106a 1467946i bk14: 1280a 1468148i bk15: 1096a 1468864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934508
Row_Buffer_Locality_read = 0.965782
Row_Buffer_Locality_write = 0.783475
Bank_Level_Parallism = 1.554580
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.072880
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046103 
total_CMD = 1476220 
util_bw = 68058 
Wasted_Col = 61201 
Wasted_Row = 18856 
Idle = 1328105 

BW Util Bottlenecks: 
RCDc_limit = 9233 
RCDWRc_limit = 6382 
WTRc_limit = 7544 
RTWc_limit = 39845 
CCDLc_limit = 31348 
rwq = 0 
CCDLc_limit_alone = 19430 
WTRc_limit_alone = 6153 
RTWc_limit_alone = 29318 

Commands details: 
total_CMD = 1476220 
n_nop = 1438348 
Read = 24490 
Write = 0 
L2_Alloc = 0 
L2_WB = 9539 
n_act = 1950 
n_pre = 1934 
n_ref = 0 
n_req = 29561 
total_req = 34029 

Dual Bus Interface Util: 
issued_total_row = 3884 
issued_total_col = 34029 
Row_Bus_Util =  0.002631 
CoL_Bus_Util = 0.023051 
Either_Row_CoL_Bus_Util = 0.025655 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001083 
queue_avg = 0.291980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1476220 n_nop=1436446 n_act=1456 n_pre=1440 n_ref_event=0 n_req=31526 n_rd=26084 n_rd_L2_A=0 n_write=0 n_wr_bk=10806 bw_util=0.04998
n_activity=186377 dram_eff=0.3959
bk0: 1608a 1464439i bk1: 1610a 1463960i bk2: 1616a 1464322i bk3: 1630a 1463914i bk4: 1832a 1461303i bk5: 1860a 1460682i bk6: 1920a 1460850i bk7: 1960a 1460658i bk8: 1920a 1460206i bk9: 1980a 1459289i bk10: 1520a 1464734i bk11: 1518a 1463952i bk12: 1280a 1466546i bk13: 1270a 1465998i bk14: 1280a 1467503i bk15: 1280a 1466868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954292
Row_Buffer_Locality_read = 0.975579
Row_Buffer_Locality_write = 0.852260
Bank_Level_Parallism = 1.617346
Bank_Level_Parallism_Col = 1.618183
Bank_Level_Parallism_Ready = 1.075818
write_to_read_ratio_blp_rw_average = 0.561355
GrpLevelPara = 1.271731 

BW Util details:
bwutil = 0.049979 
total_CMD = 1476220 
util_bw = 73780 
Wasted_Col = 62104 
Wasted_Row = 14265 
Idle = 1326071 

BW Util Bottlenecks: 
RCDc_limit = 6942 
RCDWRc_limit = 4551 
WTRc_limit = 8597 
RTWc_limit = 44775 
CCDLc_limit = 32779 
rwq = 0 
CCDLc_limit_alone = 19866 
WTRc_limit_alone = 7088 
RTWc_limit_alone = 33371 

Commands details: 
total_CMD = 1476220 
n_nop = 1436446 
Read = 26084 
Write = 0 
L2_Alloc = 0 
L2_WB = 10806 
n_act = 1456 
n_pre = 1440 
n_ref = 0 
n_req = 31526 
total_req = 36890 

Dual Bus Interface Util: 
issued_total_row = 2896 
issued_total_col = 36890 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.024990 
Either_Row_CoL_Bus_Util = 0.026943 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000302 
queue_avg = 0.311647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311647
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1476220 n_nop=1438507 n_act=1890 n_pre=1874 n_ref_event=227392 n_req=29507 n_rd=24440 n_rd_L2_A=0 n_write=0 n_wr_bk=9534 bw_util=0.04603
n_activity=184504 dram_eff=0.3683
bk0: 1504a 1463994i bk1: 1596a 1464589i bk2: 1492a 1464307i bk3: 1624a 1463483i bk4: 1692a 1461908i bk5: 1840a 1460720i bk6: 1694a 1462357i bk7: 1920a 1461133i bk8: 1644a 1460635i bk9: 1920a 1460867i bk10: 1268a 1465136i bk11: 1480a 1464928i bk12: 1108a 1467119i bk13: 1280a 1466455i bk14: 1098a 1468651i bk15: 1280a 1468207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936456
Row_Buffer_Locality_read = 0.967349
Row_Buffer_Locality_write = 0.787448
Bank_Level_Parallism = 1.574569
Bank_Level_Parallism_Col = 1.568833
Bank_Level_Parallism_Ready = 1.069903
write_to_read_ratio_blp_rw_average = 0.537267
GrpLevelPara = 1.234311 

BW Util details:
bwutil = 0.046028 
total_CMD = 1476220 
util_bw = 67948 
Wasted_Col = 60706 
Wasted_Row = 17729 
Idle = 1329837 

BW Util Bottlenecks: 
RCDc_limit = 8850 
RCDWRc_limit = 6314 
WTRc_limit = 8165 
RTWc_limit = 40110 
CCDLc_limit = 30831 
rwq = 0 
CCDLc_limit_alone = 18994 
WTRc_limit_alone = 6718 
RTWc_limit_alone = 29720 

Commands details: 
total_CMD = 1476220 
n_nop = 1438507 
Read = 24440 
Write = 0 
L2_Alloc = 0 
L2_WB = 9534 
n_act = 1890 
n_pre = 1874 
n_ref = 227392 
n_req = 29507 
total_req = 33974 

Dual Bus Interface Util: 
issued_total_row = 3764 
issued_total_col = 33974 
Row_Bus_Util =  0.002550 
CoL_Bus_Util = 0.023014 
Either_Row_CoL_Bus_Util = 0.025547 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000663 
queue_avg = 0.292114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1476220 n_nop=1436554 n_act=1455 n_pre=1439 n_ref_event=0 n_req=31438 n_rd=26006 n_rd_L2_A=0 n_write=0 n_wr_bk=10789 bw_util=0.04985
n_activity=187284 dram_eff=0.3929
bk0: 1612a 1463926i bk1: 1576a 1464055i bk2: 1628a 1464583i bk3: 1624a 1464411i bk4: 1854a 1460659i bk5: 1840a 1461454i bk6: 1956a 1461149i bk7: 1920a 1460876i bk8: 1978a 1459545i bk9: 1920a 1460460i bk10: 1504a 1464250i bk11: 1480a 1464225i bk12: 1272a 1465813i bk13: 1280a 1466431i bk14: 1282a 1467094i bk15: 1280a 1467463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954196
Row_Buffer_Locality_read = 0.975736
Row_Buffer_Locality_write = 0.851068
Bank_Level_Parallism = 1.605813
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.072838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049850 
total_CMD = 1476220 
util_bw = 73590 
Wasted_Col = 62685 
Wasted_Row = 14248 
Idle = 1325697 

BW Util Bottlenecks: 
RCDc_limit = 6801 
RCDWRc_limit = 4626 
WTRc_limit = 8287 
RTWc_limit = 45689 
CCDLc_limit = 33526 
rwq = 0 
CCDLc_limit_alone = 20136 
WTRc_limit_alone = 6756 
RTWc_limit_alone = 33830 

Commands details: 
total_CMD = 1476220 
n_nop = 1436554 
Read = 26006 
Write = 0 
L2_Alloc = 0 
L2_WB = 10789 
n_act = 1455 
n_pre = 1439 
n_ref = 0 
n_req = 31438 
total_req = 36795 

Dual Bus Interface Util: 
issued_total_row = 2894 
issued_total_col = 36795 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.024925 
Either_Row_CoL_Bus_Util = 0.026870 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000580 
queue_avg = 0.312417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84480, Miss = 12410, Miss_rate = 0.147, Pending_hits = 5379, Reservation_fails = 12161
L2_cache_bank[1]: Access = 60908, Miss = 12944, Miss_rate = 0.213, Pending_hits = 4408, Reservation_fails = 9063
L2_cache_bank[2]: Access = 67572, Miss = 13268, Miss_rate = 0.196, Pending_hits = 5048, Reservation_fails = 9027
L2_cache_bank[3]: Access = 60548, Miss = 12944, Miss_rate = 0.214, Pending_hits = 4841, Reservation_fails = 11387
L2_cache_bank[4]: Access = 60700, Miss = 12976, Miss_rate = 0.214, Pending_hits = 4365, Reservation_fails = 7890
L2_cache_bank[5]: Access = 84148, Miss = 12370, Miss_rate = 0.147, Pending_hits = 5522, Reservation_fails = 15552
L2_cache_bank[6]: Access = 60368, Miss = 12976, Miss_rate = 0.215, Pending_hits = 4570, Reservation_fails = 7985
L2_cache_bank[7]: Access = 67796, Miss = 13258, Miss_rate = 0.196, Pending_hits = 5089, Reservation_fails = 10964
L2_cache_bank[8]: Access = 83698, Miss = 12374, Miss_rate = 0.148, Pending_hits = 5413, Reservation_fails = 11711
L2_cache_bank[9]: Access = 60588, Miss = 12940, Miss_rate = 0.214, Pending_hits = 4405, Reservation_fails = 9857
L2_cache_bank[10]: Access = 67556, Miss = 13240, Miss_rate = 0.196, Pending_hits = 5002, Reservation_fails = 8675
L2_cache_bank[11]: Access = 59920, Miss = 12920, Miss_rate = 0.216, Pending_hits = 4617, Reservation_fails = 8161
L2_total_cache_accesses = 818282
L2_total_cache_misses = 154620
L2_total_cache_miss_rate = 0.1890
L2_total_cache_pending_hits = 58659
L2_total_cache_reservation_fails = 122433
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 444595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37002
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112756
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1524
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19408
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3900
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 453
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 105675
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1359
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 649112
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144020
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 218
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16540
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 105675
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=818282
icnt_total_pkts_simt_to_mem=312593
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.3333
	minimum = 5
	maximum = 606
Network latency average = 51.3775
	minimum = 5
	maximum = 606
Slowest packet = 894587
Flit latency average = 48.5719
	minimum = 5
	maximum = 606
Slowest flit = 954933
Fragmentation average = 0.0103548
	minimum = 0
	maximum = 197
Injected packet rate average = 0.210287
	minimum = 0.081976 (at node 5)
	maximum = 0.584524 (at node 22)
Accepted packet rate average = 0.210287
	minimum = 0.0528963 (at node 23)
	maximum = 0.306985 (at node 0)
Injected flit rate average = 0.224677
	minimum = 0.108491 (at node 2)
	maximum = 0.584524 (at node 22)
Accepted flit rate average= 0.224677
	minimum = 0.0720829 (at node 23)
	maximum = 0.306985 (at node 0)
Injected packet length average = 1.06843
Accepted packet length average = 1.06843
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5784 (15 samples)
	minimum = 5 (15 samples)
	maximum = 229.933 (15 samples)
Network latency average = 20.4164 (15 samples)
	minimum = 5 (15 samples)
	maximum = 227.533 (15 samples)
Flit latency average = 19.6029 (15 samples)
	minimum = 5 (15 samples)
	maximum = 226.867 (15 samples)
Fragmentation average = 0.00113612 (15 samples)
	minimum = 0 (15 samples)
	maximum = 52.5333 (15 samples)
Injected packet rate average = 0.080281 (15 samples)
	minimum = 0.0312001 (15 samples)
	maximum = 0.201248 (15 samples)
Accepted packet rate average = 0.080281 (15 samples)
	minimum = 0.0329913 (15 samples)
	maximum = 0.118232 (15 samples)
Injected flit rate average = 0.085738 (15 samples)
	minimum = 0.0407808 (15 samples)
	maximum = 0.201418 (15 samples)
Accepted flit rate average = 0.085738 (15 samples)
	minimum = 0.0448167 (15 samples)
	maximum = 0.118232 (15 samples)
Injected packet size average = 1.06797 (15 samples)
Accepted packet size average = 1.06797 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 36 sec (216 sec)
gpgpu_simulation_rate = 478257 (inst/sec)
gpgpu_simulation_rate = 2219 (cycle/sec)
gpgpu_silicon_slowdown = 135196x
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 29091
gpu_sim_insn = 19880
gpu_ipc =       0.6834
gpu_tot_sim_cycle = 508396
gpu_tot_sim_insn = 103323600
gpu_tot_ipc =     203.2345
gpu_tot_issued_cta = 4366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.9912% 
max_total_param_size = 0
gpu_stall_dramfull = 246215
gpu_stall_icnt2sh    = 140408
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4733
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7938
L2_BW  =       0.0469 GB/Sec
L2_BW_total  =      15.4542 GB/Sec
gpu_total_sim_rate=471797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1683322
	L1I_total_cache_misses = 20437
	L1I_total_cache_miss_rate = 0.0121
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12303
L1D_cache:
	L1D_cache_core[0]: Access = 19028, Miss = 11341, Miss_rate = 0.596, Pending_hits = 1121, Reservation_fails = 4024
	L1D_cache_core[1]: Access = 18853, Miss = 11261, Miss_rate = 0.597, Pending_hits = 1270, Reservation_fails = 6434
	L1D_cache_core[2]: Access = 18838, Miss = 11019, Miss_rate = 0.585, Pending_hits = 1196, Reservation_fails = 3334
	L1D_cache_core[3]: Access = 18774, Miss = 11113, Miss_rate = 0.592, Pending_hits = 1150, Reservation_fails = 3999
	L1D_cache_core[4]: Access = 18823, Miss = 11282, Miss_rate = 0.599, Pending_hits = 1275, Reservation_fails = 5434
	L1D_cache_core[5]: Access = 18790, Miss = 10921, Miss_rate = 0.581, Pending_hits = 1318, Reservation_fails = 5355
	L1D_cache_core[6]: Access = 18902, Miss = 11264, Miss_rate = 0.596, Pending_hits = 1181, Reservation_fails = 4392
	L1D_cache_core[7]: Access = 18695, Miss = 11026, Miss_rate = 0.590, Pending_hits = 1128, Reservation_fails = 4813
	L1D_cache_core[8]: Access = 18631, Miss = 10979, Miss_rate = 0.589, Pending_hits = 1240, Reservation_fails = 3401
	L1D_cache_core[9]: Access = 18534, Miss = 11051, Miss_rate = 0.596, Pending_hits = 1169, Reservation_fails = 4856
	L1D_cache_core[10]: Access = 18613, Miss = 10856, Miss_rate = 0.583, Pending_hits = 1270, Reservation_fails = 4453
	L1D_cache_core[11]: Access = 18646, Miss = 11041, Miss_rate = 0.592, Pending_hits = 1346, Reservation_fails = 5700
	L1D_cache_core[12]: Access = 18966, Miss = 11159, Miss_rate = 0.588, Pending_hits = 1328, Reservation_fails = 5362
	L1D_cache_core[13]: Access = 18726, Miss = 11147, Miss_rate = 0.595, Pending_hits = 1225, Reservation_fails = 6157
	L1D_cache_core[14]: Access = 18582, Miss = 10986, Miss_rate = 0.591, Pending_hits = 1320, Reservation_fails = 4691
	L1D_total_cache_accesses = 281401
	L1D_total_cache_misses = 166446
	L1D_total_cache_miss_rate = 0.5915
	L1D_total_cache_pending_hits = 18537
	L1D_total_cache_reservation_fails = 72405
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 102501
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102411
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1662885
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20437
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12303
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209376
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1683322

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67869
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4508
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12303
ctas_completed 4366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
17322, 11424, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 106512768
gpgpu_n_tot_w_icount = 3328524
gpgpu_n_stall_shd_mem = 176621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162294
gpgpu_n_mem_write_global = 72025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3350016
gpgpu_n_store_insn = 1152400
gpgpu_n_shmem_insn = 37638896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6237
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:662713	W0_Idle:2951005	W0_Scoreboard:3329248	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:172821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1677330	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1298352 {8:162294,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5185800 {72:72025,}
traffic_breakdown_coretomem[INST_ACC_R] = 50336 {8:6292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25967040 {40:649176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152400 {8:144050,}
traffic_breakdown_memtocore[INST_ACC_R] = 1006720 {40:25168,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 274 
max_icnt2sh_latency = 274 
averagemflatency = 252 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:118432 	11335 	15399 	22241 	11885 	2567 	926 	400 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	22784 	460456 	280537 	29479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5836 	350 	102 	213033 	9449 	8339 	2477 	1040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70537 	98682 	107913 	144063 	275847 	96195 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	15 	434 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     12999     15095     20271     15663     17389     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     13000     15656     20009     17786     17876     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     20727     15655     17563     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 11.280254 20.255320 11.238994 18.704762  9.758294 16.400000  8.854701 16.496454  8.243902 17.303703 12.653226 29.766666 20.859375 70.272728 36.527779 154.600006 
dram[1]: 20.695652 21.393259 23.452381 19.639999 15.971429 17.433071 14.981250 16.265734 13.760000 15.070968 24.623377 30.793104 38.549999 70.272728 96.937500 154.600006 
dram[2]: 20.760870 11.074534 19.559999 10.532164 15.928058  9.442396 16.027586  8.969828 17.832062  8.588983 29.612904 12.756303 64.500000 21.435484 154.800003 36.416668 
dram[3]: 21.222221 19.110001 20.375000 22.988373 18.297522 15.417809 16.840580 16.465754 17.563910 14.636364 28.687500 25.929577 70.363640 38.525002 154.800003 96.812500 
dram[4]: 11.490322 20.813187 11.250000 19.445545  9.794258 16.000000  9.781990 16.978102  8.591490 18.991869 12.669421 30.793104 21.516129 64.500000 32.875000 154.600006 
dram[5]: 19.404041 23.135803 24.687500 21.118280 15.809859 18.081301 15.202532 16.978102 13.867816 15.891156 28.076923 29.766666 36.738094 96.750000 96.875000 154.600006 
average row locality = 183211/10121 = 18.102064
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       467       592       539       680       608       764       628       812       641       832       483       612       405       532       404       532 
dram[1]:       590       592       688       680       770       764       825       812       848       832       648       612       538       532       539       532 
dram[2]:       588       477       680       539       764       609       808       633       832       642       632       462       536       405       536       400 
dram[3]:       588       599       680       687       764       775       808       830       832       848       632       628       536       539       536       535 
dram[4]:       472       596       538       680       606       768       626       812       641       832       474       612       408       536       405       532 
dram[5]:       597       596       687       680       773       768       828       812       848       832       628       612       539       536       534       532 
total dram writes = 61033
bank skew: 848/400 = 2.12
chip skew: 10817/9531 = 1.13
average mf latency per bank:
dram[0]:       9169      3602      7318      3332      6181      3385      5478      2144      5184      1528      5084      1528      5141      1453      5326      1529
dram[1]:       4352      3468      3798      3307      4407      3232      3448      2137      2368      1496      2477      1534      2501      1553      2371      1541
dram[2]:       3635      8825      3259      7571      3501      6040      2266      5387      1570      5146      1517      5390      1491      5314      1534      5742
dram[3]:       3553      3904      3301      3643      3239      4186      2179      3154      1482      2277      1497      2379      1551      2220      1492      2087
dram[4]:       8194      3532      7227      3405      6223      3378      5434      2240      5049      1544      4888      1555      4902      1503      5163      1526
dram[5]:       4005      3434      3672      3385      3933      3220      2885      2158      2005      1479      2058      1515      2034      1549      2177      1538
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       608       828       635       736       611       645       387       807       499
dram[1]:        748       465       747       507       746       583       802       584       808       650       899       468       858       445       788       440
dram[2]:        482       759       477       762       633       788       635       775       589       800       657       717       445       695       494       672
dram[3]:        462       646       509       632       636       693       635       818       570       811       491       850       475       635       466       508
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       681       626       425       646       444
dram[5]:        661       426       607       507       744       623       825       632       836       684       866       591       823       494       718       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1565818 n_nop=1527950 n_act=1944 n_pre=1928 n_ref_event=94877550480976 n_req=29558 n_rd=24494 n_rd_L2_A=0 n_write=0 n_wr_bk=9531 bw_util=0.04346
n_activity=186623 dram_eff=0.3646
bk0: 1508a 1553786i bk1: 1608a 1553485i bk2: 1478a 1554060i bk3: 1624a 1553511i bk4: 1704a 1551203i bk5: 1832a 1550911i bk6: 1702a 1551204i bk7: 1920a 1550889i bk8: 1652a 1550102i bk9: 1920a 1550520i bk10: 1296a 1554834i bk11: 1480a 1554418i bk12: 1112a 1557151i bk13: 1280a 1556699i bk14: 1098a 1557984i bk15: 1280a 1557443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934603
Row_Buffer_Locality_read = 0.966318
Row_Buffer_Locality_write = 0.781201
Bank_Level_Parallism = 1.553716
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.064754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043460 
total_CMD = 1565818 
util_bw = 68050 
Wasted_Col = 61816 
Wasted_Row = 18243 
Idle = 1417709 

BW Util Bottlenecks: 
RCDc_limit = 9166 
RCDWRc_limit = 6536 
WTRc_limit = 7944 
RTWc_limit = 40012 
CCDLc_limit = 31815 
rwq = 0 
CCDLc_limit_alone = 19639 
WTRc_limit_alone = 6500 
RTWc_limit_alone = 29280 

Commands details: 
total_CMD = 1565818 
n_nop = 1527950 
Read = 24494 
Write = 0 
L2_Alloc = 0 
L2_WB = 9531 
n_act = 1944 
n_pre = 1928 
n_ref = 94877550480976 
n_req = 29558 
total_req = 34025 

Dual Bus Interface Util: 
issued_total_row = 3872 
issued_total_col = 34025 
Row_Bus_Util =  0.002473 
CoL_Bus_Util = 0.021730 
Either_Row_CoL_Bus_Util = 0.024184 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000766 
queue_avg = 0.275733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1565818 n_nop=1525958 n_act=1502 n_pre=1486 n_ref_event=94877551327344 n_req=31526 n_rd=26086 n_rd_L2_A=0 n_write=0 n_wr_bk=10802 bw_util=0.04712
n_activity=186501 dram_eff=0.3956
bk0: 1608a 1553481i bk1: 1608a 1553768i bk2: 1622a 1553775i bk3: 1624a 1553817i bk4: 1848a 1549889i bk5: 1832a 1551236i bk6: 1976a 1550262i bk7: 1920a 1550554i bk8: 1974a 1548876i bk9: 1920a 1549577i bk10: 1562a 1552926i bk11: 1480a 1553805i bk12: 1272a 1555231i bk13: 1280a 1556033i bk14: 1280a 1556620i bk15: 1280a 1556918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952801
Row_Buffer_Locality_read = 0.974622
Row_Buffer_Locality_write = 0.848162
Bank_Level_Parallism = 1.626352
Bank_Level_Parallism_Col = 1.627594
Bank_Level_Parallism_Ready = 1.076825
write_to_read_ratio_blp_rw_average = 0.554874
GrpLevelPara = 1.273043 

BW Util details:
bwutil = 0.047117 
total_CMD = 1565818 
util_bw = 73776 
Wasted_Col = 62368 
Wasted_Row = 14298 
Idle = 1415376 

BW Util Bottlenecks: 
RCDc_limit = 7119 
RCDWRc_limit = 4672 
WTRc_limit = 8960 
RTWc_limit = 44675 
CCDLc_limit = 33307 
rwq = 0 
CCDLc_limit_alone = 20105 
WTRc_limit_alone = 7269 
RTWc_limit_alone = 33164 

Commands details: 
total_CMD = 1565818 
n_nop = 1525958 
Read = 26086 
Write = 0 
L2_Alloc = 0 
L2_WB = 10802 
n_act = 1502 
n_pre = 1486 
n_ref = 94877551327344 
n_req = 31526 
total_req = 36888 

Dual Bus Interface Util: 
issued_total_row = 2988 
issued_total_col = 36888 
Row_Bus_Util =  0.001908 
CoL_Bus_Util = 0.023558 
Either_Row_CoL_Bus_Util = 0.025456 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000401 
queue_avg = 0.297337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1565818 n_nop=1527932 n_act=1951 n_pre=1935 n_ref_event=0 n_req=29571 n_rd=24498 n_rd_L2_A=0 n_write=0 n_wr_bk=9543 bw_util=0.04348
n_activity=186732 dram_eff=0.3646
bk0: 1616a 1554273i bk1: 1512a 1553942i bk2: 1616a 1553655i bk3: 1492a 1553961i bk4: 1832a 1550502i bk5: 1694a 1550996i bk6: 1920a 1550747i bk7: 1708a 1550530i bk8: 1920a 1550535i bk9: 1650a 1549785i bk10: 1520a 1553912i bk11: 1256a 1554913i bk12: 1280a 1556639i bk13: 1106a 1557544i bk14: 1280a 1557747i bk15: 1096a 1558463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934497
Row_Buffer_Locality_read = 0.965752
Row_Buffer_Locality_write = 0.783560
Bank_Level_Parallism = 1.554432
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.072855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043480 
total_CMD = 1565818 
util_bw = 68082 
Wasted_Col = 61231 
Wasted_Row = 18863 
Idle = 1417642 

BW Util Bottlenecks: 
RCDc_limit = 9245 
RCDWRc_limit = 6382 
WTRc_limit = 7549 
RTWc_limit = 39858 
CCDLc_limit = 31358 
rwq = 0 
CCDLc_limit_alone = 19437 
WTRc_limit_alone = 6158 
RTWc_limit_alone = 29328 

Commands details: 
total_CMD = 1565818 
n_nop = 1527932 
Read = 24498 
Write = 0 
L2_Alloc = 0 
L2_WB = 9543 
n_act = 1951 
n_pre = 1935 
n_ref = 0 
n_req = 29571 
total_req = 34041 

Dual Bus Interface Util: 
issued_total_row = 3886 
issued_total_col = 34041 
Row_Bus_Util =  0.002482 
CoL_Bus_Util = 0.021740 
Either_Row_CoL_Bus_Util = 0.024196 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001082 
queue_avg = 0.275317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275317
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1565818 n_nop=1525999 n_act=1459 n_pre=1443 n_ref_event=0 n_req=31561 n_rd=26112 n_rd_L2_A=0 n_write=0 n_wr_bk=10817 bw_util=0.04717
n_activity=186659 dram_eff=0.3957
bk0: 1616a 1554002i bk1: 1610a 1553556i bk2: 1616a 1553919i bk3: 1630a 1553511i bk4: 1832a 1550903i bk5: 1860a 1550282i bk6: 1920a 1550450i bk7: 1980a 1550209i bk8: 1920a 1549803i bk9: 1980a 1548887i bk10: 1520a 1554332i bk11: 1518a 1553424i bk12: 1280a 1556116i bk13: 1270a 1555594i bk14: 1280a 1557100i bk15: 1280a 1556466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954247
Row_Buffer_Locality_read = 0.975528
Row_Buffer_Locality_write = 0.852266
Bank_Level_Parallism = 1.617008
Bank_Level_Parallism_Col = 1.617752
Bank_Level_Parallism_Ready = 1.075738
write_to_read_ratio_blp_rw_average = 0.561497
GrpLevelPara = 1.271364 

BW Util details:
bwutil = 0.047169 
total_CMD = 1565818 
util_bw = 73858 
Wasted_Col = 62213 
Wasted_Row = 14284 
Idle = 1415463 

BW Util Bottlenecks: 
RCDc_limit = 6966 
RCDWRc_limit = 4557 
WTRc_limit = 8602 
RTWc_limit = 44853 
CCDLc_limit = 32822 
rwq = 0 
CCDLc_limit_alone = 19888 
WTRc_limit_alone = 7093 
RTWc_limit_alone = 33428 

Commands details: 
total_CMD = 1565818 
n_nop = 1525999 
Read = 26112 
Write = 0 
L2_Alloc = 0 
L2_WB = 10817 
n_act = 1459 
n_pre = 1443 
n_ref = 0 
n_req = 31561 
total_req = 36929 

Dual Bus Interface Util: 
issued_total_row = 2902 
issued_total_col = 36929 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.023584 
Either_Row_CoL_Bus_Util = 0.025430 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000301 
queue_avg = 0.293912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1565818 n_nop=1528091 n_act=1891 n_pre=1875 n_ref_event=227392 n_req=29517 n_rd=24448 n_rd_L2_A=0 n_write=0 n_wr_bk=9538 bw_util=0.04341
n_activity=184592 dram_eff=0.3682
bk0: 1512a 1553558i bk1: 1596a 1554185i bk2: 1492a 1553904i bk3: 1624a 1553080i bk4: 1692a 1551505i bk5: 1840a 1550317i bk6: 1694a 1551954i bk7: 1920a 1550730i bk8: 1644a 1550233i bk9: 1920a 1550465i bk10: 1268a 1554735i bk11: 1480a 1554527i bk12: 1108a 1556693i bk13: 1280a 1556054i bk14: 1098a 1558250i bk15: 1280a 1557806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936443
Row_Buffer_Locality_read = 0.967318
Row_Buffer_Locality_write = 0.787532
Bank_Level_Parallism = 1.574411
Bank_Level_Parallism_Col = 1.568661
Bank_Level_Parallism_Ready = 1.069878
write_to_read_ratio_blp_rw_average = 0.537243
GrpLevelPara = 1.234216 

BW Util details:
bwutil = 0.043410 
total_CMD = 1565818 
util_bw = 67972 
Wasted_Col = 60736 
Wasted_Row = 17736 
Idle = 1419374 

BW Util Bottlenecks: 
RCDc_limit = 8862 
RCDWRc_limit = 6314 
WTRc_limit = 8168 
RTWc_limit = 40123 
CCDLc_limit = 30841 
rwq = 0 
CCDLc_limit_alone = 19001 
WTRc_limit_alone = 6721 
RTWc_limit_alone = 29730 

Commands details: 
total_CMD = 1565818 
n_nop = 1528091 
Read = 24448 
Write = 0 
L2_Alloc = 0 
L2_WB = 9538 
n_act = 1891 
n_pre = 1875 
n_ref = 227392 
n_req = 29517 
total_req = 33986 

Dual Bus Interface Util: 
issued_total_row = 3766 
issued_total_col = 33986 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.021705 
Either_Row_CoL_Bus_Util = 0.024094 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000663 
queue_avg = 0.275448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275448
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1565818 n_nop=1526101 n_act=1458 n_pre=1442 n_ref_event=0 n_req=31478 n_rd=26038 n_rd_L2_A=0 n_write=0 n_wr_bk=10802 bw_util=0.04706
n_activity=187603 dram_eff=0.3927
bk0: 1620a 1553490i bk1: 1576a 1553651i bk2: 1628a 1554180i bk3: 1624a 1554009i bk4: 1854a 1550257i bk5: 1840a 1551052i bk6: 1980a 1550696i bk7: 1920a 1550472i bk8: 1978a 1549144i bk9: 1920a 1550059i bk10: 1504a 1553702i bk11: 1480a 1553822i bk12: 1272a 1555385i bk13: 1280a 1556028i bk14: 1282a 1556692i bk15: 1280a 1557062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954158
Row_Buffer_Locality_read = 0.975689
Row_Buffer_Locality_write = 0.851103
Bank_Level_Parallism = 1.605429
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.072749
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047055 
total_CMD = 1565818 
util_bw = 73680 
Wasted_Col = 62808 
Wasted_Row = 14267 
Idle = 1415063 

BW Util Bottlenecks: 
RCDc_limit = 6825 
RCDWRc_limit = 4632 
WTRc_limit = 8292 
RTWc_limit = 45780 
CCDLc_limit = 33572 
rwq = 0 
CCDLc_limit_alone = 20159 
WTRc_limit_alone = 6761 
RTWc_limit_alone = 33898 

Commands details: 
total_CMD = 1565818 
n_nop = 1526101 
Read = 26038 
Write = 0 
L2_Alloc = 0 
L2_WB = 10802 
n_act = 1458 
n_pre = 1442 
n_ref = 0 
n_req = 31478 
total_req = 36840 

Dual Bus Interface Util: 
issued_total_row = 2900 
issued_total_col = 36840 
Row_Bus_Util =  0.001852 
CoL_Bus_Util = 0.023528 
Either_Row_CoL_Bus_Util = 0.025365 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000579 
queue_avg = 0.294636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84488, Miss = 12410, Miss_rate = 0.147, Pending_hits = 5379, Reservation_fails = 12161
L2_cache_bank[1]: Access = 60908, Miss = 12944, Miss_rate = 0.213, Pending_hits = 4408, Reservation_fails = 9063
L2_cache_bank[2]: Access = 67610, Miss = 13296, Miss_rate = 0.197, Pending_hits = 5048, Reservation_fails = 9027
L2_cache_bank[3]: Access = 60548, Miss = 12944, Miss_rate = 0.214, Pending_hits = 4841, Reservation_fails = 11387
L2_cache_bank[4]: Access = 60708, Miss = 12984, Miss_rate = 0.214, Pending_hits = 4365, Reservation_fails = 7890
L2_cache_bank[5]: Access = 84148, Miss = 12370, Miss_rate = 0.147, Pending_hits = 5522, Reservation_fails = 15552
L2_cache_bank[6]: Access = 60376, Miss = 12984, Miss_rate = 0.215, Pending_hits = 4570, Reservation_fails = 7985
L2_cache_bank[7]: Access = 67826, Miss = 13278, Miss_rate = 0.196, Pending_hits = 5089, Reservation_fails = 10964
L2_cache_bank[8]: Access = 83706, Miss = 12382, Miss_rate = 0.148, Pending_hits = 5413, Reservation_fails = 11711
L2_cache_bank[9]: Access = 60588, Miss = 12940, Miss_rate = 0.214, Pending_hits = 4405, Reservation_fails = 9857
L2_cache_bank[10]: Access = 67598, Miss = 13272, Miss_rate = 0.196, Pending_hits = 5002, Reservation_fails = 8675
L2_cache_bank[11]: Access = 59920, Miss = 12920, Miss_rate = 0.216, Pending_hits = 4617, Reservation_fails = 8161
L2_total_cache_accesses = 818424
L2_total_cache_misses = 154724
L2_total_cache_miss_rate = 0.1891
L2_total_cache_pending_hits = 58659
L2_total_cache_reservation_fails = 122433
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 444595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112804
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 141002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1524
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19416
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3900
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 463
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 105675
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1389
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 649176
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144050
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 218
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16540
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 105675
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=818424
icnt_total_pkts_simt_to_mem=312651
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1059001
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1130875
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000235532
	minimum = 0 (at node 1)
	maximum = 0.00147812 (at node 0)
Accepted packet rate average = 0.000235532
	minimum = 0 (at node 1)
	maximum = 0.00488123 (at node 0)
Injected flit rate average = 0.000254629
	minimum = 0 (at node 1)
	maximum = 0.00199374 (at node 0)
Accepted flit rate average= 0.000254629
	minimum = 0 (at node 1)
	maximum = 0.00488123 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5612 (16 samples)
	minimum = 5 (16 samples)
	maximum = 216.312 (16 samples)
Network latency average = 19.4579 (16 samples)
	minimum = 5 (16 samples)
	maximum = 213.688 (16 samples)
Flit latency average = 18.6902 (16 samples)
	minimum = 5 (16 samples)
	maximum = 213 (16 samples)
Fragmentation average = 0.00106511 (16 samples)
	minimum = 0 (16 samples)
	maximum = 49.25 (16 samples)
Injected packet rate average = 0.0752782 (16 samples)
	minimum = 0.0292501 (16 samples)
	maximum = 0.188762 (16 samples)
Accepted packet rate average = 0.0752782 (16 samples)
	minimum = 0.0309293 (16 samples)
	maximum = 0.111148 (16 samples)
Injected flit rate average = 0.0803953 (16 samples)
	minimum = 0.038232 (16 samples)
	maximum = 0.188954 (16 samples)
Accepted flit rate average = 0.0803953 (16 samples)
	minimum = 0.0420156 (16 samples)
	maximum = 0.111148 (16 samples)
Injected packet size average = 1.06798 (16 samples)
Accepted packet size average = 1.06798 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 39 sec (219 sec)
gpgpu_simulation_rate = 471797 (inst/sec)
gpgpu_simulation_rate = 2321 (cycle/sec)
gpgpu_silicon_slowdown = 129254x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (26,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 34525
gpu_sim_insn = 511680
gpu_ipc =      14.8206
gpu_tot_sim_cycle = 542921
gpu_tot_sim_insn = 103835280
gpu_tot_ipc =     191.2530
gpu_tot_issued_cta = 4392
gpu_occupancy = 3.6112% 
gpu_tot_occupancy = 35.7527% 
max_total_param_size = 0
gpu_stall_dramfull = 246215
gpu_stall_icnt2sh    = 140408
partiton_level_parallism =       0.0883
partiton_level_parallism_total  =       0.4488
partiton_level_parallism_util =       1.1476
partiton_level_parallism_util_total  =       1.7812
L2_BW  =       2.9408 GB/Sec
L2_BW_total  =      14.6585 GB/Sec
gpu_total_sim_rate=461490

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1699182
	L1I_total_cache_misses = 22406
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12303
L1D_cache:
	L1D_cache_core[0]: Access = 19107, Miss = 11389, Miss_rate = 0.596, Pending_hits = 1121, Reservation_fails = 4024
	L1D_cache_core[1]: Access = 19011, Miss = 11349, Miss_rate = 0.597, Pending_hits = 1286, Reservation_fails = 6434
	L1D_cache_core[2]: Access = 18996, Miss = 11107, Miss_rate = 0.585, Pending_hits = 1212, Reservation_fails = 3334
	L1D_cache_core[3]: Access = 18932, Miss = 11193, Miss_rate = 0.591, Pending_hits = 1166, Reservation_fails = 3999
	L1D_cache_core[4]: Access = 18981, Miss = 11362, Miss_rate = 0.599, Pending_hits = 1291, Reservation_fails = 5434
	L1D_cache_core[5]: Access = 18948, Miss = 11001, Miss_rate = 0.581, Pending_hits = 1334, Reservation_fails = 5355
	L1D_cache_core[6]: Access = 19060, Miss = 11344, Miss_rate = 0.595, Pending_hits = 1197, Reservation_fails = 4392
	L1D_cache_core[7]: Access = 18853, Miss = 11106, Miss_rate = 0.589, Pending_hits = 1144, Reservation_fails = 4813
	L1D_cache_core[8]: Access = 18789, Miss = 11059, Miss_rate = 0.589, Pending_hits = 1256, Reservation_fails = 3401
	L1D_cache_core[9]: Access = 18692, Miss = 11131, Miss_rate = 0.595, Pending_hits = 1185, Reservation_fails = 4856
	L1D_cache_core[10]: Access = 18771, Miss = 10936, Miss_rate = 0.583, Pending_hits = 1286, Reservation_fails = 4453
	L1D_cache_core[11]: Access = 18804, Miss = 11121, Miss_rate = 0.591, Pending_hits = 1362, Reservation_fails = 5700
	L1D_cache_core[12]: Access = 19045, Miss = 11207, Miss_rate = 0.588, Pending_hits = 1328, Reservation_fails = 5362
	L1D_cache_core[13]: Access = 18805, Miss = 11195, Miss_rate = 0.595, Pending_hits = 1225, Reservation_fails = 6157
	L1D_cache_core[14]: Access = 18661, Miss = 11034, Miss_rate = 0.591, Pending_hits = 1320, Reservation_fails = 4691
	L1D_total_cache_accesses = 283455
	L1D_total_cache_misses = 167534
	L1D_total_cache_miss_rate = 0.5910
	L1D_total_cache_pending_hits = 18713
	L1D_total_cache_reservation_fails = 72405
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 102735
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102645
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1676776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22406
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12303
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72831
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1699182

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67869
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4508
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12303
ctas_completed 4392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18528, 11424, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 107516160
gpgpu_n_tot_w_icount = 3359880
gpgpu_n_stall_shd_mem = 182445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 163366
gpgpu_n_mem_write_global = 72831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3369984
gpgpu_n_store_insn = 1165296
gpgpu_n_shmem_insn = 37804464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3270528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6237
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:669502	W0_Idle:3554747	W0_Scoreboard:3722301	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3140577
single_issue_nums: WS0:1695420	WS1:1664460	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1306928 {8:163366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5243832 {72:72831,}
traffic_breakdown_coretomem[INST_ACC_R] = 59688 {8:7461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26138560 {40:653464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1165296 {8:145662,}
traffic_breakdown_memtocore[INST_ACC_R] = 1193760 {40:29844,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 274 
max_icnt2sh_latency = 274 
averagemflatency = 252 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 65 
mrq_lat_table:120297 	11377 	15592 	22486 	11917 	2567 	926 	400 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	23780 	465333 	280564 	29479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6947 	394 	116 	214740 	9620 	8339 	2477 	1040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75799 	99303 	107930 	144063 	275847 	96195 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	17 	469 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15095     20271     15663     23076     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     20009     17786     23089     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 11.310126 20.378948 11.238994 18.704762  9.758294 16.400000  9.025641 17.120567  8.243902 17.303703 12.632000 29.639345 20.921875 70.636360 36.527779 154.600006 
dram[1]: 18.778847 21.511110 23.406977 19.639999 15.167786 17.433071 14.631579 16.881119 12.356436 15.070968 20.893618 30.644068 32.604168 70.636360 79.500000 154.600006 
dram[2]: 21.021740 11.055555 19.559999 10.532164 15.928058  9.442396 16.579309  9.137339 17.832062  8.588983 29.460318 12.750000 64.750000 21.467741 154.800003 36.416668 
dram[3]: 21.488890 17.380531 20.375000 22.954546 18.297522 14.895425 17.294964 16.031847 17.563910 12.974093 28.553846 22.197674 70.636360 32.666668 154.800003 79.400002 
dram[4]: 11.541936 20.847826 11.250000 19.445545  9.794258 16.000000  9.924528 17.620438  8.591490 18.991869 12.647541 30.644068 21.548388 64.750000 32.875000 154.600006 
dram[5]: 17.765766 23.146341 24.597561 21.118280 14.836601 18.081301 14.857988 17.620438 12.371287 15.891156 24.506493 29.639345 31.320000 97.125000 79.500000 154.600006 
average row locality = 185588/10405 = 17.836424
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       467       592       539       680       608       764       628       812       641       832       503       656       413       548       404       532 
dram[1]:       612       592       707       680       789       764       843       812       868       832       687       656       558       548       551       532 
dram[2]:       588       477       680       539       764       609       808       633       832       642       672       486       548       409       536       400 
dram[3]:       588       621       680       706       764       794       808       847       832       869       672       669       548       558       536       547 
dram[4]:       472       596       538       680       606       768       626       812       641       832       494       656       412       548       405       532 
dram[5]:       621       596       705       680       794       768       845       812       870       832       666       656       558       548       548       532 
total dram writes = 61961
bank skew: 870/400 = 2.17
chip skew: 11039/9618 = 1.15
average mf latency per bank:
dram[0]:       9169      3602      7318      3332      6181      3385      5516      2208      5184      1528      4882      1426      5042      1411      5326      1529
dram[1]:       4218      3468      3718      3307      4318      3232      3483      2201      2344      1496      2365      1431      2436      1508      2348      1541
dram[2]:       3635      8825      3259      7571      3501      6040      2325      5431      1570      5146      1426      5124      1458      5262      1534      5742
dram[3]:       3553      3788      3301      3567      3239      4103      2239      3203      1482      2253      1408      2263      1517      2170      1492      2070
dram[4]:       8194      3532      7227      3405      6223      3378      5472      2304      5049      1544      4691      1451      4854      1470      5163      1526
dram[5]:       3872      3434      3600      3385      3846      3220      2948      2222      1984      1479      1968      1413      1989      1515      2150      1538
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       608       828       635       736       611       645       387       807       499
dram[1]:        748       465       747       507       746       583       802       584       808       650       899       468       858       445       788       440
dram[2]:        482       759       477       762       633       788       635       775       589       800       657       717       445       695       494       672
dram[3]:        462       646       509       632       636       693       635       818       570       811       491       850       475       635       466       508
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       681       626       425       646       444
dram[5]:        661       426       607       507       744       623       825       632       836       684       866       591       823       494       718       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672152 n_nop=1634012 n_act=1948 n_pre=1932 n_ref_event=94877550480976 n_req=29778 n_rd=24670 n_rd_L2_A=0 n_write=0 n_wr_bk=9619 bw_util=0.04101
n_activity=188186 dram_eff=0.3644
bk0: 1524a 1660079i bk1: 1640a 1659757i bk2: 1478a 1660391i bk3: 1624a 1659844i bk4: 1704a 1657536i bk5: 1832a 1657244i bk6: 1742a 1657494i bk7: 2008a 1657124i bk8: 1652a 1656438i bk9: 1920a 1656856i bk10: 1296a 1660946i bk11: 1480a 1660268i bk12: 1112a 1663414i bk13: 1280a 1662873i bk14: 1098a 1664318i bk15: 1280a 1663778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934952
Row_Buffer_Locality_read = 0.966478
Row_Buffer_Locality_write = 0.782694
Bank_Level_Parallism = 1.551819
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.064257
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041012 
total_CMD = 1672152 
util_bw = 68578 
Wasted_Col = 62412 
Wasted_Row = 18262 
Idle = 1522900 

BW Util Bottlenecks: 
RCDc_limit = 9190 
RCDWRc_limit = 6546 
WTRc_limit = 7952 
RTWc_limit = 40525 
CCDLc_limit = 32101 
rwq = 0 
CCDLc_limit_alone = 19791 
WTRc_limit_alone = 6508 
RTWc_limit_alone = 29659 

Commands details: 
total_CMD = 1672152 
n_nop = 1634012 
Read = 24670 
Write = 0 
L2_Alloc = 0 
L2_WB = 9619 
n_act = 1948 
n_pre = 1932 
n_ref = 94877550480976 
n_req = 29778 
total_req = 34289 

Dual Bus Interface Util: 
issued_total_row = 3880 
issued_total_col = 34289 
Row_Bus_Util =  0.002320 
CoL_Bus_Util = 0.020506 
Either_Row_CoL_Bus_Util = 0.022809 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000760 
queue_avg = 0.258419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258419
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 542967 -   mf: uid=2964993, sid4294967295:w4294967295, part=1, addr=0xc00c7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (542867), 
Ready @ 542993 -   mf: uid=2964995, sid4294967295:w4294967295, part=1, addr=0xc00df900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (542893), 
Ready @ 542996 -   mf: uid=2964996, sid4294967295:w4294967295, part=1, addr=0xc007f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (542896), 
Ready @ 543006 -   mf: uid=2964998, sid4294967295:w4294967295, part=1, addr=0xc00f7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (542906), 
Ready @ 543009 -   mf: uid=2964999, sid4294967295:w4294967295, part=1, addr=0xc0037900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (542909), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672152 n_nop=1631431 n_act=1594 n_pre=1578 n_ref_event=94877551327344 n_req=32115 n_rd=26534 n_rd_L2_A=0 n_write=0 n_wr_bk=11031 bw_util=0.04493
n_activity=191996 dram_eff=0.3913
bk0: 1644a 1659405i bk1: 1640a 1660030i bk2: 1654a 1659856i bk3: 1624a 1660161i bk4: 1860a 1655932i bk5: 1832a 1657579i bk6: 2068a 1656016i bk7: 2008a 1656747i bk8: 2042a 1654378i bk9: 1920a 1655891i bk10: 1606a 1658473i bk11: 1480a 1659694i bk12: 1284a 1661211i bk13: 1280a 1662181i bk14: 1312a 1662614i bk15: 1280a 1663246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950802
Row_Buffer_Locality_read = 0.974146
Row_Buffer_Locality_write = 0.839814
Bank_Level_Parallism = 1.618599
Bank_Level_Parallism_Col = 1.618737
Bank_Level_Parallism_Ready = 1.075836
write_to_read_ratio_blp_rw_average = 0.555985
GrpLevelPara = 1.266989 

BW Util details:
bwutil = 0.044930 
total_CMD = 1672152 
util_bw = 75130 
Wasted_Col = 64254 
Wasted_Row = 15110 
Idle = 1517658 

BW Util Bottlenecks: 
RCDc_limit = 7409 
RCDWRc_limit = 5107 
WTRc_limit = 9159 
RTWc_limit = 45645 
CCDLc_limit = 33962 
rwq = 0 
CCDLc_limit_alone = 20501 
WTRc_limit_alone = 7433 
RTWc_limit_alone = 33910 

Commands details: 
total_CMD = 1672152 
n_nop = 1631431 
Read = 26534 
Write = 0 
L2_Alloc = 0 
L2_WB = 11031 
n_act = 1594 
n_pre = 1578 
n_ref = 94877551327344 
n_req = 32115 
total_req = 37565 

Dual Bus Interface Util: 
issued_total_row = 3172 
issued_total_col = 37565 
Row_Bus_Util =  0.001897 
CoL_Bus_Util = 0.022465 
Either_Row_CoL_Bus_Util = 0.024352 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000393 
queue_avg = 0.280618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280618
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672152 n_nop=1634018 n_act=1955 n_pre=1939 n_ref_event=0 n_req=29771 n_rd=24658 n_rd_L2_A=0 n_write=0 n_wr_bk=9623 bw_util=0.041
n_activity=188127 dram_eff=0.3644
bk0: 1640a 1660584i bk1: 1520a 1660242i bk2: 1616a 1659987i bk3: 1492a 1660294i bk4: 1832a 1656836i bk5: 1694a 1657330i bk6: 2000a 1656939i bk7: 1756a 1656744i bk8: 1920a 1656870i bk9: 1650a 1656121i bk10: 1520a 1659864i bk11: 1256a 1660995i bk12: 1280a 1662837i bk13: 1106a 1663850i bk14: 1280a 1664079i bk15: 1096a 1664796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934802
Row_Buffer_Locality_read = 0.965893
Row_Buffer_Locality_write = 0.784862
Bank_Level_Parallism = 1.552712
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.072375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041002 
total_CMD = 1672152 
util_bw = 68562 
Wasted_Col = 61789 
Wasted_Row = 18886 
Idle = 1522915 

BW Util Bottlenecks: 
RCDc_limit = 9269 
RCDWRc_limit = 6395 
WTRc_limit = 7613 
RTWc_limit = 40277 
CCDLc_limit = 31624 
rwq = 0 
CCDLc_limit_alone = 19577 
WTRc_limit_alone = 6206 
RTWc_limit_alone = 29637 

Commands details: 
total_CMD = 1672152 
n_nop = 1634018 
Read = 24658 
Write = 0 
L2_Alloc = 0 
L2_WB = 9623 
n_act = 1955 
n_pre = 1939 
n_ref = 0 
n_req = 29771 
total_req = 34281 

Dual Bus Interface Util: 
issued_total_row = 3894 
issued_total_col = 34281 
Row_Bus_Util =  0.002329 
CoL_Bus_Util = 0.020501 
Either_Row_CoL_Bus_Util = 0.022805 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001075 
queue_avg = 0.258142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 542988 -   mf: uid=2964994, sid4294967295:w4294967295, part=3, addr=0xc00ff900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (542888), 
Ready @ 543000 -   mf: uid=2964997, sid4294967295:w4294967295, part=3, addr=0xc009f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (542900), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672152 n_nop=1631480 n_act=1549 n_pre=1533 n_ref_event=0 n_req=32151 n_rd=26564 n_rd_L2_A=0 n_write=0 n_wr_bk=11039 bw_util=0.04498
n_activity=192178 dram_eff=0.3913
bk0: 1640a 1660304i bk1: 1650a 1659435i bk2: 1616a 1660237i bk3: 1662a 1659559i bk4: 1832a 1657244i bk5: 1876a 1656358i bk6: 2000a 1656646i bk7: 2080a 1655984i bk8: 1920a 1656153i bk9: 2048a 1654323i bk10: 1520a 1660210i bk11: 1562a 1658998i bk12: 1280a 1662289i bk13: 1286a 1661571i bk14: 1280a 1663413i bk15: 1312a 1662456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952288
Row_Buffer_Locality_read = 0.974891
Row_Buffer_Locality_write = 0.844818
Bank_Level_Parallism = 1.609199
Bank_Level_Parallism_Col = 1.609819
Bank_Level_Parallism_Ready = 1.075098
write_to_read_ratio_blp_rw_average = 0.562211
GrpLevelPara = 1.265307 

BW Util details:
bwutil = 0.044976 
total_CMD = 1672152 
util_bw = 75206 
Wasted_Col = 64094 
Wasted_Row = 15143 
Idle = 1517709 

BW Util Bottlenecks: 
RCDc_limit = 7294 
RCDWRc_limit = 4955 
WTRc_limit = 8822 
RTWc_limit = 45825 
CCDLc_limit = 33512 
rwq = 0 
CCDLc_limit_alone = 20302 
WTRc_limit_alone = 7278 
RTWc_limit_alone = 34159 

Commands details: 
total_CMD = 1672152 
n_nop = 1631480 
Read = 26564 
Write = 0 
L2_Alloc = 0 
L2_WB = 11039 
n_act = 1549 
n_pre = 1533 
n_ref = 0 
n_req = 32151 
total_req = 37603 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 37603 
Row_Bus_Util =  0.001843 
CoL_Bus_Util = 0.022488 
Either_Row_CoL_Bus_Util = 0.024323 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000320 
queue_avg = 0.277726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277726
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672152 n_nop=1634177 n_act=1895 n_pre=1879 n_ref_event=227392 n_req=29717 n_rd=24608 n_rd_L2_A=0 n_write=0 n_wr_bk=9618 bw_util=0.04094
n_activity=186031 dram_eff=0.368
bk0: 1520a 1659885i bk1: 1620a 1660469i bk2: 1492a 1660237i bk3: 1624a 1659415i bk4: 1692a 1657840i bk5: 1840a 1656652i bk6: 1734a 1658216i bk7: 2008a 1656894i bk8: 1644a 1656567i bk9: 1920a 1656800i bk10: 1268a 1660827i bk11: 1480a 1660447i bk12: 1108a 1662979i bk13: 1280a 1662272i bk14: 1098a 1664583i bk15: 1280a 1664141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936737
Row_Buffer_Locality_read = 0.967450
Row_Buffer_Locality_write = 0.788804
Bank_Level_Parallism = 1.572512
Bank_Level_Parallism_Col = 1.566389
Bank_Level_Parallism_Ready = 1.069389
write_to_read_ratio_blp_rw_average = 0.538526
GrpLevelPara = 1.232346 

BW Util details:
bwutil = 0.040936 
total_CMD = 1672152 
util_bw = 68452 
Wasted_Col = 61298 
Wasted_Row = 17759 
Idle = 1524643 

BW Util Bottlenecks: 
RCDc_limit = 8886 
RCDWRc_limit = 6327 
WTRc_limit = 8221 
RTWc_limit = 40556 
CCDLc_limit = 31102 
rwq = 0 
CCDLc_limit_alone = 19140 
WTRc_limit_alone = 6765 
RTWc_limit_alone = 30050 

Commands details: 
total_CMD = 1672152 
n_nop = 1634177 
Read = 24608 
Write = 0 
L2_Alloc = 0 
L2_WB = 9618 
n_act = 1895 
n_pre = 1879 
n_ref = 227392 
n_req = 29717 
total_req = 34226 

Dual Bus Interface Util: 
issued_total_row = 3774 
issued_total_col = 34226 
Row_Bus_Util =  0.002257 
CoL_Bus_Util = 0.020468 
Either_Row_CoL_Bus_Util = 0.022710 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000658 
queue_avg = 0.258253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672152 n_nop=1631591 n_act=1548 n_pre=1532 n_ref_event=0 n_req=32056 n_rd=26474 n_rd_L2_A=0 n_write=0 n_wr_bk=11031 bw_util=0.04486
n_activity=192934 dram_eff=0.3888
bk0: 1656a 1659397i bk1: 1600a 1659923i bk2: 1660a 1660242i bk3: 1624a 1660353i bk4: 1866a 1656200i bk5: 1840a 1657389i bk6: 2076a 1656428i bk7: 2008a 1656642i bk8: 2042a 1654628i bk9: 1920a 1656361i bk10: 1544a 1659349i bk11: 1480a 1659712i bk12: 1284a 1661380i bk13: 1280a 1662234i bk14: 1314a 1662649i bk15: 1280a 1663397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952177
Row_Buffer_Locality_read = 0.975145
Row_Buffer_Locality_write = 0.843246
Bank_Level_Parallism = 1.598406
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.072016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044858 
total_CMD = 1672152 
util_bw = 75010 
Wasted_Col = 64716 
Wasted_Row = 15089 
Idle = 1517337 

BW Util Bottlenecks: 
RCDc_limit = 7122 
RCDWRc_limit = 5025 
WTRc_limit = 8578 
RTWc_limit = 46733 
CCDLc_limit = 34261 
rwq = 0 
CCDLc_limit_alone = 20560 
WTRc_limit_alone = 6999 
RTWc_limit_alone = 34611 

Commands details: 
total_CMD = 1672152 
n_nop = 1631591 
Read = 26474 
Write = 0 
L2_Alloc = 0 
L2_WB = 11031 
n_act = 1548 
n_pre = 1532 
n_ref = 0 
n_req = 32056 
total_req = 37505 

Dual Bus Interface Util: 
issued_total_row = 3080 
issued_total_col = 37505 
Row_Bus_Util =  0.001842 
CoL_Bus_Util = 0.022429 
Either_Row_CoL_Bus_Util = 0.024257 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000592 
queue_avg = 0.278188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278188

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85028, Miss = 12466, Miss_rate = 0.147, Pending_hits = 5467, Reservation_fails = 13482
L2_cache_bank[1]: Access = 61644, Miss = 13064, Miss_rate = 0.212, Pending_hits = 4580, Reservation_fails = 11247
L2_cache_bank[2]: Access = 69284, Miss = 13710, Miss_rate = 0.198, Pending_hits = 5180, Reservation_fails = 10962
L2_cache_bank[3]: Access = 61284, Miss = 13064, Miss_rate = 0.213, Pending_hits = 5025, Reservation_fails = 13941
L2_cache_bank[4]: Access = 61308, Miss = 13088, Miss_rate = 0.213, Pending_hits = 4517, Reservation_fails = 9693
L2_cache_bank[5]: Access = 84644, Miss = 12426, Miss_rate = 0.147, Pending_hits = 5594, Reservation_fails = 16221
L2_cache_bank[6]: Access = 60976, Miss = 13088, Miss_rate = 0.215, Pending_hits = 4722, Reservation_fails = 9912
L2_cache_bank[7]: Access = 69516, Miss = 13702, Miss_rate = 0.197, Pending_hits = 5229, Reservation_fails = 12934
L2_cache_bank[8]: Access = 84186, Miss = 12430, Miss_rate = 0.148, Pending_hits = 5477, Reservation_fails = 12350
L2_cache_bank[9]: Access = 61204, Miss = 13052, Miss_rate = 0.213, Pending_hits = 4565, Reservation_fails = 11837
L2_cache_bank[10]: Access = 69390, Miss = 13678, Miss_rate = 0.197, Pending_hits = 5138, Reservation_fails = 10520
L2_cache_bank[11]: Access = 60536, Miss = 13032, Miss_rate = 0.215, Pending_hits = 4777, Reservation_fails = 10110
L2_total_cache_accesses = 829000
L2_total_cache_misses = 156800
L2_total_cache_miss_rate = 0.1891
L2_total_cache_pending_hits = 60271
L2_total_cache_reservation_fails = 143209
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 446483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 113980
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 142370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23048
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4680
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 529
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126451
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1587
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 653464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 145662
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29844
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 218
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16540
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126451
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=829000
icnt_total_pkts_simt_to_mem=316504
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.72855
	minimum = 5
	maximum = 60
Network latency average = 5.71034
	minimum = 5
	maximum = 59
Slowest packet = 1072044
Flit latency average = 6.07762
	minimum = 5
	maximum = 58
Slowest flit = 1144777
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146142
	minimum = 0.00451846 (at node 0)
	maximum = 0.0519044 (at node 25)
Accepted packet rate average = 0.0146142
	minimum = 0.00376539 (at node 23)
	maximum = 0.0218972 (at node 1)
Injected flit rate average = 0.0154789
	minimum = 0.00541636 (at node 0)
	maximum = 0.0519044 (at node 25)
Accepted flit rate average= 0.0154789
	minimum = 0.00434468 (at node 23)
	maximum = 0.0218972 (at node 1)
Injected packet length average = 1.05916
Accepted packet length average = 1.05916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6887 (17 samples)
	minimum = 5 (17 samples)
	maximum = 207.118 (17 samples)
Network latency average = 18.6492 (17 samples)
	minimum = 5 (17 samples)
	maximum = 204.588 (17 samples)
Flit latency average = 17.9483 (17 samples)
	minimum = 5 (17 samples)
	maximum = 203.882 (17 samples)
Fragmentation average = 0.00100246 (17 samples)
	minimum = 0 (17 samples)
	maximum = 46.3529 (17 samples)
Injected packet rate average = 0.0717097 (17 samples)
	minimum = 0.0277953 (17 samples)
	maximum = 0.180712 (17 samples)
Accepted packet rate average = 0.0717097 (17 samples)
	minimum = 0.0293315 (17 samples)
	maximum = 0.105898 (17 samples)
Injected flit rate average = 0.0765767 (17 samples)
	minimum = 0.0363017 (17 samples)
	maximum = 0.180892 (17 samples)
Accepted flit rate average = 0.0765767 (17 samples)
	minimum = 0.0397997 (17 samples)
	maximum = 0.105898 (17 samples)
Injected packet size average = 1.06787 (17 samples)
Accepted packet size average = 1.06787 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 45 sec (225 sec)
gpgpu_simulation_rate = 461490 (inst/sec)
gpgpu_simulation_rate = 2412 (cycle/sec)
gpgpu_silicon_slowdown = 124378x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (26,26,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 27991
gpu_sim_insn = 16094208
gpu_ipc =     574.9780
gpu_tot_sim_cycle = 570912
gpu_tot_sim_insn = 119929488
gpu_tot_ipc =     210.0665
gpu_tot_issued_cta = 5068
gpu_occupancy = 78.3978% 
gpu_tot_occupancy = 38.6650% 
max_total_param_size = 0
gpu_stall_dramfull = 321585
gpu_stall_icnt2sh    = 165043
partiton_level_parallism =       1.3135
partiton_level_parallism_total  =       0.4912
partiton_level_parallism_util =       1.8353
partiton_level_parallism_util_total  =       1.7881
L2_BW  =      43.0177 GB/Sec
L2_BW_total  =      16.0489 GB/Sec
gpu_total_sim_rate=472163

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1953358
	L1I_total_cache_misses = 24414
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14814
L1D_cache:
	L1D_cache_core[0]: Access = 21987, Miss = 13079, Miss_rate = 0.595, Pending_hits = 1300, Reservation_fails = 5547
	L1D_cache_core[1]: Access = 21891, Miss = 13175, Miss_rate = 0.602, Pending_hits = 1457, Reservation_fails = 7600
	L1D_cache_core[2]: Access = 21940, Miss = 12966, Miss_rate = 0.591, Pending_hits = 1331, Reservation_fails = 4481
	L1D_cache_core[3]: Access = 21684, Miss = 12960, Miss_rate = 0.598, Pending_hits = 1436, Reservation_fails = 5472
	L1D_cache_core[4]: Access = 21861, Miss = 13161, Miss_rate = 0.602, Pending_hits = 1481, Reservation_fails = 6592
	L1D_cache_core[5]: Access = 21764, Miss = 12685, Miss_rate = 0.583, Pending_hits = 1533, Reservation_fails = 6176
	L1D_cache_core[6]: Access = 22004, Miss = 13119, Miss_rate = 0.596, Pending_hits = 1351, Reservation_fails = 5079
	L1D_cache_core[7]: Access = 21733, Miss = 12899, Miss_rate = 0.594, Pending_hits = 1329, Reservation_fails = 6089
	L1D_cache_core[8]: Access = 21605, Miss = 12806, Miss_rate = 0.593, Pending_hits = 1456, Reservation_fails = 4520
	L1D_cache_core[9]: Access = 21636, Miss = 12932, Miss_rate = 0.598, Pending_hits = 1297, Reservation_fails = 6131
	L1D_cache_core[10]: Access = 21587, Miss = 12694, Miss_rate = 0.588, Pending_hits = 1414, Reservation_fails = 6014
	L1D_cache_core[11]: Access = 21812, Miss = 12920, Miss_rate = 0.592, Pending_hits = 1529, Reservation_fails = 6427
	L1D_cache_core[12]: Access = 21989, Miss = 13001, Miss_rate = 0.591, Pending_hits = 1494, Reservation_fails = 6126
	L1D_cache_core[13]: Access = 21749, Miss = 12909, Miss_rate = 0.594, Pending_hits = 1418, Reservation_fails = 6774
	L1D_cache_core[14]: Access = 21477, Miss = 12747, Miss_rate = 0.594, Pending_hits = 1584, Reservation_fails = 5764
	L1D_total_cache_accesses = 326719
	L1D_total_cache_misses = 194053
	L1D_total_cache_miss_rate = 0.5939
	L1D_total_cache_pending_hits = 21410
	L1D_total_cache_reservation_fails = 88792
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 118959
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 118869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1928944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24414
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14814
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 243072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83647
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1953358

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 81825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6903
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 36
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14814
ctas_completed 5068, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19365, 12261, 6231, 6231, 6231, 6231, 6231, 6231, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 
gpgpu_n_tot_thrd_icount = 123610368
gpgpu_n_tot_w_icount = 3862824
gpgpu_n_stall_shd_mem = 205837
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189240
gpgpu_n_mem_write_global = 83647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889152
gpgpu_n_store_insn = 1338352
gpgpu_n_shmem_insn = 43688368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7997
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:772034	W0_Idle:3565992	W0_Scoreboard:3934324	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1946892	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1513920 {8:189240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6022584 {72:83647,}
traffic_breakdown_coretomem[INST_ACC_R] = 60288 {8:7536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30278400 {40:756960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338352 {8:167294,}
traffic_breakdown_memtocore[INST_ACC_R] = 1205760 {40:30144,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 278 
max_icnt2sh_latency = 274 
averagemflatency = 255 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:138518 	13294 	17998 	25334 	13357 	3216 	1081 	622 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	26621 	528963 	330701 	37999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6985 	414 	118 	246241 	11545 	10424 	3405 	1306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	82743 	114344 	124740 	165141 	327044 	110253 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	18 	490 	157 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15095     20271     15663     23076     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     20009     17786     23089     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.168750 23.257732 12.093167 21.345795 10.339535 18.302158  9.571428 18.924137  8.558491 16.467836 13.201492 27.225000 22.907692 80.695656 39.702702 168.727280 
dram[1]: 21.207546 24.521740 25.738636 22.392157 16.253164 19.419847 15.715909 18.416107 11.979674 14.441026 20.348215 29.040001 35.862743 80.695656 87.095238 168.727280 
dram[2]: 23.978724 11.945122 22.313726 11.335260 17.776224 10.022624 18.362415  9.675105 16.564707  8.925197 27.268293 13.153846 74.239998 23.539682 168.727280 39.648647 
dram[3]: 24.500000 19.422413 23.224489 25.244444 20.336000 16.168751 18.612246 16.945122 16.091429 12.428572 28.303797 20.518518 80.695656 37.387756 168.727280 87.095238 
dram[4]: 12.414013 23.851065 12.098765 22.174757 10.380281 17.860140 10.412844 19.460993  8.858824 17.276073 13.229008 28.657894 23.619047 74.239998 35.829269 168.727280 
dram[5]: 20.044249 26.404762 26.964285 24.042105 16.106251 20.110237 15.913794 19.188810 11.812000 14.978724 23.021053 28.657894 35.882355 109.176468 87.142860 168.727280 
average row locality = 213465/11220 = 19.025400
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       531       720       603       808       680       912       704       960       737      1024       579       804       457       640       456       640 
dram[1]:       716       720       803       808       908       912       960       960      1031      1024       807       804       634       640       629       640 
dram[2]:       716       541       808       603       908       685       960       705      1024       738       824       558       640       457       640       456 
dram[3]:       716       722       808       802       908       914       960       960      1024      1031       824       787       640       635       640       629 
dram[4]:       536       724       602       808       678       916       702       960       737      1024       570       804       460       640       457       640 
dram[5]:       722       724       801       808       912       916       959       960      1032      1024       782       804       634       640       628       640 
total dram writes = 72758
bank skew: 1032/456 = 2.26
chip skew: 13000/11255 = 1.16
average mf latency per bank:
dram[0]:       8196      3181      6657      3005      5629      3010      5422      2987      4661      1526      4401      1536      4709      1463      4876      1539
dram[1]:       4292      3067      3877      2975      4195      2892      4276      2917      2674      1499      2827      1491      2892      1575      2823      1563
dram[2]:       3205      7909      2941      6888      3131      5472      2909      5507      1559      4629      1509      4624      1492      4859      1537      5198
dram[3]:       3137      4151      2967      3975      2921      4238      2896      4671      1510      2783      1487      2921      1575      2952      1529      2855
dram[4]:       7346      3124      6572      3069      5663      3013      5378      3078      4549      1544      4238      1552      4499      1503      4727      1527
dram[5]:       4056      3050      3780      3046      3856      2893      4047      2997      2494      1506      2628      1491      2725      1582      2805      1561
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       635       736       729       645       387       807       499
dram[1]:        748       465       747       507       746       583       802       687       808       650       899       627       858       445       788       440
dram[2]:        482       759       477       762       633       788       635       775       600       800       657       717       445       695       494       672
dram[3]:        462       784       509       788       636       784       635       818       589       811       683       850       475       846       466       808
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       681       626       425       646       444
dram[5]:        661       426       607       507       744       623       825       676       836       684       866       635       831       494       742       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1758362 n_nop=1715038 n_act=2059 n_pre=2043 n_ref_event=94877550480976 n_req=33924 n_rd=27998 n_rd_L2_A=0 n_write=0 n_wr_bk=11255 bw_util=0.04465
n_activity=211376 dram_eff=0.3714
bk0: 1652a 1744633i bk1: 1896a 1743201i bk2: 1606a 1745323i bk3: 1880a 1743830i bk4: 1832a 1742539i bk5: 2088a 1741191i bk6: 1870a 1742595i bk7: 2264a 1741323i bk8: 1844a 1740630i bk9: 2304a 1739833i bk10: 1448a 1745739i bk11: 1776a 1743724i bk12: 1240a 1748106i bk13: 1536a 1746738i bk14: 1226a 1749597i bk15: 1536a 1747982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939630
Row_Buffer_Locality_read = 0.969069
Row_Buffer_Locality_write = 0.800540
Bank_Level_Parallism = 1.587662
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.071361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044647 
total_CMD = 1758362 
util_bw = 78506 
Wasted_Col = 70940 
Wasted_Row = 19070 
Idle = 1589846 

BW Util Bottlenecks: 
RCDc_limit = 9584 
RCDWRc_limit = 6942 
WTRc_limit = 9276 
RTWc_limit = 48667 
CCDLc_limit = 37080 
rwq = 0 
CCDLc_limit_alone = 22409 
WTRc_limit_alone = 7571 
RTWc_limit_alone = 35701 

Commands details: 
total_CMD = 1758362 
n_nop = 1715038 
Read = 27998 
Write = 0 
L2_Alloc = 0 
L2_WB = 11255 
n_act = 2059 
n_pre = 2043 
n_ref = 94877550480976 
n_req = 33924 
total_req = 39253 

Dual Bus Interface Util: 
issued_total_row = 4102 
issued_total_col = 39253 
Row_Bus_Util =  0.002333 
CoL_Bus_Util = 0.022324 
Either_Row_CoL_Bus_Util = 0.024639 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000716 
queue_avg = 0.286617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1758362 n_nop=1711222 n_act=1750 n_pre=1734 n_ref_event=94877551327344 n_req=37265 n_rd=30678 n_rd_L2_A=0 n_write=0 n_wr_bk=12996 bw_util=0.04968
n_activity=220000 dram_eff=0.397
bk0: 1884a 1743005i bk1: 1896a 1743433i bk2: 1858a 1743772i bk3: 1880a 1744308i bk4: 2104a 1740009i bk5: 2088a 1741244i bk6: 2272a 1740211i bk7: 2264a 1740807i bk8: 2402a 1737234i bk9: 2304a 1738219i bk10: 1858a 1741948i bk11: 1776a 1743109i bk12: 1508a 1745394i bk13: 1536a 1746074i bk14: 1512a 1747429i bk15: 1536a 1747604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953415
Row_Buffer_Locality_read = 0.975748
Row_Buffer_Locality_write = 0.849400
Bank_Level_Parallism = 1.659032
Bank_Level_Parallism_Col = 1.660728
Bank_Level_Parallism_Ready = 1.085899
write_to_read_ratio_blp_rw_average = 0.566011
GrpLevelPara = 1.279603 

BW Util details:
bwutil = 0.049676 
total_CMD = 1758362 
util_bw = 87348 
Wasted_Col = 74369 
Wasted_Row = 16306 
Idle = 1580339 

BW Util Bottlenecks: 
RCDc_limit = 8002 
RCDWRc_limit = 5629 
WTRc_limit = 10828 
RTWc_limit = 54955 
CCDLc_limit = 40103 
rwq = 0 
CCDLc_limit_alone = 23765 
WTRc_limit_alone = 8794 
RTWc_limit_alone = 40651 

Commands details: 
total_CMD = 1758362 
n_nop = 1711222 
Read = 30678 
Write = 0 
L2_Alloc = 0 
L2_WB = 12996 
n_act = 1750 
n_pre = 1734 
n_ref = 94877551327344 
n_req = 37265 
total_req = 43674 

Dual Bus Interface Util: 
issued_total_row = 3484 
issued_total_col = 43674 
Row_Bus_Util =  0.001981 
CoL_Bus_Util = 0.024838 
Either_Row_CoL_Bus_Util = 0.026809 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000382 
queue_avg = 0.327845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1758362 n_nop=1715025 n_act=2069 n_pre=2053 n_ref_event=0 n_req=33927 n_rd=27994 n_rd_L2_A=0 n_write=0 n_wr_bk=11263 bw_util=0.04465
n_activity=212003 dram_eff=0.3703
bk0: 1896a 1744107i bk1: 1656a 1745027i bk2: 1872a 1743787i bk3: 1620a 1745358i bk4: 2088a 1740728i bk5: 1822a 1742289i bk6: 2256a 1741005i bk7: 1884a 1741910i bk8: 2304a 1739628i bk9: 1842a 1740477i bk10: 1824a 1743378i bk11: 1400a 1745692i bk12: 1536a 1746950i bk13: 1234a 1748683i bk14: 1536a 1748390i bk15: 1224a 1749783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939429
Row_Buffer_Locality_read = 0.968493
Row_Buffer_Locality_write = 0.802292
Bank_Level_Parallism = 1.584506
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.077878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044652 
total_CMD = 1758362 
util_bw = 78514 
Wasted_Col = 70381 
Wasted_Row = 19921 
Idle = 1589546 

BW Util Bottlenecks: 
RCDc_limit = 9704 
RCDWRc_limit = 6817 
WTRc_limit = 8753 
RTWc_limit = 48175 
CCDLc_limit = 36644 
rwq = 0 
CCDLc_limit_alone = 22218 
WTRc_limit_alone = 7104 
RTWc_limit_alone = 35398 

Commands details: 
total_CMD = 1758362 
n_nop = 1715025 
Read = 27994 
Write = 0 
L2_Alloc = 0 
L2_WB = 11263 
n_act = 2069 
n_pre = 2053 
n_ref = 0 
n_req = 33927 
total_req = 39257 

Dual Bus Interface Util: 
issued_total_row = 4122 
issued_total_col = 39257 
Row_Bus_Util =  0.002344 
CoL_Bus_Util = 0.022326 
Either_Row_CoL_Bus_Util = 0.024646 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000969 
queue_avg = 0.282640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1758362 n_nop=1711265 n_act=1711 n_pre=1695 n_ref_event=0 n_req=37298 n_rd=30708 n_rd_L2_A=0 n_write=0 n_wr_bk=13000 bw_util=0.04971
n_activity=219651 dram_eff=0.398
bk0: 1896a 1743866i bk1: 1886a 1743190i bk2: 1872a 1744075i bk3: 1866a 1743394i bk4: 2088a 1741002i bk5: 2120a 1740374i bk6: 2256a 1740484i bk7: 2284a 1740344i bk8: 2304a 1738385i bk9: 2412a 1736832i bk10: 1824a 1744043i bk11: 1806a 1742421i bk12: 1536a 1746089i bk13: 1510a 1745715i bk14: 1536a 1747858i bk15: 1512a 1747106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954528
Row_Buffer_Locality_read = 0.976228
Row_Buffer_Locality_write = 0.853414
Bank_Level_Parallism = 1.654309
Bank_Level_Parallism_Col = 1.657290
Bank_Level_Parallism_Ready = 1.084026
write_to_read_ratio_blp_rw_average = 0.570988
GrpLevelPara = 1.278904 

BW Util details:
bwutil = 0.049714 
total_CMD = 1758362 
util_bw = 87416 
Wasted_Col = 73896 
Wasted_Row = 16429 
Idle = 1580621 

BW Util Bottlenecks: 
RCDc_limit = 7955 
RCDWRc_limit = 5471 
WTRc_limit = 10414 
RTWc_limit = 54723 
CCDLc_limit = 39614 
rwq = 0 
CCDLc_limit_alone = 23601 
WTRc_limit_alone = 8552 
RTWc_limit_alone = 40572 

Commands details: 
total_CMD = 1758362 
n_nop = 1711265 
Read = 30708 
Write = 0 
L2_Alloc = 0 
L2_WB = 13000 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 37298 
total_req = 43708 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 43708 
Row_Bus_Util =  0.001937 
CoL_Bus_Util = 0.024857 
Either_Row_CoL_Bus_Util = 0.026785 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000361 
queue_avg = 0.324660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1758362 n_nop=1715186 n_act=2011 n_pre=1995 n_ref_event=227392 n_req=33869 n_rd=27940 n_rd_L2_A=0 n_write=0 n_wr_bk=11258 bw_util=0.04458
n_activity=209836 dram_eff=0.3736
bk0: 1648a 1744655i bk1: 1880a 1744158i bk2: 1620a 1745164i bk3: 1880a 1743260i bk4: 1820a 1742874i bk5: 2096a 1740363i bk6: 1862a 1743386i bk7: 2264a 1740884i bk8: 1836a 1740823i bk9: 2304a 1739286i bk10: 1420a 1745856i bk11: 1776a 1743975i bk12: 1236a 1747850i bk13: 1536a 1746581i bk14: 1226a 1749660i bk15: 1536a 1748538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941067
Row_Buffer_Locality_read = 0.969900
Row_Buffer_Locality_write = 0.805195
Bank_Level_Parallism = 1.599105
Bank_Level_Parallism_Col = 1.596276
Bank_Level_Parallism_Ready = 1.073898
write_to_read_ratio_blp_rw_average = 0.553071
GrpLevelPara = 1.239321 

BW Util details:
bwutil = 0.044585 
total_CMD = 1758362 
util_bw = 78396 
Wasted_Col = 70088 
Wasted_Row = 18727 
Idle = 1591151 

BW Util Bottlenecks: 
RCDc_limit = 9304 
RCDWRc_limit = 6745 
WTRc_limit = 9480 
RTWc_limit = 48436 
CCDLc_limit = 36120 
rwq = 0 
CCDLc_limit_alone = 21776 
WTRc_limit_alone = 7777 
RTWc_limit_alone = 35795 

Commands details: 
total_CMD = 1758362 
n_nop = 1715186 
Read = 27940 
Write = 0 
L2_Alloc = 0 
L2_WB = 11258 
n_act = 2011 
n_pre = 1995 
n_ref = 227392 
n_req = 33869 
total_req = 39198 

Dual Bus Interface Util: 
issued_total_row = 4006 
issued_total_col = 39198 
Row_Bus_Util =  0.002278 
CoL_Bus_Util = 0.022292 
Either_Row_CoL_Bus_Util = 0.024555 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000649 
queue_avg = 0.282712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282712
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1758362 n_nop=1711411 n_act=1704 n_pre=1688 n_ref_event=0 n_req=37182 n_rd=30602 n_rd_L2_A=0 n_write=0 n_wr_bk=12986 bw_util=0.04958
n_activity=220789 dram_eff=0.3948
bk0: 1896a 1743035i bk1: 1856a 1743737i bk2: 1860a 1744220i bk3: 1880a 1744098i bk4: 2110a 1740342i bk5: 2096a 1741282i bk6: 2276a 1740765i bk7: 2264a 1740659i bk8: 2406a 1737011i bk9: 2304a 1738665i bk10: 1784a 1743035i bk11: 1776a 1743455i bk12: 1508a 1745670i bk13: 1536a 1745910i bk14: 1514a 1747348i bk15: 1536a 1747705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954575
Row_Buffer_Locality_read = 0.976505
Row_Buffer_Locality_write = 0.852584
Bank_Level_Parallism = 1.639530
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.081048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049578 
total_CMD = 1758362 
util_bw = 87176 
Wasted_Col = 74957 
Wasted_Row = 16189 
Idle = 1580040 

BW Util Bottlenecks: 
RCDc_limit = 7741 
RCDWRc_limit = 5542 
WTRc_limit = 10327 
RTWc_limit = 56105 
CCDLc_limit = 40437 
rwq = 0 
CCDLc_limit_alone = 23847 
WTRc_limit_alone = 8431 
RTWc_limit_alone = 41411 

Commands details: 
total_CMD = 1758362 
n_nop = 1711411 
Read = 30602 
Write = 0 
L2_Alloc = 0 
L2_WB = 12986 
n_act = 1704 
n_pre = 1688 
n_ref = 0 
n_req = 37182 
total_req = 43588 

Dual Bus Interface Util: 
issued_total_row = 3392 
issued_total_col = 43588 
Row_Bus_Util =  0.001929 
CoL_Bus_Util = 0.024789 
Either_Row_CoL_Bus_Util = 0.026702 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000618 
queue_avg = 0.318425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90040, Miss = 13578, Miss_rate = 0.151, Pending_hits = 5795, Reservation_fails = 13482
L2_cache_bank[1]: Access = 72172, Miss = 15280, Miss_rate = 0.212, Pending_hits = 5270, Reservation_fails = 11253
L2_cache_bank[2]: Access = 85092, Miss = 15638, Miss_rate = 0.184, Pending_hits = 6017, Reservation_fails = 11395
L2_cache_bank[3]: Access = 71700, Miss = 15280, Miss_rate = 0.213, Pending_hits = 5814, Reservation_fails = 13945
L2_cache_bank[4]: Access = 71488, Miss = 15312, Miss_rate = 0.214, Pending_hits = 5222, Reservation_fails = 9699
L2_cache_bank[5]: Access = 90092, Miss = 13538, Miss_rate = 0.150, Pending_hits = 5926, Reservation_fails = 16824
L2_cache_bank[6]: Access = 71076, Miss = 15312, Miss_rate = 0.215, Pending_hits = 5532, Reservation_fails = 9918
L2_cache_bank[7]: Access = 85648, Miss = 15622, Miss_rate = 0.182, Pending_hits = 6116, Reservation_fails = 14114
L2_cache_bank[8]: Access = 89178, Miss = 13542, Miss_rate = 0.152, Pending_hits = 5788, Reservation_fails = 12350
L2_cache_bank[9]: Access = 71772, Miss = 15272, Miss_rate = 0.213, Pending_hits = 5281, Reservation_fails = 12146
L2_cache_bank[10]: Access = 85222, Miss = 15590, Miss_rate = 0.183, Pending_hits = 5939, Reservation_fails = 11176
L2_cache_bank[11]: Access = 70948, Miss = 15248, Miss_rate = 0.215, Pending_hits = 5529, Reservation_fails = 10114
L2_total_cache_accesses = 954428
L2_total_cache_misses = 179212
L2_total_cache_miss_rate = 0.1878
L2_total_cache_pending_hits = 68229
L2_total_cache_reservation_fails = 146416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 519689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 130822
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23268
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4740
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 534
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 128001
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1602
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 756960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 167294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 280
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18135
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 128001
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=954428
icnt_total_pkts_simt_to_mem=364085
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.3694
	minimum = 5
	maximum = 642
Network latency average = 51.6574
	minimum = 5
	maximum = 642
Slowest packet = 1078933
Flit latency average = 48.8558
	minimum = 5
	maximum = 642
Slowest flit = 1151764
Fragmentation average = 0.00836041
	minimum = 0
	maximum = 235
Injected packet rate average = 0.21461
	minimum = 0.0843128 (at node 3)
	maximum = 0.576328 (at node 22)
Accepted packet rate average = 0.21461
	minimum = 0.0545175 (at node 23)
	maximum = 0.314244 (at node 2)
Injected flit rate average = 0.228921
	minimum = 0.108892 (at node 3)
	maximum = 0.576328 (at node 22)
Accepted flit rate average= 0.228921
	minimum = 0.0743811 (at node 23)
	maximum = 0.314244 (at node 2)
Injected packet length average = 1.06669
Accepted packet length average = 1.06669
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.671 (18 samples)
	minimum = 5 (18 samples)
	maximum = 231.278 (18 samples)
Network latency average = 20.483 (18 samples)
	minimum = 5 (18 samples)
	maximum = 228.889 (18 samples)
Flit latency average = 19.6654 (18 samples)
	minimum = 5 (18 samples)
	maximum = 228.222 (18 samples)
Fragmentation average = 0.00141123 (18 samples)
	minimum = 0 (18 samples)
	maximum = 56.8333 (18 samples)
Injected packet rate average = 0.0796486 (18 samples)
	minimum = 0.0309352 (18 samples)
	maximum = 0.20269 (18 samples)
Accepted packet rate average = 0.0796486 (18 samples)
	minimum = 0.0307307 (18 samples)
	maximum = 0.117473 (18 samples)
Injected flit rate average = 0.0850403 (18 samples)
	minimum = 0.0403345 (18 samples)
	maximum = 0.202861 (18 samples)
Accepted flit rate average = 0.0850403 (18 samples)
	minimum = 0.0417209 (18 samples)
	maximum = 0.117473 (18 samples)
Injected packet size average = 1.06769 (18 samples)
Accepted packet size average = 1.06769 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 14 sec (254 sec)
gpgpu_simulation_rate = 472163 (inst/sec)
gpgpu_simulation_rate = 2247 (cycle/sec)
gpgpu_silicon_slowdown = 133511x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 29083
gpu_sim_insn = 19880
gpu_ipc =       0.6836
gpu_tot_sim_cycle = 599995
gpu_tot_sim_insn = 119949368
gpu_tot_ipc =     199.9173
gpu_tot_issued_cta = 5069
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.4905% 
max_total_param_size = 0
gpu_stall_dramfull = 321585
gpu_stall_icnt2sh    = 165043
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4675
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7879
L2_BW  =       0.0469 GB/Sec
L2_BW_total  =      15.2732 GB/Sec
gpu_total_sim_rate=466729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1955030
	L1I_total_cache_misses = 24426
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14814
L1D_cache:
	L1D_cache_core[0]: Access = 21987, Miss = 13079, Miss_rate = 0.595, Pending_hits = 1300, Reservation_fails = 5547
	L1D_cache_core[1]: Access = 21891, Miss = 13175, Miss_rate = 0.602, Pending_hits = 1457, Reservation_fails = 7600
	L1D_cache_core[2]: Access = 21971, Miss = 12982, Miss_rate = 0.591, Pending_hits = 1331, Reservation_fails = 4481
	L1D_cache_core[3]: Access = 21684, Miss = 12960, Miss_rate = 0.598, Pending_hits = 1436, Reservation_fails = 5472
	L1D_cache_core[4]: Access = 21861, Miss = 13161, Miss_rate = 0.602, Pending_hits = 1481, Reservation_fails = 6592
	L1D_cache_core[5]: Access = 21764, Miss = 12685, Miss_rate = 0.583, Pending_hits = 1533, Reservation_fails = 6176
	L1D_cache_core[6]: Access = 22004, Miss = 13119, Miss_rate = 0.596, Pending_hits = 1351, Reservation_fails = 5079
	L1D_cache_core[7]: Access = 21733, Miss = 12899, Miss_rate = 0.594, Pending_hits = 1329, Reservation_fails = 6089
	L1D_cache_core[8]: Access = 21605, Miss = 12806, Miss_rate = 0.593, Pending_hits = 1456, Reservation_fails = 4520
	L1D_cache_core[9]: Access = 21636, Miss = 12932, Miss_rate = 0.598, Pending_hits = 1297, Reservation_fails = 6131
	L1D_cache_core[10]: Access = 21587, Miss = 12694, Miss_rate = 0.588, Pending_hits = 1414, Reservation_fails = 6014
	L1D_cache_core[11]: Access = 21812, Miss = 12920, Miss_rate = 0.592, Pending_hits = 1529, Reservation_fails = 6427
	L1D_cache_core[12]: Access = 21989, Miss = 13001, Miss_rate = 0.591, Pending_hits = 1494, Reservation_fails = 6126
	L1D_cache_core[13]: Access = 21749, Miss = 12909, Miss_rate = 0.594, Pending_hits = 1418, Reservation_fails = 6774
	L1D_cache_core[14]: Access = 21477, Miss = 12747, Miss_rate = 0.594, Pending_hits = 1584, Reservation_fails = 5764
	L1D_total_cache_accesses = 326750
	L1D_total_cache_misses = 194069
	L1D_total_cache_miss_rate = 0.5939
	L1D_total_cache_pending_hits = 21410
	L1D_total_cache_reservation_fails = 88792
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 118965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 118875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1930604
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24426
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14814
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 243088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1955030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 81825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6903
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 36
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14814
ctas_completed 5069, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19365, 12261, 6231, 6231, 6231, 6231, 6231, 6231, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 
gpgpu_n_tot_thrd_icount = 123704736
gpgpu_n_tot_w_icount = 3865773
gpgpu_n_stall_shd_mem = 206341
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189256
gpgpu_n_mem_write_global = 83662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889408
gpgpu_n_store_insn = 1338592
gpgpu_n_shmem_insn = 43693064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7997
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:772034	W0_Idle:3599892	W0_Scoreboard:3955639	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:203786	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1949841	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1514048 {8:189256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6023664 {72:83662,}
traffic_breakdown_coretomem[INST_ACC_R] = 60384 {8:7548,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30280960 {40:757024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338592 {8:167324,}
traffic_breakdown_memtocore[INST_ACC_R] = 1207680 {40:30192,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 278 
max_icnt2sh_latency = 274 
averagemflatency = 255 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:138624 	13294 	18005 	25349 	13359 	3216 	1081 	622 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	26636 	529042 	330701 	37999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6997 	414 	118 	246272 	11545 	10424 	3405 	1306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	82837 	114344 	124740 	165141 	327044 	110253 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	19 	504 	157 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15095     20271     15663     23076     17785     18675     18806     20875     21019     21925     22072     23892     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     20009     17786     23089     18766     18700     20981     20875     22034     21923     24214     23912     25483     25100 
dram[4]:     11330     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     23895     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.168750 23.257732 12.093167 21.345795 10.339535 18.302158  9.571428 18.924137  8.558491 16.467836 13.201492 27.225000 22.907692 80.695656 39.702702 168.727280 
dram[1]: 20.706423 24.521740 25.738636 22.392157 16.253164 19.419847 15.715909 18.416107 12.028340 14.441026 20.348215 29.040001 35.307693 80.695656 87.095238 168.727280 
dram[2]: 23.810526 11.945122 22.313726 11.335260 17.776224 10.022624 18.362415  9.675105 16.564707  8.925197 27.268293 13.153846 71.461540 23.539682 168.727280 39.648647 
dram[3]: 24.322580 19.422413 23.224489 25.244444 20.336000 16.168751 18.612246 16.945122 16.091429 12.460251 28.303797 20.518518 77.416664 36.740002 168.727280 87.095238 
dram[4]: 12.386076 23.851065 12.098765 22.174757 10.380281 17.860140 10.412844 19.460993  8.858824 17.276073 13.229008 28.657894 23.281250 74.239998 35.829269 168.727280 
dram[5]: 19.938597 26.404762 26.964285 24.042105 16.106251 20.110237 15.913794 19.188810 11.892000 14.978724 23.021053 28.657894 35.326923 109.176468 87.142860 168.727280 
average row locality = 213595/11235 = 19.011572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       531       720       603       808       680       912       704       960       737      1024       579       804       457       640       456       640 
dram[1]:       718       720       803       808       908       912       960       960      1031      1024       807       804       647       640       629       640 
dram[2]:       716       541       808       603       908       685       960       705      1024       738       824       558       644       457       640       456 
dram[3]:       716       722       808       802       908       914       960       960      1024      1031       824       787       644       645       640       629 
dram[4]:       536       724       602       808       678       916       702       960       737      1024       570       804       464       640       457       640 
dram[5]:       722       724       801       808       912       916       959       960      1032      1024       782       804       648       640       628       640 
total dram writes = 72809
bank skew: 1032/456 = 2.26
chip skew: 13014/11255 = 1.16
average mf latency per bank:
dram[0]:       8196      3181      6657      3005      5629      3010      5422      2987      4661      1526      4401      1536      4709      1463      4876      1539
dram[1]:       4280      3067      3877      2975      4195      2892      4276      2917      2680      1499      2827      1491      2833      1575      2823      1563
dram[2]:       3205      7909      2941      6888      3131      5472      2909      5507      1559      4629      1509      4624      1482      4859      1537      5198
dram[3]:       3137      4151      2967      3975      2921      4238      2896      4671      1510      2789      1487      2921      1565      2906      1529      2855
dram[4]:       7346      3124      6572      3069      5663      3013      5378      3078      4549      1544      4238      1552      4460      1503      4727      1527
dram[5]:       4056      3050      3780      3046      3856      2893      4047      2997      2499      1506      2628      1491      2666      1582      2805      1561
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       635       736       729       645       387       807       499
dram[1]:        748       465       747       507       746       583       802       687       808       650       899       627       858       445       788       440
dram[2]:        482       759       477       762       633       788       635       775       600       800       657       717       445       695       494       672
dram[3]:        462       784       509       788       636       784       635       818       589       811       683       850       475       846       466       808
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       681       626       425       646       444
dram[5]:        661       426       607       507       744       623       825       676       836       684       866       635       831       494       742       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1847935 n_nop=1804611 n_act=2059 n_pre=2043 n_ref_event=94877550480976 n_req=33924 n_rd=27998 n_rd_L2_A=0 n_write=0 n_wr_bk=11255 bw_util=0.04248
n_activity=211376 dram_eff=0.3714
bk0: 1652a 1834206i bk1: 1896a 1832774i bk2: 1606a 1834896i bk3: 1880a 1833403i bk4: 1832a 1832112i bk5: 2088a 1830764i bk6: 1870a 1832168i bk7: 2264a 1830896i bk8: 1844a 1830203i bk9: 2304a 1829406i bk10: 1448a 1835312i bk11: 1776a 1833297i bk12: 1240a 1837679i bk13: 1536a 1836311i bk14: 1226a 1839170i bk15: 1536a 1837555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939630
Row_Buffer_Locality_read = 0.969069
Row_Buffer_Locality_write = 0.800540
Bank_Level_Parallism = 1.587662
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.071361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042483 
total_CMD = 1847935 
util_bw = 78506 
Wasted_Col = 70940 
Wasted_Row = 19070 
Idle = 1679419 

BW Util Bottlenecks: 
RCDc_limit = 9584 
RCDWRc_limit = 6942 
WTRc_limit = 9276 
RTWc_limit = 48667 
CCDLc_limit = 37080 
rwq = 0 
CCDLc_limit_alone = 22409 
WTRc_limit_alone = 7571 
RTWc_limit_alone = 35701 

Commands details: 
total_CMD = 1847935 
n_nop = 1804611 
Read = 27998 
Write = 0 
L2_Alloc = 0 
L2_WB = 11255 
n_act = 2059 
n_pre = 2043 
n_ref = 94877550480976 
n_req = 33924 
total_req = 39253 

Dual Bus Interface Util: 
issued_total_row = 4102 
issued_total_col = 39253 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.021242 
Either_Row_CoL_Bus_Util = 0.023445 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000716 
queue_avg = 0.272724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1847935 n_nop=1800738 n_act=1755 n_pre=1739 n_ref_event=94877551327344 n_req=37305 n_rd=30710 n_rd_L2_A=0 n_write=0 n_wr_bk=13011 bw_util=0.04732
n_activity=220384 dram_eff=0.3968
bk0: 1892a 1832480i bk1: 1896a 1833002i bk2: 1858a 1833343i bk3: 1880a 1833879i bk4: 2104a 1829580i bk5: 2088a 1830816i bk6: 2272a 1829785i bk7: 2264a 1830382i bk8: 2426a 1826754i bk9: 2304a 1827791i bk10: 1858a 1831521i bk11: 1776a 1832683i bk12: 1508a 1834811i bk13: 1536a 1835647i bk14: 1512a 1837002i bk15: 1536a 1837177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953331
Row_Buffer_Locality_read = 0.975676
Row_Buffer_Locality_write = 0.849280
Bank_Level_Parallism = 1.658374
Bank_Level_Parallism_Col = 1.660169
Bank_Level_Parallism_Ready = 1.085807
write_to_read_ratio_blp_rw_average = 0.566099
GrpLevelPara = 1.279221 

BW Util details:
bwutil = 0.047319 
total_CMD = 1847935 
util_bw = 87442 
Wasted_Col = 74502 
Wasted_Row = 16368 
Idle = 1669623 

BW Util Bottlenecks: 
RCDc_limit = 8038 
RCDWRc_limit = 5642 
WTRc_limit = 10831 
RTWc_limit = 55033 
CCDLc_limit = 40153 
rwq = 0 
CCDLc_limit_alone = 23793 
WTRc_limit_alone = 8797 
RTWc_limit_alone = 40707 

Commands details: 
total_CMD = 1847935 
n_nop = 1800738 
Read = 30710 
Write = 0 
L2_Alloc = 0 
L2_WB = 13011 
n_act = 1755 
n_pre = 1739 
n_ref = 94877551327344 
n_req = 37305 
total_req = 43721 

Dual Bus Interface Util: 
issued_total_row = 3494 
issued_total_col = 43721 
Row_Bus_Util =  0.001891 
CoL_Bus_Util = 0.023659 
Either_Row_CoL_Bus_Util = 0.025540 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000381 
queue_avg = 0.312117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1847935 n_nop=1804582 n_act=2071 n_pre=2055 n_ref_event=0 n_req=33937 n_rd=28002 n_rd_L2_A=0 n_write=0 n_wr_bk=11267 bw_util=0.0425
n_activity=212097 dram_eff=0.3703
bk0: 1904a 1833645i bk1: 1656a 1834597i bk2: 1872a 1833359i bk3: 1620a 1834930i bk4: 2088a 1830300i bk5: 1822a 1831862i bk6: 2256a 1830578i bk7: 1884a 1831483i bk8: 2304a 1829202i bk9: 1842a 1830052i bk10: 1824a 1832953i bk11: 1400a 1835267i bk12: 1536a 1836455i bk13: 1234a 1838255i bk14: 1536a 1837962i bk15: 1224a 1839355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939388
Row_Buffer_Locality_read = 0.968467
Row_Buffer_Locality_write = 0.802190
Bank_Level_Parallism = 1.584480
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.077854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042500 
total_CMD = 1847935 
util_bw = 78538 
Wasted_Col = 70421 
Wasted_Row = 19933 
Idle = 1679043 

BW Util Bottlenecks: 
RCDc_limit = 9716 
RCDWRc_limit = 6823 
WTRc_limit = 8753 
RTWc_limit = 48201 
CCDLc_limit = 36660 
rwq = 0 
CCDLc_limit_alone = 22226 
WTRc_limit_alone = 7104 
RTWc_limit_alone = 35416 

Commands details: 
total_CMD = 1847935 
n_nop = 1804582 
Read = 28002 
Write = 0 
L2_Alloc = 0 
L2_WB = 11267 
n_act = 2071 
n_pre = 2055 
n_ref = 0 
n_req = 33937 
total_req = 39269 

Dual Bus Interface Util: 
issued_total_row = 4126 
issued_total_col = 39269 
Row_Bus_Util =  0.002233 
CoL_Bus_Util = 0.021250 
Either_Row_CoL_Bus_Util = 0.023460 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000969 
queue_avg = 0.268980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26898
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1847935 n_nop=1800788 n_act=1715 n_pre=1699 n_ref_event=0 n_req=37333 n_rd=30736 n_rd_L2_A=0 n_write=0 n_wr_bk=13014 bw_util=0.04735
n_activity=219949 dram_eff=0.3978
bk0: 1904a 1833403i bk1: 1886a 1832759i bk2: 1872a 1833646i bk3: 1866a 1832965i bk4: 2088a 1830573i bk5: 2120a 1829947i bk6: 2256a 1830059i bk7: 2284a 1829919i bk8: 2304a 1827961i bk9: 2432a 1826360i bk10: 1824a 1833617i bk11: 1806a 1831996i bk12: 1536a 1835596i bk13: 1510a 1835153i bk14: 1536a 1837428i bk15: 1512a 1836677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954464
Row_Buffer_Locality_read = 0.976184
Row_Buffer_Locality_write = 0.853267
Bank_Level_Parallism = 1.654045
Bank_Level_Parallism_Col = 1.656893
Bank_Level_Parallism_Ready = 1.083946
write_to_read_ratio_blp_rw_average = 0.571202
GrpLevelPara = 1.278553 

BW Util details:
bwutil = 0.047350 
total_CMD = 1847935 
util_bw = 87500 
Wasted_Col = 74018 
Wasted_Row = 16453 
Idle = 1669964 

BW Util Bottlenecks: 
RCDc_limit = 7979 
RCDWRc_limit = 5483 
WTRc_limit = 10414 
RTWc_limit = 54814 
CCDLc_limit = 39662 
rwq = 0 
CCDLc_limit_alone = 23625 
WTRc_limit_alone = 8552 
RTWc_limit_alone = 40639 

Commands details: 
total_CMD = 1847935 
n_nop = 1800788 
Read = 30736 
Write = 0 
L2_Alloc = 0 
L2_WB = 13014 
n_act = 1715 
n_pre = 1699 
n_ref = 0 
n_req = 37333 
total_req = 43750 

Dual Bus Interface Util: 
issued_total_row = 3414 
issued_total_col = 43750 
Row_Bus_Util =  0.001847 
CoL_Bus_Util = 0.023675 
Either_Row_CoL_Bus_Util = 0.025513 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000361 
queue_avg = 0.309004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309004
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1847935 n_nop=1804743 n_act=2013 n_pre=1997 n_ref_event=227392 n_req=33879 n_rd=27948 n_rd_L2_A=0 n_write=0 n_wr_bk=11262 bw_util=0.04244
n_activity=209930 dram_eff=0.3736
bk0: 1656a 1834193i bk1: 1880a 1833728i bk2: 1620a 1834735i bk3: 1880a 1832831i bk4: 1820a 1832446i bk5: 2096a 1829936i bk6: 1862a 1832959i bk7: 2264a 1830457i bk8: 1836a 1830397i bk9: 2304a 1828861i bk10: 1420a 1835431i bk11: 1776a 1833550i bk12: 1236a 1837355i bk13: 1536a 1836153i bk14: 1226a 1839233i bk15: 1536a 1838111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941025
Row_Buffer_Locality_read = 0.969873
Row_Buffer_Locality_write = 0.805092
Bank_Level_Parallism = 1.599072
Bank_Level_Parallism_Col = 1.596181
Bank_Level_Parallism_Ready = 1.073875
write_to_read_ratio_blp_rw_average = 0.553133
GrpLevelPara = 1.239217 

BW Util details:
bwutil = 0.042437 
total_CMD = 1847935 
util_bw = 78420 
Wasted_Col = 70128 
Wasted_Row = 18739 
Idle = 1680648 

BW Util Bottlenecks: 
RCDc_limit = 9316 
RCDWRc_limit = 6751 
WTRc_limit = 9480 
RTWc_limit = 48462 
CCDLc_limit = 36136 
rwq = 0 
CCDLc_limit_alone = 21784 
WTRc_limit_alone = 7777 
RTWc_limit_alone = 35813 

Commands details: 
total_CMD = 1847935 
n_nop = 1804743 
Read = 27948 
Write = 0 
L2_Alloc = 0 
L2_WB = 11262 
n_act = 2013 
n_pre = 1997 
n_ref = 227392 
n_req = 33879 
total_req = 39210 

Dual Bus Interface Util: 
issued_total_row = 4010 
issued_total_col = 39210 
Row_Bus_Util =  0.002170 
CoL_Bus_Util = 0.021218 
Either_Row_CoL_Bus_Util = 0.023373 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000648 
queue_avg = 0.269048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1847935 n_nop=1800938 n_act=1706 n_pre=1690 n_ref_event=0 n_req=37217 n_rd=30630 n_rd_L2_A=0 n_write=0 n_wr_bk=13000 bw_util=0.04722
n_activity=221075 dram_eff=0.3947
bk0: 1904a 1832574i bk1: 1856a 1833308i bk2: 1860a 1833793i bk3: 1880a 1833671i bk4: 2110a 1829915i bk5: 2096a 1830855i bk6: 2276a 1830338i bk7: 2264a 1830232i bk8: 2426a 1826563i bk9: 2304a 1828238i bk10: 1784a 1832609i bk11: 1776a 1833029i bk12: 1508a 1835107i bk13: 1536a 1835481i bk14: 1514a 1836920i bk15: 1536a 1837277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954564
Row_Buffer_Locality_read = 0.976494
Row_Buffer_Locality_write = 0.852588
Bank_Level_Parallism = 1.639138
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.080970
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047220 
total_CMD = 1847935 
util_bw = 87260 
Wasted_Col = 75053 
Wasted_Row = 16200 
Idle = 1669422 

BW Util Bottlenecks: 
RCDc_limit = 7753 
RCDWRc_limit = 5549 
WTRc_limit = 10332 
RTWc_limit = 56177 
CCDLc_limit = 40476 
rwq = 0 
CCDLc_limit_alone = 23870 
WTRc_limit_alone = 8436 
RTWc_limit_alone = 41467 

Commands details: 
total_CMD = 1847935 
n_nop = 1800938 
Read = 30630 
Write = 0 
L2_Alloc = 0 
L2_WB = 13000 
n_act = 1706 
n_pre = 1690 
n_ref = 0 
n_req = 37217 
total_req = 43630 

Dual Bus Interface Util: 
issued_total_row = 3396 
issued_total_col = 43630 
Row_Bus_Util =  0.001838 
CoL_Bus_Util = 0.023610 
Either_Row_CoL_Bus_Util = 0.025432 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000617 
queue_avg = 0.303036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90048, Miss = 13578, Miss_rate = 0.151, Pending_hits = 5795, Reservation_fails = 13482
L2_cache_bank[1]: Access = 72172, Miss = 15280, Miss_rate = 0.212, Pending_hits = 5270, Reservation_fails = 11253
L2_cache_bank[2]: Access = 85134, Miss = 15670, Miss_rate = 0.184, Pending_hits = 6017, Reservation_fails = 11395
L2_cache_bank[3]: Access = 71700, Miss = 15280, Miss_rate = 0.213, Pending_hits = 5814, Reservation_fails = 13945
L2_cache_bank[4]: Access = 71496, Miss = 15320, Miss_rate = 0.214, Pending_hits = 5222, Reservation_fails = 9699
L2_cache_bank[5]: Access = 90092, Miss = 13538, Miss_rate = 0.150, Pending_hits = 5926, Reservation_fails = 16824
L2_cache_bank[6]: Access = 71084, Miss = 15320, Miss_rate = 0.216, Pending_hits = 5532, Reservation_fails = 9918
L2_cache_bank[7]: Access = 85678, Miss = 15642, Miss_rate = 0.183, Pending_hits = 6116, Reservation_fails = 14114
L2_cache_bank[8]: Access = 89186, Miss = 13550, Miss_rate = 0.152, Pending_hits = 5788, Reservation_fails = 12350
L2_cache_bank[9]: Access = 71772, Miss = 15272, Miss_rate = 0.213, Pending_hits = 5281, Reservation_fails = 12146
L2_cache_bank[10]: Access = 85260, Miss = 15618, Miss_rate = 0.183, Pending_hits = 5939, Reservation_fails = 11176
L2_cache_bank[11]: Access = 70948, Miss = 15248, Miss_rate = 0.215, Pending_hits = 5529, Reservation_fails = 10114
L2_total_cache_accesses = 954570
L2_total_cache_misses = 179316
L2_total_cache_miss_rate = 0.1879
L2_total_cache_pending_hits = 68229
L2_total_cache_reservation_fails = 146416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 519689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 130870
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4740
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 128001
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1632
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 167324
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 280
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18135
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 128001
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=954570
icnt_total_pkts_simt_to_mem=364143
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1235002
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1318513
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000235596
	minimum = 0 (at node 0)
	maximum = 0.00147853 (at node 2)
Accepted packet rate average = 0.000235596
	minimum = 0 (at node 0)
	maximum = 0.00488258 (at node 2)
Injected flit rate average = 0.000254699
	minimum = 0 (at node 0)
	maximum = 0.00199429 (at node 2)
Accepted flit rate average= 0.000254699
	minimum = 0 (at node 0)
	maximum = 0.00488258 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8095 (19 samples)
	minimum = 5 (19 samples)
	maximum = 219.737 (19 samples)
Network latency average = 19.6724 (19 samples)
	minimum = 5 (19 samples)
	maximum = 217.158 (19 samples)
Flit latency average = 18.8936 (19 samples)
	minimum = 5 (19 samples)
	maximum = 216.474 (19 samples)
Fragmentation average = 0.00133696 (19 samples)
	minimum = 0 (19 samples)
	maximum = 53.8421 (19 samples)
Injected packet rate average = 0.075469 (19 samples)
	minimum = 0.029307 (19 samples)
	maximum = 0.1921 (19 samples)
Accepted packet rate average = 0.075469 (19 samples)
	minimum = 0.0291133 (19 samples)
	maximum = 0.111547 (19 samples)
Injected flit rate average = 0.0805779 (19 samples)
	minimum = 0.0382116 (19 samples)
	maximum = 0.192289 (19 samples)
Accepted flit rate average = 0.0805779 (19 samples)
	minimum = 0.0395251 (19 samples)
	maximum = 0.111547 (19 samples)
Injected packet size average = 1.0677 (19 samples)
Accepted packet size average = 1.0677 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 17 sec (257 sec)
gpgpu_simulation_rate = 466729 (inst/sec)
gpgpu_simulation_rate = 2334 (cycle/sec)
gpgpu_silicon_slowdown = 128534x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (25,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 32222
gpu_sim_insn = 492000
gpu_ipc =      15.2691
gpu_tot_sim_cycle = 632217
gpu_tot_sim_insn = 120441368
gpu_tot_ipc =     190.5064
gpu_tot_issued_cta = 5094
gpu_occupancy = 3.4723% 
gpu_tot_occupancy = 35.9203% 
max_total_param_size = 0
gpu_stall_dramfull = 321585
gpu_stall_icnt2sh    = 165043
partiton_level_parallism =       0.0921
partiton_level_parallism_total  =       0.4483
partiton_level_parallism_util =       1.1099
partiton_level_parallism_util_total  =       1.7766
L2_BW  =       3.0753 GB/Sec
L2_BW_total  =      14.6516 GB/Sec
gpu_total_sim_rate=457951

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1970280
	L1I_total_cache_misses = 26245
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14814
L1D_cache:
	L1D_cache_core[0]: Access = 22066, Miss = 13127, Miss_rate = 0.595, Pending_hits = 1300, Reservation_fails = 5547
	L1D_cache_core[1]: Access = 21970, Miss = 13223, Miss_rate = 0.602, Pending_hits = 1457, Reservation_fails = 7600
	L1D_cache_core[2]: Access = 22050, Miss = 13030, Miss_rate = 0.591, Pending_hits = 1331, Reservation_fails = 4481
	L1D_cache_core[3]: Access = 21842, Miss = 13024, Miss_rate = 0.596, Pending_hits = 1444, Reservation_fails = 5472
	L1D_cache_core[4]: Access = 22019, Miss = 13241, Miss_rate = 0.601, Pending_hits = 1497, Reservation_fails = 6592
	L1D_cache_core[5]: Access = 21922, Miss = 12765, Miss_rate = 0.582, Pending_hits = 1549, Reservation_fails = 6176
	L1D_cache_core[6]: Access = 22162, Miss = 13199, Miss_rate = 0.596, Pending_hits = 1367, Reservation_fails = 5079
	L1D_cache_core[7]: Access = 21891, Miss = 12979, Miss_rate = 0.593, Pending_hits = 1345, Reservation_fails = 6089
	L1D_cache_core[8]: Access = 21763, Miss = 12886, Miss_rate = 0.592, Pending_hits = 1472, Reservation_fails = 4520
	L1D_cache_core[9]: Access = 21794, Miss = 13012, Miss_rate = 0.597, Pending_hits = 1313, Reservation_fails = 6131
	L1D_cache_core[10]: Access = 21745, Miss = 12774, Miss_rate = 0.587, Pending_hits = 1430, Reservation_fails = 6014
	L1D_cache_core[11]: Access = 21970, Miss = 13000, Miss_rate = 0.592, Pending_hits = 1545, Reservation_fails = 6427
	L1D_cache_core[12]: Access = 22147, Miss = 13081, Miss_rate = 0.591, Pending_hits = 1510, Reservation_fails = 6126
	L1D_cache_core[13]: Access = 21828, Miss = 12957, Miss_rate = 0.594, Pending_hits = 1418, Reservation_fails = 6774
	L1D_cache_core[14]: Access = 21556, Miss = 12795, Miss_rate = 0.594, Pending_hits = 1584, Reservation_fails = 5764
	L1D_total_cache_accesses = 328725
	L1D_total_cache_misses = 195093
	L1D_total_cache_miss_rate = 0.5935
	L1D_total_cache_pending_hits = 21562
	L1D_total_cache_reservation_fails = 88792
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 119190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1944035
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26245
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14814
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 244288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 119190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1970280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 81825
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6903
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 36
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14814
ctas_completed 5094, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20571, 12261, 6231, 6231, 6231, 6231, 6231, 6231, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6324, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 
gpgpu_n_tot_thrd_icount = 124669536
gpgpu_n_tot_w_icount = 3895923
gpgpu_n_stall_shd_mem = 211941
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 190280
gpgpu_n_mem_write_global = 84437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3908608
gpgpu_n_store_insn = 1350992
gpgpu_n_shmem_insn = 43852264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3794592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7997
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:777528	W0_Idle:4154188	W0_Scoreboard:4331555	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3644196
single_issue_nums: WS0:1967931	WS1:1927992	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1522240 {8:190280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6079464 {72:84437,}
traffic_breakdown_coretomem[INST_ACC_R] = 69736 {8:8717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30444800 {40:761120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1350992 {8:168874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1394720 {40:34868,}
maxmflatency = 905 
max_icnt2mem_latency = 725 
maxmrqlatency = 278 
max_icnt2sh_latency = 274 
averagemflatency = 254 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:140518 	13313 	18173 	25598 	13437 	3216 	1081 	622 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	27554 	533734 	330737 	37999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8117 	449 	132 	247936 	11680 	10424 	3405 	1306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	87795 	114897 	124875 	165141 	327044 	110253 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	22 	537 	157 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15095     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 11.708333 20.684685 12.093167 21.345795 10.339535 18.302158  9.571428 18.924137  8.676692 16.982456 13.201492 27.225000 22.712122 78.250000 39.702702 168.727280 
dram[1]: 19.106558 21.660378 25.644444 22.392157 16.306250 19.419847 15.032085 18.416107 11.488806 14.892307 19.737288 29.040001 35.528301 78.250000 74.879997 168.727280 
dram[2]: 21.240740 11.720238 22.313726 11.335260 17.776224 10.022624 18.362415  9.675105 16.982456  9.082677 27.268293 13.153846 72.230766 23.328125 168.727280 39.648647 
dram[3]: 21.641510 18.179688 23.224489 25.152174 20.336000 16.222221 18.612246 16.137142 16.594286 11.801527 28.303797 19.868422 78.250000 37.000000 168.727280 74.879997 
dram[4]: 12.079755 21.433962 12.098765 22.174757 10.380281 17.860140 10.412844 19.460993  9.047059 17.766870 13.229008 28.657894 23.437500 72.153847 35.829269 168.727280 
dram[5]: 18.209303 23.416666 26.825581 24.042105 16.166666 20.110237 15.210811 19.188810 11.405904 15.322751 22.089109 28.657894 35.603775 104.222221 74.879997 168.727280 
average row locality = 216003/11522 = 18.747005
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       539       736       603       808       680       912       704       960       737      1024       579       804       477       684       456       640 
dram[1]:       754       736       825       808       926       912       986       960      1070      1024       819       804       677       684       651       640 
dram[2]:       732       545       808       603       908       685       960       705      1024       738       824       558       684       477       640       456 
dram[3]:       732       758       808       822       908       932       960       986      1024      1073       824       797       684       680       640       651 
dram[4]:       544       736       602       808       678       916       702       960       737      1024       570       804       484       680       457       640 
dram[5]:       762       736       821       808       932       916       985       960      1074      1024       790       804       684       680       648       640 
total dram writes = 73851
bank skew: 1074/456 = 2.36
chip skew: 13279/11342 = 1.17
average mf latency per bank:
dram[0]:       8075      3112      6657      3005      5629      3010      5422      2987      4693      1575      4401      1536      4511      1369      4876      1539
dram[1]:       4097      3000      3793      2975      4130      2892      4179      2917      2668      1549      2810      1491      2731      1474      2752      1563
dram[2]:       3135      7851      2941      6888      3131      5472      2909      5507      1608      4661      1509      4624      1396      4656      1537      5198
dram[3]:       3069      3975      2967      3897      2921      4173      2896      4564      1560      2758      1487      2909      1474      2780      1529      2783
dram[4]:       7238      3073      6572      3069      5663      3013      5378      3078      4587      1591      4238      1552      4275      1415      4727      1527
dram[5]:       3863      3000      3707      3046      3790      2893      3956      2997      2483      1552      2624      1491      2549      1489      2743      1561
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       635       736       729       645       387       807       499
dram[1]:        748       465       747       507       746       583       802       687       808       650       899       627       858       445       788       440
dram[2]:        482       759       477       762       633       788       635       775       600       800       657       717       445       695       494       672
dram[3]:        462       784       509       788       636       784       635       818       589       811       683       850       475       846       466       808
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       681       626       425       646       444
dram[5]:        661       426       607       507       744       623       825       676       836       684       866       635       831       494       742       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947176 n_nop=1903538 n_act=2084 n_pre=2068 n_ref_event=94877550480976 n_req=34144 n_rd=28174 n_rd_L2_A=0 n_write=0 n_wr_bk=11343 bw_util=0.04059
n_activity=213500 dram_eff=0.3702
bk0: 1668a 1933222i bk1: 1928a 1931584i bk2: 1606a 1934117i bk3: 1880a 1932630i bk4: 1832a 1931339i bk5: 2088a 1929996i bk6: 1870a 1931409i bk7: 2264a 1930138i bk8: 1884a 1929335i bk9: 2392a 1928529i bk10: 1448a 1934555i bk11: 1776a 1932541i bk12: 1240a 1936710i bk13: 1536a 1935052i bk14: 1226a 1938421i bk15: 1536a 1936807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939287
Row_Buffer_Locality_read = 0.968836
Row_Buffer_Locality_write = 0.799833
Bank_Level_Parallism = 1.584075
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.070911
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040589 
total_CMD = 1947176 
util_bw = 79034 
Wasted_Col = 71663 
Wasted_Row = 19388 
Idle = 1777091 

BW Util Bottlenecks: 
RCDc_limit = 9728 
RCDWRc_limit = 7026 
WTRc_limit = 9312 
RTWc_limit = 49057 
CCDLc_limit = 37361 
rwq = 0 
CCDLc_limit_alone = 22573 
WTRc_limit_alone = 7598 
RTWc_limit_alone = 35983 

Commands details: 
total_CMD = 1947176 
n_nop = 1903538 
Read = 28174 
Write = 0 
L2_Alloc = 0 
L2_WB = 11343 
n_act = 2084 
n_pre = 2068 
n_ref = 94877550480976 
n_req = 34144 
total_req = 39517 

Dual Bus Interface Util: 
issued_total_row = 4152 
issued_total_col = 39517 
Row_Bus_Util =  0.002132 
CoL_Bus_Util = 0.020295 
Either_Row_CoL_Bus_Util = 0.022411 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000710 
queue_avg = 0.259575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259575
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 632286 -   mf: uid=3444007, sid4294967295:w4294967295, part=1, addr=0xc00f7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (632186), 
Ready @ 632304 -   mf: uid=3444008, sid4294967295:w4294967295, part=1, addr=0xc0037980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (632204), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947176 n_nop=1899100 n_act=1830 n_pre=1814 n_ref_event=94877551327344 n_req=37906 n_rd=31174 n_rd_L2_A=0 n_write=0 n_wr_bk=13276 bw_util=0.04566
n_activity=226172 dram_eff=0.3931
bk0: 1948a 1931086i bk1: 1928a 1931818i bk2: 1890a 1932355i bk3: 1880a 1933104i bk4: 2136a 1928550i bk5: 2088a 1930057i bk6: 2304a 1928465i bk7: 2264a 1929624i bk8: 2510a 1925130i bk9: 2392a 1926880i bk10: 1902a 1930526i bk11: 1776a 1931907i bk12: 1540a 1933714i bk13: 1536a 1934372i bk14: 1544a 1935935i bk15: 1536a 1936426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952092
Row_Buffer_Locality_read = 0.975107
Row_Buffer_Locality_write = 0.845514
Bank_Level_Parallism = 1.648834
Bank_Level_Parallism_Col = 1.651937
Bank_Level_Parallism_Ready = 1.084645
write_to_read_ratio_blp_rw_average = 0.567159
GrpLevelPara = 1.274241 

BW Util details:
bwutil = 0.045656 
total_CMD = 1947176 
util_bw = 88900 
Wasted_Col = 76359 
Wasted_Row = 17299 
Idle = 1764618 

BW Util Bottlenecks: 
RCDc_limit = 8377 
RCDWRc_limit = 5950 
WTRc_limit = 10954 
RTWc_limit = 56041 
CCDLc_limit = 40844 
rwq = 0 
CCDLc_limit_alone = 24218 
WTRc_limit_alone = 8900 
RTWc_limit_alone = 41469 

Commands details: 
total_CMD = 1947176 
n_nop = 1899100 
Read = 31174 
Write = 0 
L2_Alloc = 0 
L2_WB = 13276 
n_act = 1830 
n_pre = 1814 
n_ref = 94877551327344 
n_req = 37906 
total_req = 44450 

Dual Bus Interface Util: 
issued_total_row = 3644 
issued_total_col = 44450 
Row_Bus_Util =  0.001871 
CoL_Bus_Util = 0.022828 
Either_Row_CoL_Bus_Util = 0.024690 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000374 
queue_avg = 0.298564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947176 n_nop=1903545 n_act=2090 n_pre=2074 n_ref_event=0 n_req=34137 n_rd=28162 n_rd_L2_A=0 n_write=0 n_wr_bk=11347 bw_util=0.04058
n_activity=213964 dram_eff=0.3693
bk0: 1928a 1932476i bk1: 1664a 1933708i bk2: 1872a 1932587i bk3: 1620a 1934160i bk4: 2088a 1929530i bk5: 1822a 1931099i bk6: 2256a 1929819i bk7: 1884a 1930725i bk8: 2392a 1928278i bk9: 1882a 1929229i bk10: 1824a 1932195i bk11: 1400a 1934510i bk12: 1536a 1935290i bk13: 1234a 1937300i bk14: 1536a 1937211i bk15: 1224a 1938605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939186
Row_Buffer_Locality_read = 0.968326
Row_Buffer_Locality_write = 0.801841
Bank_Level_Parallism = 1.581382
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.077382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040581 
total_CMD = 1947176 
util_bw = 79018 
Wasted_Col = 71059 
Wasted_Row = 20181 
Idle = 1776918 

BW Util Bottlenecks: 
RCDc_limit = 9824 
RCDWRc_limit = 6892 
WTRc_limit = 8793 
RTWc_limit = 48563 
CCDLc_limit = 36911 
rwq = 0 
CCDLc_limit_alone = 22372 
WTRc_limit_alone = 7135 
RTWc_limit_alone = 35682 

Commands details: 
total_CMD = 1947176 
n_nop = 1903545 
Read = 28162 
Write = 0 
L2_Alloc = 0 
L2_WB = 11347 
n_act = 2090 
n_pre = 2074 
n_ref = 0 
n_req = 34137 
total_req = 39509 

Dual Bus Interface Util: 
issued_total_row = 4164 
issued_total_col = 39509 
Row_Bus_Util =  0.002138 
CoL_Bus_Util = 0.020290 
Either_Row_CoL_Bus_Util = 0.022407 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000963 
queue_avg = 0.255872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 632284 -   mf: uid=3444006, sid4294967295:w4294967295, part=3, addr=0xc00ff980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (632184), 
Ready @ 632308 -   mf: uid=3444009, sid4294967295:w4294967295, part=3, addr=0xc009f980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (632208), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947176 n_nop=1899156 n_act=1789 n_pre=1773 n_ref_event=0 n_req=37931 n_rd=31196 n_rd_L2_A=0 n_write=0 n_wr_bk=13279 bw_util=0.04568
n_activity=226011 dram_eff=0.3936
bk0: 1928a 1932266i bk1: 1942a 1931433i bk2: 1872a 1932864i bk3: 1898a 1931993i bk4: 2088a 1929801i bk5: 2152a 1928935i bk6: 2256a 1929305i bk7: 2316a 1928657i bk8: 2392a 1927058i bk9: 2520a 1924720i bk10: 1824a 1932834i bk11: 1850a 1930968i bk12: 1536a 1934392i bk13: 1542a 1934037i bk14: 1536a 1936677i bk15: 1544a 1935604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953231
Row_Buffer_Locality_read = 0.975670
Row_Buffer_Locality_write = 0.849295
Bank_Level_Parallism = 1.643997
Bank_Level_Parallism_Col = 1.648599
Bank_Level_Parallism_Ready = 1.082826
write_to_read_ratio_blp_rw_average = 0.572401
GrpLevelPara = 1.273543 

BW Util details:
bwutil = 0.045682 
total_CMD = 1947176 
util_bw = 88950 
Wasted_Col = 75836 
Wasted_Row = 17392 
Idle = 1764998 

BW Util Bottlenecks: 
RCDc_limit = 8303 
RCDWRc_limit = 5799 
WTRc_limit = 10495 
RTWc_limit = 55826 
CCDLc_limit = 40326 
rwq = 0 
CCDLc_limit_alone = 24037 
WTRc_limit_alone = 8617 
RTWc_limit_alone = 41415 

Commands details: 
total_CMD = 1947176 
n_nop = 1899156 
Read = 31196 
Write = 0 
L2_Alloc = 0 
L2_WB = 13279 
n_act = 1789 
n_pre = 1773 
n_ref = 0 
n_req = 37931 
total_req = 44475 

Dual Bus Interface Util: 
issued_total_row = 3562 
issued_total_col = 44475 
Row_Bus_Util =  0.001829 
CoL_Bus_Util = 0.022841 
Either_Row_CoL_Bus_Util = 0.024661 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000354 
queue_avg = 0.295114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947176 n_nop=1903708 n_act=2031 n_pre=2015 n_ref_event=227392 n_req=34079 n_rd=28108 n_rd_L2_A=0 n_write=0 n_wr_bk=11342 bw_util=0.04052
n_activity=211751 dram_eff=0.3726
bk0: 1664a 1933300i bk1: 1904a 1932608i bk2: 1620a 1933959i bk3: 1880a 1932058i bk4: 1820a 1931675i bk5: 2096a 1929167i bk6: 1862a 1932195i bk7: 2264a 1929695i bk8: 1884a 1929551i bk9: 2384a 1927939i bk10: 1420a 1934675i bk11: 1776a 1932797i bk12: 1236a 1936400i bk13: 1536a 1935022i bk14: 1226a 1938485i bk15: 1536a 1937364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940843
Row_Buffer_Locality_read = 0.969760
Row_Buffer_Locality_write = 0.804723
Bank_Level_Parallism = 1.595894
Bank_Level_Parallism_Col = 1.593399
Bank_Level_Parallism_Ready = 1.073528
write_to_read_ratio_blp_rw_average = 0.553255
GrpLevelPara = 1.237479 

BW Util details:
bwutil = 0.040520 
total_CMD = 1947176 
util_bw = 78900 
Wasted_Col = 70759 
Wasted_Row = 18962 
Idle = 1778555 

BW Util Bottlenecks: 
RCDc_limit = 9412 
RCDWRc_limit = 6819 
WTRc_limit = 9555 
RTWc_limit = 48791 
CCDLc_limit = 36377 
rwq = 0 
CCDLc_limit_alone = 21931 
WTRc_limit_alone = 7839 
RTWc_limit_alone = 36061 

Commands details: 
total_CMD = 1947176 
n_nop = 1903708 
Read = 28108 
Write = 0 
L2_Alloc = 0 
L2_WB = 11342 
n_act = 2031 
n_pre = 2015 
n_ref = 227392 
n_req = 34079 
total_req = 39450 

Dual Bus Interface Util: 
issued_total_row = 4046 
issued_total_col = 39450 
Row_Bus_Util =  0.002078 
CoL_Bus_Util = 0.020260 
Either_Row_CoL_Bus_Util = 0.022324 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000644 
queue_avg = 0.255951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1947176 n_nop=1899312 n_act=1782 n_pre=1766 n_ref_event=0 n_req=37806 n_rd=31082 n_rd_L2_A=0 n_write=0 n_wr_bk=13264 bw_util=0.04555
n_activity=227068 dram_eff=0.3906
bk0: 1960a 1931187i bk1: 1880a 1932179i bk2: 1892a 1932787i bk3: 1880a 1932897i bk4: 2142a 1928911i bk5: 2096a 1930098i bk6: 2308a 1929024i bk7: 2264a 1929475i bk8: 2518a 1924956i bk9: 2384a 1927322i bk10: 1824a 1931618i bk11: 1776a 1932257i bk12: 1540a 1933982i bk13: 1536a 1934256i bk14: 1546a 1935873i bk15: 1536a 1936529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953261
Row_Buffer_Locality_read = 0.975935
Row_Buffer_Locality_write = 0.848453
Bank_Level_Parallism = 1.629423
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079890
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045549 
total_CMD = 1947176 
util_bw = 88692 
Wasted_Col = 76880 
Wasted_Row = 17164 
Idle = 1764440 

BW Util Bottlenecks: 
RCDc_limit = 8089 
RCDWRc_limit = 5868 
WTRc_limit = 10400 
RTWc_limit = 57203 
CCDLc_limit = 41143 
rwq = 0 
CCDLc_limit_alone = 24283 
WTRc_limit_alone = 8498 
RTWc_limit_alone = 42245 

Commands details: 
total_CMD = 1947176 
n_nop = 1899312 
Read = 31082 
Write = 0 
L2_Alloc = 0 
L2_WB = 13264 
n_act = 1782 
n_pre = 1766 
n_ref = 0 
n_req = 37806 
total_req = 44346 

Dual Bus Interface Util: 
issued_total_row = 3548 
issued_total_col = 44346 
Row_Bus_Util =  0.001822 
CoL_Bus_Util = 0.022775 
Either_Row_CoL_Bus_Util = 0.024581 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000627 
queue_avg = 0.289483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90588, Miss = 13634, Miss_rate = 0.151, Pending_hits = 5859, Reservation_fails = 14185
L2_cache_bank[1]: Access = 72908, Miss = 15400, Miss_rate = 0.211, Pending_hits = 5410, Reservation_fails = 12851
L2_cache_bank[2]: Access = 86782, Miss = 16078, Miss_rate = 0.185, Pending_hits = 6105, Reservation_fails = 12874
L2_cache_bank[3]: Access = 72436, Miss = 15400, Miss_rate = 0.213, Pending_hits = 5982, Reservation_fails = 15945
L2_cache_bank[4]: Access = 72112, Miss = 15432, Miss_rate = 0.214, Pending_hits = 5342, Reservation_fails = 11036
L2_cache_bank[5]: Access = 90572, Miss = 13586, Miss_rate = 0.150, Pending_hits = 5986, Reservation_fails = 16824
L2_cache_bank[6]: Access = 71700, Miss = 15432, Miss_rate = 0.215, Pending_hits = 5668, Reservation_fails = 11241
L2_cache_bank[7]: Access = 87272, Miss = 16062, Miss_rate = 0.184, Pending_hits = 6200, Reservation_fails = 15407
L2_cache_bank[8]: Access = 89682, Miss = 13606, Miss_rate = 0.152, Pending_hits = 5860, Reservation_fails = 12974
L2_cache_bank[9]: Access = 72372, Miss = 15376, Miss_rate = 0.212, Pending_hits = 5409, Reservation_fails = 13547
L2_cache_bank[10]: Access = 86920, Miss = 16036, Miss_rate = 0.184, Pending_hits = 6023, Reservation_fails = 12451
L2_cache_bank[11]: Access = 71548, Miss = 15352, Miss_rate = 0.215, Pending_hits = 5657, Reservation_fails = 11510
L2_total_cache_accesses = 964892
L2_total_cache_misses = 181394
L2_total_cache_miss_rate = 0.1880
L2_total_cache_pending_hits = 69501
L2_total_cache_reservation_fails = 160845
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 521449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 64217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 132076
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1749
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27144
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5284
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 610
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 142430
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1830
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 761120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 168874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34868
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 280
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18135
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 142430
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=964892
icnt_total_pkts_simt_to_mem=367886
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.82679
	minimum = 5
	maximum = 59
Network latency average = 5.81114
	minimum = 5
	maximum = 58
Slowest packet = 1247767
Flit latency average = 6.13502
	minimum = 5
	maximum = 57
Slowest flit = 1332140
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.015276
	minimum = 0.00484141 (at node 2)
	maximum = 0.0515176 (at node 25)
Accepted packet rate average = 0.015276
	minimum = 0.00403451 (at node 20)
	maximum = 0.0234622 (at node 4)
Injected flit rate average = 0.0161668
	minimum = 0.00580349 (at node 2)
	maximum = 0.0515176 (at node 25)
Accepted flit rate average= 0.0161668
	minimum = 0.0046552 (at node 20)
	maximum = 0.0234622 (at node 4)
Injected packet length average = 1.05831
Accepted packet length average = 1.05831
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0603 (20 samples)
	minimum = 5 (20 samples)
	maximum = 211.7 (20 samples)
Network latency average = 18.9793 (20 samples)
	minimum = 5 (20 samples)
	maximum = 209.2 (20 samples)
Flit latency average = 18.2556 (20 samples)
	minimum = 5 (20 samples)
	maximum = 208.5 (20 samples)
Fragmentation average = 0.00127011 (20 samples)
	minimum = 0 (20 samples)
	maximum = 51.15 (20 samples)
Injected packet rate average = 0.0724593 (20 samples)
	minimum = 0.0280837 (20 samples)
	maximum = 0.185071 (20 samples)
Accepted packet rate average = 0.0724593 (20 samples)
	minimum = 0.0278593 (20 samples)
	maximum = 0.107143 (20 samples)
Injected flit rate average = 0.0773573 (20 samples)
	minimum = 0.0365912 (20 samples)
	maximum = 0.185251 (20 samples)
Accepted flit rate average = 0.0773573 (20 samples)
	minimum = 0.0377816 (20 samples)
	maximum = 0.107143 (20 samples)
Injected packet size average = 1.0676 (20 samples)
Accepted packet size average = 1.0676 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 23 sec (263 sec)
gpgpu_simulation_rate = 457951 (inst/sec)
gpgpu_simulation_rate = 2403 (cycle/sec)
gpgpu_silicon_slowdown = 124843x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (25,25,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 24972
gpu_sim_insn = 14880000
gpu_ipc =     595.8674
gpu_tot_sim_cycle = 657189
gpu_tot_sim_insn = 135321368
gpu_tot_ipc =     205.9094
gpu_tot_issued_cta = 5719
gpu_occupancy = 78.2566% 
gpu_tot_occupancy = 38.1755% 
max_total_param_size = 0
gpu_stall_dramfull = 364395
gpu_stall_icnt2sh    = 186184
partiton_level_parallism =       1.3515
partiton_level_parallism_total  =       0.4827
partiton_level_parallism_util =       1.8911
partiton_level_parallism_util_total  =       1.7881
L2_BW  =      44.2095 GB/Sec
L2_BW_total  =      15.7747 GB/Sec
gpu_total_sim_rate=465021

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2205280
	L1I_total_cache_misses = 28146
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17641
L1D_cache:
	L1D_cache_core[0]: Access = 24754, Miss = 14681, Miss_rate = 0.593, Pending_hits = 1444, Reservation_fails = 6290
	L1D_cache_core[1]: Access = 24594, Miss = 14791, Miss_rate = 0.601, Pending_hits = 1578, Reservation_fails = 8175
	L1D_cache_core[2]: Access = 24674, Miss = 14627, Miss_rate = 0.593, Pending_hits = 1517, Reservation_fails = 5484
	L1D_cache_core[3]: Access = 24530, Miss = 14635, Miss_rate = 0.597, Pending_hits = 1632, Reservation_fails = 6653
	L1D_cache_core[4]: Access = 24707, Miss = 14883, Miss_rate = 0.602, Pending_hits = 1594, Reservation_fails = 7240
	L1D_cache_core[5]: Access = 24546, Miss = 14394, Miss_rate = 0.586, Pending_hits = 1726, Reservation_fails = 7882
	L1D_cache_core[6]: Access = 24786, Miss = 14754, Miss_rate = 0.595, Pending_hits = 1581, Reservation_fails = 5822
	L1D_cache_core[7]: Access = 24451, Miss = 14603, Miss_rate = 0.597, Pending_hits = 1480, Reservation_fails = 7052
	L1D_cache_core[8]: Access = 24515, Miss = 14612, Miss_rate = 0.596, Pending_hits = 1591, Reservation_fails = 5684
	L1D_cache_core[9]: Access = 24482, Miss = 14571, Miss_rate = 0.595, Pending_hits = 1516, Reservation_fails = 6658
	L1D_cache_core[10]: Access = 24433, Miss = 14405, Miss_rate = 0.590, Pending_hits = 1578, Reservation_fails = 6560
	L1D_cache_core[11]: Access = 24594, Miss = 14632, Miss_rate = 0.595, Pending_hits = 1665, Reservation_fails = 7045
	L1D_cache_core[12]: Access = 24899, Miss = 14729, Miss_rate = 0.592, Pending_hits = 1626, Reservation_fails = 6545
	L1D_cache_core[13]: Access = 24580, Miss = 14612, Miss_rate = 0.594, Pending_hits = 1565, Reservation_fails = 7618
	L1D_cache_core[14]: Access = 24180, Miss = 14420, Miss_rate = 0.596, Pending_hits = 1768, Reservation_fails = 7150
	L1D_total_cache_accesses = 368725
	L1D_total_cache_misses = 219349
	L1D_total_cache_miss_rate = 0.5949
	L1D_total_cache_pending_hits = 23861
	L1D_total_cache_reservation_fails = 101858
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 134190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 101820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2177134
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28146
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17641
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 274288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2205280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 92302
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9486
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
ctas_completed 5719, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21408, 13098, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 
gpgpu_n_tot_thrd_icount = 139549536
gpgpu_n_tot_w_icount = 4360923
gpgpu_n_stall_shd_mem = 233042
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213955
gpgpu_n_mem_write_global = 94437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388608
gpgpu_n_store_insn = 1510992
gpgpu_n_shmem_insn = 49292264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9098
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:869515	W0_Idle:4165773	W0_Scoreboard:4503421	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2200431	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1711640 {8:213955,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6799464 {72:94437,}
traffic_breakdown_coretomem[INST_ACC_R] = 70336 {8:8792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34232800 {40:855820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1510992 {8:188874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1406720 {40:35168,}
maxmflatency = 909 
max_icnt2mem_latency = 725 
maxmrqlatency = 278 
max_icnt2sh_latency = 274 
averagemflatency = 256 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:156933 	14909 	20249 	27539 	14497 	3589 	1503 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	29990 	595944 	375111 	43679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8156 	473 	133 	278045 	13201 	11778 	4003 	1410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	93195 	127625 	139530 	186508 	373512 	124335 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	23 	568 	171 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15095     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.562130 23.285715 12.926380 23.889908 10.981566 20.312057  9.633466 18.246988  9.050725 17.793478 13.534722 27.456522 24.397058 84.538460 41.769230 167.384613 
dram[1]: 20.306452 24.373833 26.956522 25.038462 17.140244 21.533834 15.343750 18.759260 11.722807 15.740385 19.015038 28.066668 35.896553 84.538460 75.481483 167.384613 
dram[2]: 23.908257 12.341041 24.961538 12.120000 19.737930 10.650225 17.905325  9.750000 17.602150  9.458333 27.326315 13.708029 78.500000 25.045454 167.384613 41.717949 
dram[3]: 24.355141 18.909775 25.959999 26.457447 22.535433 17.268293 18.259037 16.203297 17.508022 12.185454 27.041666 19.210938 84.538460 38.648148 167.384613 75.481483 
dram[4]: 12.957317 23.761467 12.926829 24.799999 11.027907 19.820690 10.594713 18.582823  9.456274 18.404495 13.664286 29.034483 25.151516 78.428574 37.883720 167.384613 
dram[5]: 19.312977 26.412371 28.125000 26.845362 17.213415 22.279070 15.494737 18.674847 11.678322 16.058823 20.905172 29.034483 37.267857 109.800003 75.407410 167.384613 
average row locality = 240073/12119 = 19.809637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       595       848       667       936       744      1040       776      1106       813      1172       635       908       541       812       520       768 
dram[1]:       813       848       889       936      1005      1040      1056      1110      1161      1172       884       908       763       812       715       768 
dram[2]:       844       605       936       667      1036       749      1108       771      1172       814       936       606       812       541       768       520 
dram[3]:       844       818       936       888      1036      1011      1110      1052      1172      1163       936       857       812       764       768       715 
dram[4]:       600       852       666       936       742      1044       772      1106       809      1176       626       908       548       808       521       768 
dram[5]:       819       852       885       936      1010      1044      1053      1112      1160      1176       852       908       768       808       712       768 
total dram writes = 83273
bank skew: 1176/520 = 2.26
chip skew: 14882/12881 = 1.16
average mf latency per bank:
dram[0]:       7446      2917      6127      2780      5247      2797      5015      2738      4708      2278      4181      1665      4131      1470      4429      1493
dram[1]:       4312      2831      3932      2752      4159      2700      4253      2673      3267      2339      3197      1619      3056      1549      3089      1508
dram[2]:       2920      7193      2712      6335      2899      5102      2659      5123      2338      4679      1630      4427      1513      4260      1489      4703
dram[3]:       2894      4212      2739      4076      2739      4238      2655      4669      2349      3409      1603      3335      1523      3087      1484      3156
dram[4]:       6693      2851      6049      2819      5277      2793      4982      2804      4721      2185      4025      1682      3931      1504      4291      1481
dram[5]:       4215      2789      3982      2809      3984      2706      4177      2731      3419      2213      3128      1632      2938      1528      3161      1503
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       660       736       729       645       689       807       499
dram[1]:        748       465       747       507       746       583       802       687       808       899       899       627       858       707       788       440
dram[2]:        482       759       477       762       633       788       635       775       685       800       665       717       708       695       494       672
dram[3]:        462       784       509       788       636       784       635       818       909       811       683       850       711       846       466       808
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       702       626       733       646       444
dram[5]:        745       426       607       507       744       623       825       676       836       836       866       635       831       715       742       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2024087 n_nop=1975586 n_act=2181 n_pre=2165 n_ref_event=94877550480976 n_req=38045 n_rd=31306 n_rd_L2_A=0 n_write=0 n_wr_bk=12881 bw_util=0.04366
n_activity=235811 dram_eff=0.3748
bk0: 1796a 2009066i bk1: 2184a 2006782i bk2: 1734a 2010254i bk3: 2136a 2007664i bk4: 1960a 2007148i bk5: 2344a 2004900i bk6: 1974a 2006937i bk7: 2476a 2005022i bk8: 2036a 2004752i bk9: 2688a 2002874i bk10: 1600a 2010279i bk11: 2072a 2006901i bk12: 1368a 2011716i bk13: 1792a 2009500i bk14: 1354a 2014000i bk15: 1792a 2011797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942962
Row_Buffer_Locality_read = 0.971028
Row_Buffer_Locality_write = 0.812583
Bank_Level_Parallism = 1.601346
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.074268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043661 
total_CMD = 2024087 
util_bw = 88374 
Wasted_Col = 79976 
Wasted_Row = 20044 
Idle = 1835693 

BW Util Bottlenecks: 
RCDc_limit = 10023 
RCDWRc_limit = 7353 
WTRc_limit = 10638 
RTWc_limit = 56343 
CCDLc_limit = 42151 
rwq = 0 
CCDLc_limit_alone = 25115 
WTRc_limit_alone = 8640 
RTWc_limit_alone = 41305 

Commands details: 
total_CMD = 2024087 
n_nop = 1975586 
Read = 31306 
Write = 0 
L2_Alloc = 0 
L2_WB = 12881 
n_act = 2181 
n_pre = 2165 
n_ref = 94877550480976 
n_req = 38045 
total_req = 44187 

Dual Bus Interface Util: 
issued_total_row = 4346 
issued_total_col = 44187 
Row_Bus_Util =  0.002147 
CoL_Bus_Util = 0.021831 
Either_Row_CoL_Bus_Util = 0.023962 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000660 
queue_avg = 0.287737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287737
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2024087 n_nop=1970892 n_act=1932 n_pre=1916 n_ref_event=94877551327344 n_req=42034 n_rd=34492 n_rd_L2_A=0 n_write=0 n_wr_bk=14880 bw_util=0.04878
n_activity=248904 dram_eff=0.3967
bk0: 2104a 2006782i bk1: 2184a 2007009i bk2: 2030a 2008156i bk3: 2136a 2008249i bk4: 2298a 2004007i bk5: 2344a 2004986i bk6: 2404a 2004308i bk7: 2484a 2004237i bk8: 2722a 1999927i bk9: 2688a 2001117i bk10: 2068a 2006041i bk11: 2072a 2006415i bk12: 1696a 2008272i bk13: 1792a 2008404i bk14: 1678a 2011401i bk15: 1792a 2011144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954370
Row_Buffer_Locality_read = 0.976545
Row_Buffer_Locality_write = 0.852957
Bank_Level_Parallism = 1.668898
Bank_Level_Parallism_Col = 1.672289
Bank_Level_Parallism_Ready = 1.087196
write_to_read_ratio_blp_rw_average = 0.573859
GrpLevelPara = 1.285403 

BW Util details:
bwutil = 0.048784 
total_CMD = 2024087 
util_bw = 98744 
Wasted_Col = 84626 
Wasted_Row = 18076 
Idle = 1822641 

BW Util Bottlenecks: 
RCDc_limit = 8700 
RCDWRc_limit = 6281 
WTRc_limit = 12424 
RTWc_limit = 63786 
CCDLc_limit = 45758 
rwq = 0 
CCDLc_limit_alone = 26830 
WTRc_limit_alone = 10045 
RTWc_limit_alone = 47237 

Commands details: 
total_CMD = 2024087 
n_nop = 1970892 
Read = 34492 
Write = 0 
L2_Alloc = 0 
L2_WB = 14880 
n_act = 1932 
n_pre = 1916 
n_ref = 94877551327344 
n_req = 42034 
total_req = 49372 

Dual Bus Interface Util: 
issued_total_row = 3848 
issued_total_col = 49372 
Row_Bus_Util =  0.001901 
CoL_Bus_Util = 0.024392 
Either_Row_CoL_Bus_Util = 0.026281 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000470 
queue_avg = 0.327504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327504
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2024087 n_nop=1975592 n_act=2188 n_pre=2172 n_ref_event=0 n_req=38038 n_rd=31294 n_rd_L2_A=0 n_write=0 n_wr_bk=12885 bw_util=0.04365
n_activity=236006 dram_eff=0.3744
bk0: 2184a 2007459i bk1: 1800a 2009454i bk2: 2128a 2007823i bk3: 1748a 2010124i bk4: 2344a 2004586i bk5: 1950a 2006793i bk6: 2472a 2004456i bk7: 1976a 2006495i bk8: 2688a 2002653i bk9: 2034a 2004836i bk10: 2128a 2006723i bk11: 1544a 2009906i bk12: 1792a 2009575i bk13: 1362a 2012274i bk14: 1792a 2011966i bk15: 1352a 2014057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942847
Row_Buffer_Locality_read = 0.970537
Row_Buffer_Locality_write = 0.814354
Bank_Level_Parallism = 1.604413
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.081364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043653 
total_CMD = 2024087 
util_bw = 88358 
Wasted_Col = 79218 
Wasted_Row = 20823 
Idle = 1835688 

BW Util Bottlenecks: 
RCDc_limit = 10103 
RCDWRc_limit = 7223 
WTRc_limit = 10025 
RTWc_limit = 55929 
CCDLc_limit = 41594 
rwq = 0 
CCDLc_limit_alone = 24843 
WTRc_limit_alone = 8116 
RTWc_limit_alone = 41087 

Commands details: 
total_CMD = 2024087 
n_nop = 1975592 
Read = 31294 
Write = 0 
L2_Alloc = 0 
L2_WB = 12885 
n_act = 2188 
n_pre = 2172 
n_ref = 0 
n_req = 38038 
total_req = 44179 

Dual Bus Interface Util: 
issued_total_row = 4360 
issued_total_col = 44179 
Row_Bus_Util =  0.002154 
CoL_Bus_Util = 0.021827 
Either_Row_CoL_Bus_Util = 0.023959 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000907 
queue_avg = 0.282503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282503
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2024087 n_nop=1970939 n_act=1894 n_pre=1878 n_ref_event=0 n_req=42057 n_rd=34514 n_rd_L2_A=0 n_write=0 n_wr_bk=14882 bw_util=0.04881
n_activity=249530 dram_eff=0.3959
bk0: 2184a 2007213i bk1: 2100a 2007278i bk2: 2128a 2007842i bk3: 2038a 2007726i bk4: 2344a 2004461i bk5: 2316a 2004373i bk6: 2476a 2003923i bk7: 2408a 2004574i bk8: 2688a 2001384i bk9: 2730a 1999751i bk10: 2128a 2007157i bk11: 2012a 2006320i bk12: 1792a 2008817i bk13: 1700a 2009046i bk14: 1792a 2011469i bk15: 1678a 2011085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955323
Row_Buffer_Locality_read = 0.976995
Row_Buffer_Locality_write = 0.856158
Bank_Level_Parallism = 1.660111
Bank_Level_Parallism_Col = 1.665721
Bank_Level_Parallism_Ready = 1.087881
write_to_read_ratio_blp_rw_average = 0.579752
GrpLevelPara = 1.278702 

BW Util details:
bwutil = 0.048808 
total_CMD = 2024087 
util_bw = 98792 
Wasted_Col = 84325 
Wasted_Row = 18335 
Idle = 1822635 

BW Util Bottlenecks: 
RCDc_limit = 8678 
RCDWRc_limit = 6143 
WTRc_limit = 11804 
RTWc_limit = 63205 
CCDLc_limit = 45098 
rwq = 0 
CCDLc_limit_alone = 26587 
WTRc_limit_alone = 9684 
RTWc_limit_alone = 46814 

Commands details: 
total_CMD = 2024087 
n_nop = 1970939 
Read = 34514 
Write = 0 
L2_Alloc = 0 
L2_WB = 14882 
n_act = 1894 
n_pre = 1878 
n_ref = 0 
n_req = 42057 
total_req = 49396 

Dual Bus Interface Util: 
issued_total_row = 3772 
issued_total_col = 49396 
Row_Bus_Util =  0.001864 
CoL_Bus_Util = 0.024404 
Either_Row_CoL_Bus_Util = 0.026258 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000376 
queue_avg = 0.316252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2024087 n_nop=1975765 n_act=2125 n_pre=2109 n_ref_event=227392 n_req=37981 n_rd=31240 n_rd_L2_A=0 n_write=0 n_wr_bk=12882 bw_util=0.0436
n_activity=233844 dram_eff=0.3774
bk0: 1792a 2009269i bk1: 2164a 2007714i bk2: 1748a 2009872i bk3: 2136a 2007054i bk4: 1948a 2007300i bk5: 2352a 2004047i bk6: 1962a 2007989i bk7: 2476a 2004335i bk8: 2028a 2005073i bk9: 2688a 2002143i bk10: 1572a 2010413i bk11: 2072a 2007371i bk12: 1364a 2011344i bk13: 1792a 2009191i bk14: 1354a 2013987i bk15: 1792a 2012185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944446
Row_Buffer_Locality_read = 0.971927
Row_Buffer_Locality_write = 0.817089
Bank_Level_Parallism = 1.618264
Bank_Level_Parallism_Col = 1.617159
Bank_Level_Parallism_Ready = 1.076770
write_to_read_ratio_blp_rw_average = 0.563903
GrpLevelPara = 1.250521 

BW Util details:
bwutil = 0.043597 
total_CMD = 2024087 
util_bw = 88244 
Wasted_Col = 78835 
Wasted_Row = 19668 
Idle = 1837340 

BW Util Bottlenecks: 
RCDc_limit = 9690 
RCDWRc_limit = 7155 
WTRc_limit = 10795 
RTWc_limit = 56217 
CCDLc_limit = 41003 
rwq = 0 
CCDLc_limit_alone = 24361 
WTRc_limit_alone = 8823 
RTWc_limit_alone = 41547 

Commands details: 
total_CMD = 2024087 
n_nop = 1975765 
Read = 31240 
Write = 0 
L2_Alloc = 0 
L2_WB = 12882 
n_act = 2125 
n_pre = 2109 
n_ref = 227392 
n_req = 37981 
total_req = 44122 

Dual Bus Interface Util: 
issued_total_row = 4234 
issued_total_col = 44122 
Row_Bus_Util =  0.002092 
CoL_Bus_Util = 0.021798 
Either_Row_CoL_Bus_Util = 0.023873 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000704 
queue_avg = 0.283885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2024087 n_nop=1971119 n_act=1883 n_pre=1867 n_ref_event=0 n_req=41918 n_rd=34388 n_rd_L2_A=0 n_write=0 n_wr_bk=14863 bw_util=0.04866
n_activity=249706 dram_eff=0.3945
bk0: 2112a 2006943i bk1: 2136a 2006922i bk2: 2028a 2008537i bk3: 2136a 2007820i bk4: 2306a 2004284i bk5: 2352a 2004579i bk6: 2404a 2005016i bk7: 2488a 2004046i bk8: 2720a 2000240i bk9: 2688a 2001715i bk10: 1986a 2006871i bk11: 2072a 2006695i bk12: 1698a 2009045i bk13: 1792a 2008602i bk14: 1678a 2011637i bk15: 1792a 2011290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955437
Row_Buffer_Locality_read = 0.977318
Row_Buffer_Locality_write = 0.855511
Bank_Level_Parallism = 1.649699
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.083171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048665 
total_CMD = 2024087 
util_bw = 98502 
Wasted_Col = 85138 
Wasted_Row = 17929 
Idle = 1822518 

BW Util Bottlenecks: 
RCDc_limit = 8404 
RCDWRc_limit = 6192 
WTRc_limit = 11879 
RTWc_limit = 64212 
CCDLc_limit = 45935 
rwq = 0 
CCDLc_limit_alone = 26859 
WTRc_limit_alone = 9656 
RTWc_limit_alone = 47359 

Commands details: 
total_CMD = 2024087 
n_nop = 1971119 
Read = 34388 
Write = 0 
L2_Alloc = 0 
L2_WB = 14863 
n_act = 1883 
n_pre = 1867 
n_ref = 0 
n_req = 41918 
total_req = 49251 

Dual Bus Interface Util: 
issued_total_row = 3750 
issued_total_col = 49251 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.024332 
Either_Row_CoL_Bus_Util = 0.026169 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000623 
queue_avg = 0.314262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95456, Miss = 14682, Miss_rate = 0.154, Pending_hits = 6191, Reservation_fails = 14185
L2_cache_bank[1]: Access = 82884, Miss = 17484, Miss_rate = 0.211, Pending_hits = 6152, Reservation_fails = 12860
L2_cache_bank[2]: Access = 100120, Miss = 17304, Miss_rate = 0.173, Pending_hits = 6808, Reservation_fails = 13726
L2_cache_bank[3]: Access = 82540, Miss = 17492, Miss_rate = 0.212, Pending_hits = 6788, Reservation_fails = 15950
L2_cache_bank[4]: Access = 82108, Miss = 17528, Miss_rate = 0.213, Pending_hits = 6042, Reservation_fails = 11047
L2_cache_bank[5]: Access = 95540, Miss = 14622, Miss_rate = 0.153, Pending_hits = 6358, Reservation_fails = 17411
L2_cache_bank[6]: Access = 81852, Miss = 17532, Miss_rate = 0.214, Pending_hits = 6466, Reservation_fails = 11247
L2_cache_bank[7]: Access = 100644, Miss = 17280, Miss_rate = 0.172, Pending_hits = 6920, Reservation_fails = 16659
L2_cache_bank[8]: Access = 94854, Miss = 14642, Miss_rate = 0.154, Pending_hits = 6190, Reservation_fails = 12975
L2_cache_bank[9]: Access = 82092, Miss = 17472, Miss_rate = 0.213, Pending_hits = 6123, Reservation_fails = 13905
L2_cache_bank[10]: Access = 100458, Miss = 17238, Miss_rate = 0.172, Pending_hits = 6647, Reservation_fails = 12991
L2_cache_bank[11]: Access = 81344, Miss = 17456, Miss_rate = 0.215, Pending_hits = 6477, Reservation_fails = 11517
L2_total_cache_accesses = 1079892
L2_total_cache_misses = 200732
L2_total_cache_miss_rate = 0.1859
L2_total_cache_pending_hits = 77162
L2_total_cache_reservation_fails = 164473
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 589230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146590
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1749
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5344
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 615
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 143810
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1845
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 855820
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 348
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 143810
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1079892
icnt_total_pkts_simt_to_mem=411636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.7802
	minimum = 5
	maximum = 521
Network latency average = 52.3493
	minimum = 5
	maximum = 521
Slowest packet = 1254200
Flit latency average = 49.4919
	minimum = 5
	maximum = 521
Slowest flit = 1338637
Fragmentation average = 0.00463193
	minimum = 0
	maximum = 205
Injected packet rate average = 0.220617
	minimum = 0.0867772 (at node 6)
	maximum = 0.542127 (at node 25)
Accepted packet rate average = 0.220617
	minimum = 0.0594666 (at node 15)
	maximum = 0.319878 (at node 8)
Injected flit rate average = 0.235449
	minimum = 0.113047 (at node 6)
	maximum = 0.542127 (at node 25)
Accepted flit rate average= 0.235449
	minimum = 0.0809306 (at node 15)
	maximum = 0.319878 (at node 8)
Injected packet length average = 1.06723
Accepted packet length average = 1.06723
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7613 (21 samples)
	minimum = 5 (21 samples)
	maximum = 226.429 (21 samples)
Network latency average = 20.5684 (21 samples)
	minimum = 5 (21 samples)
	maximum = 224.048 (21 samples)
Flit latency average = 19.7431 (21 samples)
	minimum = 5 (21 samples)
	maximum = 223.381 (21 samples)
Fragmentation average = 0.0014302 (21 samples)
	minimum = 0 (21 samples)
	maximum = 58.4762 (21 samples)
Injected packet rate average = 0.0795145 (21 samples)
	minimum = 0.0308787 (21 samples)
	maximum = 0.202074 (21 samples)
Accepted packet rate average = 0.0795145 (21 samples)
	minimum = 0.0293644 (21 samples)
	maximum = 0.117273 (21 samples)
Injected flit rate average = 0.0848855 (21 samples)
	minimum = 0.040232 (21 samples)
	maximum = 0.202245 (21 samples)
Accepted flit rate average = 0.0848855 (21 samples)
	minimum = 0.0398363 (21 samples)
	maximum = 0.117273 (21 samples)
Injected packet size average = 1.06755 (21 samples)
Accepted packet size average = 1.06755 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 51 sec (291 sec)
gpgpu_simulation_rate = 465021 (inst/sec)
gpgpu_simulation_rate = 2258 (cycle/sec)
gpgpu_silicon_slowdown = 132860x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 29008
gpu_sim_insn = 19880
gpu_ipc =       0.6853
gpu_tot_sim_cycle = 686197
gpu_tot_sim_insn = 135341248
gpu_tot_ipc =     197.2338
gpu_tot_issued_cta = 5720
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.0255% 
max_total_param_size = 0
gpu_stall_dramfull = 364395
gpu_stall_icnt2sh    = 186184
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4623
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7879
L2_BW  =       0.0470 GB/Sec
L2_BW_total  =      15.1098 GB/Sec
gpu_total_sim_rate=460344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2206952
	L1I_total_cache_misses = 28158
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17641
L1D_cache:
	L1D_cache_core[0]: Access = 24754, Miss = 14681, Miss_rate = 0.593, Pending_hits = 1444, Reservation_fails = 6290
	L1D_cache_core[1]: Access = 24594, Miss = 14791, Miss_rate = 0.601, Pending_hits = 1578, Reservation_fails = 8175
	L1D_cache_core[2]: Access = 24674, Miss = 14627, Miss_rate = 0.593, Pending_hits = 1517, Reservation_fails = 5484
	L1D_cache_core[3]: Access = 24530, Miss = 14635, Miss_rate = 0.597, Pending_hits = 1632, Reservation_fails = 6653
	L1D_cache_core[4]: Access = 24738, Miss = 14899, Miss_rate = 0.602, Pending_hits = 1594, Reservation_fails = 7240
	L1D_cache_core[5]: Access = 24546, Miss = 14394, Miss_rate = 0.586, Pending_hits = 1726, Reservation_fails = 7882
	L1D_cache_core[6]: Access = 24786, Miss = 14754, Miss_rate = 0.595, Pending_hits = 1581, Reservation_fails = 5822
	L1D_cache_core[7]: Access = 24451, Miss = 14603, Miss_rate = 0.597, Pending_hits = 1480, Reservation_fails = 7052
	L1D_cache_core[8]: Access = 24515, Miss = 14612, Miss_rate = 0.596, Pending_hits = 1591, Reservation_fails = 5684
	L1D_cache_core[9]: Access = 24482, Miss = 14571, Miss_rate = 0.595, Pending_hits = 1516, Reservation_fails = 6658
	L1D_cache_core[10]: Access = 24433, Miss = 14405, Miss_rate = 0.590, Pending_hits = 1578, Reservation_fails = 6560
	L1D_cache_core[11]: Access = 24594, Miss = 14632, Miss_rate = 0.595, Pending_hits = 1665, Reservation_fails = 7045
	L1D_cache_core[12]: Access = 24899, Miss = 14729, Miss_rate = 0.592, Pending_hits = 1626, Reservation_fails = 6545
	L1D_cache_core[13]: Access = 24580, Miss = 14612, Miss_rate = 0.594, Pending_hits = 1565, Reservation_fails = 7618
	L1D_cache_core[14]: Access = 24180, Miss = 14420, Miss_rate = 0.596, Pending_hits = 1768, Reservation_fails = 7150
	L1D_total_cache_accesses = 368756
	L1D_total_cache_misses = 219365
	L1D_total_cache_miss_rate = 0.5949
	L1D_total_cache_pending_hits = 23861
	L1D_total_cache_reservation_fails = 101858
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 134196
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 101820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134106
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2178794
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28158
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17641
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 274304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94452
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2206952

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 92302
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9486
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
ctas_completed 5720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21408, 13098, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 
gpgpu_n_tot_thrd_icount = 139643904
gpgpu_n_tot_w_icount = 4363872
gpgpu_n_stall_shd_mem = 233546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213971
gpgpu_n_mem_write_global = 94452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388864
gpgpu_n_store_insn = 1511232
gpgpu_n_shmem_insn = 49296960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47936
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9098
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:869515	W0_Idle:4199503	W0_Scoreboard:4524756	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:233572	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2203380	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1711768 {8:213971,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6800544 {72:94452,}
traffic_breakdown_coretomem[INST_ACC_R] = 70432 {8:8804,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34235360 {40:855884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1511232 {8:188904,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408640 {40:35216,}
maxmflatency = 909 
max_icnt2mem_latency = 725 
maxmrqlatency = 278 
max_icnt2sh_latency = 274 
averagemflatency = 255 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:157013 	14909 	20257 	27576 	14497 	3589 	1503 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	30005 	596023 	375111 	43679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8168 	473 	133 	278076 	13201 	11778 	4003 	1410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	93289 	127625 	139530 	186508 	373512 	124335 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	24 	581 	171 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     14406     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15095     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.562130 23.285715 12.926380 23.889908 10.981566 20.312057  9.633466 18.246988  9.050725 17.793478 13.534722 27.456522 24.397058 84.538460 41.769230 167.384613 
dram[1]: 20.023809 24.373833 26.956522 25.038462 17.140244 21.533834 15.343750 18.759260 11.750877 15.740385 18.962687 28.066668 35.931034 84.538460 72.892860 167.384613 
dram[2]: 23.150442 12.341041 24.961538 12.120000 19.737930 10.650225 17.905325  9.750000 17.602150  9.458333 27.326315 13.708029 78.500000 25.045454 167.384613 41.717949 
dram[3]: 23.567568 18.909775 25.959999 26.457447 22.535433 17.268293 18.259037 16.203297 17.508022 12.229091 27.041666 19.155039 84.538460 38.703705 167.384613 72.892860 
dram[4]: 12.708333 23.761467 12.926829 24.799999 11.027907 19.820690 10.594713 18.582823  9.456274 18.404495 13.664286 29.034483 25.151516 78.428574 37.883720 167.384613 
dram[5]: 18.814816 26.412371 28.125000 26.845362 17.213415 22.279070 15.494737 18.674847 11.720280 16.058823 20.794872 29.034483 37.321430 109.800003 72.785713 167.384613 
average row locality = 240198/12143 = 19.780779
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       595       848       667       936       744      1040       776      1106       813      1172       635       908       541       812       520       768 
dram[1]:       815       848       889       936      1005      1040      1056      1110      1161      1172       884       908       767       812       721       768 
dram[2]:       848       605       936       667      1036       749      1108       771      1172       814       936       606       812       541       768       520 
dram[3]:       848       818       936       888      1036      1011      1110      1052      1172      1163       936       857       812       770       768       721 
dram[4]:       604       852       666       936       742      1044       772      1106       809      1176       626       908       548       808       521       768 
dram[5]:       823       852       885       936      1010      1044      1053      1112      1160      1176       852       908       774       808       716       768 
total dram writes = 83323
bank skew: 1176/520 = 2.26
chip skew: 14898/12881 = 1.16
average mf latency per bank:
dram[0]:       7446      2917      6127      2780      5247      2797      5015      2738      4708      2278      4181      1665      4131      1470      4429      1493
dram[1]:       4301      2831      3932      2752      4159      2700      4253      2673      3269      2339      3201      1619      3040      1549      3063      1508
dram[2]:       2907      7193      2712      6335      2899      5102      2659      5123      2338      4679      1630      4427      1513      4260      1489      4703
dram[3]:       2880      4212      2739      4076      2739      4238      2655      4669      2349      3412      1603      3339      1523      3063      1484      3130
dram[4]:       6649      2851      6049      2819      5277      2793      4982      2804      4721      2185      4025      1682      3931      1504      4291      1481
dram[5]:       4194      2789      3982      2809      3984      2706      4177      2731      3422      2213      3130      1632      2915      1528      3143      1503
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       660       736       729       645       689       807       499
dram[1]:        748       465       747       507       746       583       802       687       808       899       899       627       858       707       788       440
dram[2]:        482       759       477       762       633       788       635       775       685       800       665       717       708       695       494       672
dram[3]:        462       784       509       788       636       784       635       818       909       811       683       850       711       846       466       808
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       702       626       733       646       444
dram[5]:        745       426       607       507       744       623       825       676       836       836       866       635       831       715       742       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113429 n_nop=2064928 n_act=2181 n_pre=2165 n_ref_event=94877550480976 n_req=38045 n_rd=31306 n_rd_L2_A=0 n_write=0 n_wr_bk=12881 bw_util=0.04182
n_activity=235811 dram_eff=0.3748
bk0: 1796a 2098408i bk1: 2184a 2096124i bk2: 1734a 2099596i bk3: 2136a 2097006i bk4: 1960a 2096490i bk5: 2344a 2094242i bk6: 1974a 2096279i bk7: 2476a 2094364i bk8: 2036a 2094094i bk9: 2688a 2092216i bk10: 1600a 2099621i bk11: 2072a 2096243i bk12: 1368a 2101058i bk13: 1792a 2098842i bk14: 1354a 2103342i bk15: 1792a 2101139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942962
Row_Buffer_Locality_read = 0.971028
Row_Buffer_Locality_write = 0.812583
Bank_Level_Parallism = 1.601346
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.074268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041815 
total_CMD = 2113429 
util_bw = 88374 
Wasted_Col = 79976 
Wasted_Row = 20044 
Idle = 1925035 

BW Util Bottlenecks: 
RCDc_limit = 10023 
RCDWRc_limit = 7353 
WTRc_limit = 10638 
RTWc_limit = 56343 
CCDLc_limit = 42151 
rwq = 0 
CCDLc_limit_alone = 25115 
WTRc_limit_alone = 8640 
RTWc_limit_alone = 41305 

Commands details: 
total_CMD = 2113429 
n_nop = 2064928 
Read = 31306 
Write = 0 
L2_Alloc = 0 
L2_WB = 12881 
n_act = 2181 
n_pre = 2165 
n_ref = 94877550480976 
n_req = 38045 
total_req = 44187 

Dual Bus Interface Util: 
issued_total_row = 4346 
issued_total_col = 44187 
Row_Bus_Util =  0.002056 
CoL_Bus_Util = 0.020908 
Either_Row_CoL_Bus_Util = 0.022949 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000660 
queue_avg = 0.275573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113429 n_nop=2060190 n_act=1936 n_pre=1920 n_ref_event=94877551327344 n_req=42064 n_rd=34516 n_rd_L2_A=0 n_write=0 n_wr_bk=14892 bw_util=0.04676
n_activity=249198 dram_eff=0.3965
bk0: 2108a 2096063i bk1: 2184a 2096346i bk2: 2030a 2097495i bk3: 2136a 2097589i bk4: 2298a 2093348i bk5: 2344a 2094328i bk6: 2404a 2093650i bk7: 2484a 2093580i bk8: 2730a 2089263i bk9: 2688a 2090461i bk10: 2080a 2095345i bk11: 2072a 2095757i bk12: 1696a 2097571i bk13: 1792a 2097748i bk14: 1678a 2100654i bk15: 1792a 2100485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954308
Row_Buffer_Locality_read = 0.976504
Row_Buffer_Locality_write = 0.852809
Bank_Level_Parallism = 1.668488
Bank_Level_Parallism_Col = 1.671908
Bank_Level_Parallism_Ready = 1.087132
write_to_read_ratio_blp_rw_average = 0.573956
GrpLevelPara = 1.285135 

BW Util details:
bwutil = 0.046756 
total_CMD = 2113429 
util_bw = 98816 
Wasted_Col = 84731 
Wasted_Row = 18117 
Idle = 1911765 

BW Util Bottlenecks: 
RCDc_limit = 8724 
RCDWRc_limit = 6294 
WTRc_limit = 12424 
RTWc_limit = 63851 
CCDLc_limit = 45796 
rwq = 0 
CCDLc_limit_alone = 26851 
WTRc_limit_alone = 10045 
RTWc_limit_alone = 47285 

Commands details: 
total_CMD = 2113429 
n_nop = 2060190 
Read = 34516 
Write = 0 
L2_Alloc = 0 
L2_WB = 14892 
n_act = 1936 
n_pre = 1920 
n_ref = 94877551327344 
n_req = 42064 
total_req = 49408 

Dual Bus Interface Util: 
issued_total_row = 3856 
issued_total_col = 49408 
Row_Bus_Util =  0.001825 
CoL_Bus_Util = 0.023378 
Either_Row_CoL_Bus_Util = 0.025191 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000470 
queue_avg = 0.313744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113429 n_nop=2064914 n_act=2192 n_pre=2176 n_ref_event=0 n_req=38048 n_rd=31302 n_rd_L2_A=0 n_write=0 n_wr_bk=12889 bw_util=0.04182
n_activity=236190 dram_eff=0.3742
bk0: 2192a 2096685i bk1: 1800a 2098792i bk2: 2128a 2097162i bk3: 1748a 2099463i bk4: 2344a 2093925i bk5: 1950a 2096134i bk6: 2472a 2093798i bk7: 1976a 2095837i bk8: 2688a 2091995i bk9: 2034a 2094178i bk10: 2128a 2096065i bk11: 1544a 2099248i bk12: 1792a 2098918i bk13: 1362a 2101619i bk14: 1792a 2101311i bk15: 1352a 2103402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942757
Row_Buffer_Locality_read = 0.970481
Row_Buffer_Locality_write = 0.814112
Bank_Level_Parallism = 1.603994
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.081342
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041819 
total_CMD = 2113429 
util_bw = 88382 
Wasted_Col = 79264 
Wasted_Row = 20881 
Idle = 1924902 

BW Util Bottlenecks: 
RCDc_limit = 10127 
RCDWRc_limit = 7237 
WTRc_limit = 10025 
RTWc_limit = 55929 
CCDLc_limit = 41602 
rwq = 0 
CCDLc_limit_alone = 24851 
WTRc_limit_alone = 8116 
RTWc_limit_alone = 41087 

Commands details: 
total_CMD = 2113429 
n_nop = 2064914 
Read = 31302 
Write = 0 
L2_Alloc = 0 
L2_WB = 12889 
n_act = 2192 
n_pre = 2176 
n_ref = 0 
n_req = 38048 
total_req = 44191 

Dual Bus Interface Util: 
issued_total_row = 4368 
issued_total_col = 44191 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.020910 
Either_Row_CoL_Bus_Util = 0.022956 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000907 
queue_avg = 0.270657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270657
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113429 n_nop=2060221 n_act=1900 n_pre=1884 n_ref_event=0 n_req=42097 n_rd=34546 n_rd_L2_A=0 n_write=0 n_wr_bk=14898 bw_util=0.04679
n_activity=249952 dram_eff=0.3956
bk0: 2192a 2096437i bk1: 2100a 2096614i bk2: 2128a 2097179i bk3: 2038a 2097064i bk4: 2344a 2093801i bk5: 2316a 2093715i bk6: 2476a 2093265i bk7: 2408a 2093916i bk8: 2688a 2090727i bk9: 2742a 2089081i bk10: 2128a 2096500i bk11: 2024a 2095624i bk12: 1792a 2098158i bk13: 1700a 2098324i bk14: 1792a 2100815i bk15: 1678a 2100339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955222
Row_Buffer_Locality_read = 0.976929
Row_Buffer_Locality_write = 0.855913
Bank_Level_Parallism = 1.659445
Bank_Level_Parallism_Col = 1.665168
Bank_Level_Parallism_Ready = 1.087796
write_to_read_ratio_blp_rw_average = 0.579835
GrpLevelPara = 1.278348 

BW Util details:
bwutil = 0.046790 
total_CMD = 2113429 
util_bw = 98888 
Wasted_Col = 84468 
Wasted_Row = 18405 
Idle = 1911668 

BW Util Bottlenecks: 
RCDc_limit = 8714 
RCDWRc_limit = 6163 
WTRc_limit = 11804 
RTWc_limit = 63284 
CCDLc_limit = 45147 
rwq = 0 
CCDLc_limit_alone = 26615 
WTRc_limit_alone = 9684 
RTWc_limit_alone = 46872 

Commands details: 
total_CMD = 2113429 
n_nop = 2060221 
Read = 34546 
Write = 0 
L2_Alloc = 0 
L2_WB = 14898 
n_act = 1900 
n_pre = 1884 
n_ref = 0 
n_req = 42097 
total_req = 49444 

Dual Bus Interface Util: 
issued_total_row = 3784 
issued_total_col = 49444 
Row_Bus_Util =  0.001790 
CoL_Bus_Util = 0.023395 
Either_Row_CoL_Bus_Util = 0.025176 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000376 
queue_avg = 0.303019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113429 n_nop=2065087 n_act=2129 n_pre=2113 n_ref_event=227392 n_req=37991 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12886 bw_util=0.04177
n_activity=234028 dram_eff=0.3772
bk0: 1800a 2098495i bk1: 2164a 2097052i bk2: 1748a 2099211i bk3: 2136a 2096393i bk4: 1948a 2096639i bk5: 2352a 2093389i bk6: 1962a 2097331i bk7: 2476a 2093677i bk8: 2028a 2094415i bk9: 2688a 2091485i bk10: 1572a 2099755i bk11: 2072a 2096713i bk12: 1364a 2100686i bk13: 1792a 2098536i bk14: 1354a 2103332i bk15: 1792a 2101530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944355
Row_Buffer_Locality_read = 0.971870
Row_Buffer_Locality_write = 0.816847
Bank_Level_Parallism = 1.617832
Bank_Level_Parallism_Col = 1.616917
Bank_Level_Parallism_Ready = 1.076749
write_to_read_ratio_blp_rw_average = 0.563808
GrpLevelPara = 1.250423 

BW Util details:
bwutil = 0.041765 
total_CMD = 2113429 
util_bw = 88268 
Wasted_Col = 78881 
Wasted_Row = 19726 
Idle = 1926554 

BW Util Bottlenecks: 
RCDc_limit = 9714 
RCDWRc_limit = 7169 
WTRc_limit = 10795 
RTWc_limit = 56217 
CCDLc_limit = 41011 
rwq = 0 
CCDLc_limit_alone = 24369 
WTRc_limit_alone = 8823 
RTWc_limit_alone = 41547 

Commands details: 
total_CMD = 2113429 
n_nop = 2065087 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12886 
n_act = 2129 
n_pre = 2113 
n_ref = 227392 
n_req = 37991 
total_req = 44134 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 44134 
Row_Bus_Util =  0.002007 
CoL_Bus_Util = 0.020883 
Either_Row_CoL_Bus_Util = 0.022874 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000703 
queue_avg = 0.271983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271983
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113429 n_nop=2060407 n_act=1889 n_pre=1873 n_ref_event=0 n_req=41953 n_rd=34416 n_rd_L2_A=0 n_write=0 n_wr_bk=14877 bw_util=0.04665
n_activity=250091 dram_eff=0.3942
bk0: 2120a 2096167i bk1: 2136a 2096258i bk2: 2028a 2097875i bk3: 2136a 2097159i bk4: 2306a 2093623i bk5: 2352a 2093920i bk6: 2404a 2094357i bk7: 2488a 2093388i bk8: 2732a 2089569i bk9: 2688a 2091059i bk10: 1994a 2096180i bk11: 2072a 2096037i bk12: 1698a 2098320i bk13: 1792a 2097948i bk14: 1678a 2100915i bk15: 1792a 2100633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955331
Row_Buffer_Locality_read = 0.977249
Row_Buffer_Locality_write = 0.855247
Bank_Level_Parallism = 1.649101
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.083100
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046647 
total_CMD = 2113429 
util_bw = 98586 
Wasted_Col = 85266 
Wasted_Row = 17999 
Idle = 1911578 

BW Util Bottlenecks: 
RCDc_limit = 8440 
RCDWRc_limit = 6212 
WTRc_limit = 11879 
RTWc_limit = 64277 
CCDLc_limit = 45979 
rwq = 0 
CCDLc_limit_alone = 26885 
WTRc_limit_alone = 9656 
RTWc_limit_alone = 47406 

Commands details: 
total_CMD = 2113429 
n_nop = 2060407 
Read = 34416 
Write = 0 
L2_Alloc = 0 
L2_WB = 14877 
n_act = 1889 
n_pre = 1873 
n_ref = 0 
n_req = 41953 
total_req = 49293 

Dual Bus Interface Util: 
issued_total_row = 3762 
issued_total_col = 49293 
Row_Bus_Util =  0.001780 
CoL_Bus_Util = 0.023324 
Either_Row_CoL_Bus_Util = 0.025088 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000622 
queue_avg = 0.301116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301116

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95464, Miss = 14682, Miss_rate = 0.154, Pending_hits = 6191, Reservation_fails = 14185
L2_cache_bank[1]: Access = 82884, Miss = 17484, Miss_rate = 0.211, Pending_hits = 6152, Reservation_fails = 12860
L2_cache_bank[2]: Access = 100158, Miss = 17328, Miss_rate = 0.173, Pending_hits = 6808, Reservation_fails = 13726
L2_cache_bank[3]: Access = 82540, Miss = 17492, Miss_rate = 0.212, Pending_hits = 6788, Reservation_fails = 15950
L2_cache_bank[4]: Access = 82116, Miss = 17536, Miss_rate = 0.214, Pending_hits = 6042, Reservation_fails = 11047
L2_cache_bank[5]: Access = 95540, Miss = 14622, Miss_rate = 0.153, Pending_hits = 6358, Reservation_fails = 17411
L2_cache_bank[6]: Access = 81860, Miss = 17540, Miss_rate = 0.214, Pending_hits = 6466, Reservation_fails = 11247
L2_cache_bank[7]: Access = 100678, Miss = 17304, Miss_rate = 0.172, Pending_hits = 6920, Reservation_fails = 16659
L2_cache_bank[8]: Access = 94862, Miss = 14650, Miss_rate = 0.154, Pending_hits = 6190, Reservation_fails = 12975
L2_cache_bank[9]: Access = 82092, Miss = 17472, Miss_rate = 0.213, Pending_hits = 6123, Reservation_fails = 13905
L2_cache_bank[10]: Access = 100496, Miss = 17266, Miss_rate = 0.172, Pending_hits = 6647, Reservation_fails = 12991
L2_cache_bank[11]: Access = 81344, Miss = 17456, Miss_rate = 0.215, Pending_hits = 6477, Reservation_fails = 11517
L2_total_cache_accesses = 1080034
L2_total_cache_misses = 200832
L2_total_cache_miss_rate = 0.1859
L2_total_cache_pending_hits = 77162
L2_total_cache_reservation_fails = 164473
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 589230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1749
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27376
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5344
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 624
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 143810
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1872
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 855884
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188904
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 348
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 143810
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1080034
icnt_total_pkts_simt_to_mem=411694
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1397227
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1491528
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000236206
	minimum = 0 (at node 0)
	maximum = 0.00148235 (at node 4)
Accepted packet rate average = 0.000236206
	minimum = 0 (at node 0)
	maximum = 0.0048952 (at node 4)
Injected flit rate average = 0.000255357
	minimum = 0 (at node 0)
	maximum = 0.00199945 (at node 4)
Accepted flit rate average= 0.000255357
	minimum = 0 (at node 0)
	maximum = 0.0048952 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0132 (22 samples)
	minimum = 5 (22 samples)
	maximum = 216.682 (22 samples)
Network latency average = 19.8644 (22 samples)
	minimum = 5 (22 samples)
	maximum = 214.136 (22 samples)
Flit latency average = 19.0729 (22 samples)
	minimum = 5 (22 samples)
	maximum = 213.455 (22 samples)
Fragmentation average = 0.00136519 (22 samples)
	minimum = 0 (22 samples)
	maximum = 55.8182 (22 samples)
Injected packet rate average = 0.0759109 (22 samples)
	minimum = 0.0294751 (22 samples)
	maximum = 0.192956 (22 samples)
Accepted packet rate average = 0.0759109 (22 samples)
	minimum = 0.0280297 (22 samples)
	maximum = 0.112165 (22 samples)
Injected flit rate average = 0.0810387 (22 samples)
	minimum = 0.0384032 (22 samples)
	maximum = 0.193143 (22 samples)
Accepted flit rate average = 0.0810387 (22 samples)
	minimum = 0.0380255 (22 samples)
	maximum = 0.112165 (22 samples)
Injected packet size average = 1.06755 (22 samples)
Accepted packet size average = 1.06755 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 54 sec (294 sec)
gpgpu_simulation_rate = 460344 (inst/sec)
gpgpu_simulation_rate = 2334 (cycle/sec)
gpgpu_silicon_slowdown = 128534x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (24,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 34304
gpu_sim_insn = 472320
gpu_ipc =      13.7687
gpu_tot_sim_cycle = 720501
gpu_tot_sim_insn = 135813568
gpu_tot_ipc =     188.4988
gpu_tot_issued_cta = 5744
gpu_occupancy = 3.3336% 
gpu_tot_occupancy = 35.6450% 
max_total_param_size = 0
gpu_stall_dramfull = 364395
gpu_stall_icnt2sh    = 186184
partiton_level_parallism =       0.0852
partiton_level_parallism_total  =       0.4444
partiton_level_parallism_util =       1.1145
partiton_level_parallism_util_total  =       1.7781
L2_BW  =       2.8534 GB/Sec
L2_BW_total  =      14.5263 GB/Sec
gpu_total_sim_rate=452711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2221592
	L1I_total_cache_misses = 29992
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17641
L1D_cache:
	L1D_cache_core[0]: Access = 24833, Miss = 14729, Miss_rate = 0.593, Pending_hits = 1444, Reservation_fails = 6290
	L1D_cache_core[1]: Access = 24673, Miss = 14839, Miss_rate = 0.601, Pending_hits = 1578, Reservation_fails = 8175
	L1D_cache_core[2]: Access = 24753, Miss = 14675, Miss_rate = 0.593, Pending_hits = 1517, Reservation_fails = 5484
	L1D_cache_core[3]: Access = 24609, Miss = 14683, Miss_rate = 0.597, Pending_hits = 1632, Reservation_fails = 6653
	L1D_cache_core[4]: Access = 24817, Miss = 14947, Miss_rate = 0.602, Pending_hits = 1594, Reservation_fails = 7240
	L1D_cache_core[5]: Access = 24704, Miss = 14474, Miss_rate = 0.586, Pending_hits = 1742, Reservation_fails = 7882
	L1D_cache_core[6]: Access = 24944, Miss = 14834, Miss_rate = 0.595, Pending_hits = 1597, Reservation_fails = 5822
	L1D_cache_core[7]: Access = 24609, Miss = 14683, Miss_rate = 0.597, Pending_hits = 1496, Reservation_fails = 7052
	L1D_cache_core[8]: Access = 24673, Miss = 14692, Miss_rate = 0.595, Pending_hits = 1607, Reservation_fails = 5684
	L1D_cache_core[9]: Access = 24640, Miss = 14651, Miss_rate = 0.595, Pending_hits = 1532, Reservation_fails = 6658
	L1D_cache_core[10]: Access = 24591, Miss = 14485, Miss_rate = 0.589, Pending_hits = 1594, Reservation_fails = 6560
	L1D_cache_core[11]: Access = 24752, Miss = 14712, Miss_rate = 0.594, Pending_hits = 1681, Reservation_fails = 7045
	L1D_cache_core[12]: Access = 25057, Miss = 14809, Miss_rate = 0.591, Pending_hits = 1642, Reservation_fails = 6545
	L1D_cache_core[13]: Access = 24738, Miss = 14692, Miss_rate = 0.594, Pending_hits = 1581, Reservation_fails = 7618
	L1D_cache_core[14]: Access = 24259, Miss = 14468, Miss_rate = 0.596, Pending_hits = 1768, Reservation_fails = 7150
	L1D_total_cache_accesses = 370652
	L1D_total_cache_misses = 220373
	L1D_total_cache_miss_rate = 0.5946
	L1D_total_cache_pending_hits = 24005
	L1D_total_cache_reservation_fails = 101858
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 134412
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 101820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134322
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2191600
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17641
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275456
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 95196
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2221592

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 92302
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9486
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
ctas_completed 5744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22614, 13098, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 7068, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 
gpgpu_n_tot_thrd_icount = 140570112
gpgpu_n_tot_w_icount = 4392816
gpgpu_n_stall_shd_mem = 238922
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214979
gpgpu_n_mem_write_global = 95196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4407296
gpgpu_n_store_insn = 1523136
gpgpu_n_shmem_insn = 49449792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4279296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9098
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:875329	W0_Idle:4836852	W0_Scoreboard:4880955	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109844
single_issue_nums: WS0:2221470	WS1:2171346	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1719832 {8:214979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6854112 {72:95196,}
traffic_breakdown_coretomem[INST_ACC_R] = 79784 {8:9973,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34396640 {40:859916,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1523136 {8:190392,}
traffic_breakdown_memtocore[INST_ACC_R] = 1595680 {40:39892,}
maxmflatency = 909 
max_icnt2mem_latency = 725 
maxmrqlatency = 278 
max_icnt2sh_latency = 274 
averagemflatency = 255 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 65 
mrq_lat_table:158433 	14938 	20373 	27820 	14529 	3589 	1503 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	30962 	600570 	375127 	43679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9282 	522 	139 	279740 	13289 	11778 	4003 	1410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	98208 	128213 	139543 	186508 	373512 	124335 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	26 	615 	171 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.107345 20.687500 12.926380 23.889908 10.981566 20.312057  9.633466 18.246988  9.104693 18.010870 13.606896 27.591398 24.485294 84.923080 40.875000 156.142853 
dram[1]: 19.022058 21.528456 26.827957 25.038462 17.248486 21.533834 15.343750 18.759260 11.775862 15.932693 18.319149 28.197802 35.450001 84.923080 73.535713 156.142853 
dram[2]: 21.167999 12.118644 24.961538 12.120000 19.737930 10.650225 17.905325  9.750000 17.817204  9.513207 27.831579 13.724638 78.857140 25.136364 156.285721 40.775002 
dram[3]: 21.512196 18.255320 25.959999 26.336842 22.535433 17.375757 18.259037 16.203297 17.627659 12.246428 27.257732 18.419117 84.923080 38.089287 156.285721 73.464287 
dram[4]: 12.470930 21.652893 12.926829 24.799999 11.027907 19.820690 10.594713 18.582823  9.481061 18.674158 13.835714 29.494253 25.212122 78.857140 37.159092 156.142853 
dram[5]: 18.181818 23.779816 27.921349 26.845362 17.321213 22.279070 15.494737 18.674847 11.641638 16.294117 20.237705 29.494253 37.964287 110.400002 73.285713 156.142853 
average row locality = 242039/12329 = 19.631681
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       603       864       667       936       744      1040       776      1106       813      1172       635       908       553       832       532       788 
dram[1]:       837       864       895       936      1019      1040      1056      1110      1179      1172       893       908       780       832       733       788 
dram[2]:       860       609       936       667      1036       749      1108       771      1172       814       936       606       832       553       792       528 
dram[3]:       860       840       936       894      1036      1025      1110      1052      1172      1181       936       865       832       783       792       729 
dram[4]:       608       864       666       936       742      1044       772      1106       809      1176       626       908       556       832       533       788 
dram[5]:       847       864       889       936      1024      1044      1053      1112      1179      1176       858       908       782       832       728       788 
total dram writes = 84009
bank skew: 1181/528 = 2.24
chip skew: 15043/12966 = 1.16
average mf latency per bank:
dram[0]:       7347      2863      6127      2780      5247      2797      5015      2738      4724      2299      4204      1692      4041      1435      4329      1455
dram[1]:       4207      2779      3921      2752      4117      2700      4265      2673      3257      2359      3227      1646      3010      1512      3032      1470
dram[2]:       2866      7146      2712      6335      2899      5102      2659      5123      2357      4696      1660      4443      1477      4168      1443      4631
dram[3]:       2840      4120      2739      4064      2739      4195      2655      4681      2369      3406      1633      3362      1486      3033      1439      3115
dram[4]:       6605      2811      6049      2819      5277      2793      4982      2804      4733      2208      4048      1708      3875      1460      4194      1443
dram[5]:       4094      2750      3979      2809      3944      2706      4189      2731      3409      2237      3160      1659      2906      1484      3109      1464
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       660       736       729       645       689       807       499
dram[1]:        748       465       747       507       746       583       802       687       808       899       899       627       858       707       788       440
dram[2]:        482       759       477       762       633       788       635       775       685       800       665       717       708       695       494       672
dram[3]:        462       784       509       788       636       784       635       818       909       811       683       850       711       846       466       808
dram[4]:        747       425       780       552       809       696       821       691       823       596       701       702       626       733       646       444
dram[5]:        745       426       607       507       744       623       825       676       836       836       866       635       831       715       742       457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2219083 n_nop=2170260 n_act=2210 n_pre=2194 n_ref_event=94877550480976 n_req=38265 n_rd=31482 n_rd_L2_A=0 n_write=0 n_wr_bk=12969 bw_util=0.04006
n_activity=238060 dram_eff=0.3734
bk0: 1812a 2203835i bk1: 2216a 2201302i bk2: 1734a 2205227i bk3: 2136a 2202646i bk4: 1960a 2202133i bk5: 2344a 2199889i bk6: 1974a 2201934i bk7: 2476a 2200020i bk8: 2060a 2199677i bk9: 2728a 2197810i bk10: 1624a 2205223i bk11: 2112a 2201803i bk12: 1368a 2206601i bk13: 1792a 2204290i bk14: 1354a 2208850i bk15: 1792a 2206580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942532
Row_Buffer_Locality_read = 0.970713
Row_Buffer_Locality_write = 0.811735
Bank_Level_Parallism = 1.597708
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040062 
total_CMD = 2219083 
util_bw = 88902 
Wasted_Col = 80722 
Wasted_Row = 20423 
Idle = 2029036 

BW Util Bottlenecks: 
RCDc_limit = 10203 
RCDWRc_limit = 7449 
WTRc_limit = 10675 
RTWc_limit = 56705 
CCDLc_limit = 42431 
rwq = 0 
CCDLc_limit_alone = 25281 
WTRc_limit_alone = 8667 
RTWc_limit_alone = 41563 

Commands details: 
total_CMD = 2219083 
n_nop = 2170260 
Read = 31482 
Write = 0 
L2_Alloc = 0 
L2_WB = 12969 
n_act = 2210 
n_pre = 2194 
n_ref = 94877550480976 
n_req = 38265 
total_req = 44451 

Dual Bus Interface Util: 
issued_total_row = 4404 
issued_total_col = 44451 
Row_Bus_Util =  0.001985 
CoL_Bus_Util = 0.020031 
Either_Row_CoL_Bus_Util = 0.022001 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000655 
queue_avg = 0.263230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2219083 n_nop=2165263 n_act=1980 n_pre=1964 n_ref_event=94877551327344 n_req=42487 n_rd=34860 n_rd_L2_A=0 n_write=0 n_wr_bk=15042 bw_util=0.04498
n_activity=253211 dram_eff=0.3942
bk0: 2160a 2201265i bk1: 2216a 2201526i bk2: 2042a 2203045i bk3: 2136a 2203226i bk4: 2326a 2198764i bk5: 2344a 2199971i bk6: 2404a 2199307i bk7: 2484a 2199238i bk8: 2786a 2194540i bk9: 2728a 2196075i bk10: 2116a 2200706i bk11: 2112a 2201334i bk12: 1732a 2202987i bk13: 1792a 2203177i bk14: 1690a 2206171i bk15: 1792a 2205902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953727
Row_Buffer_Locality_read = 0.976162
Row_Buffer_Locality_write = 0.851187
Bank_Level_Parallism = 1.661752
Bank_Level_Parallism_Col = 1.666447
Bank_Level_Parallism_Ready = 1.086351
write_to_read_ratio_blp_rw_average = 0.574526
GrpLevelPara = 1.281758 

BW Util details:
bwutil = 0.044975 
total_CMD = 2219083 
util_bw = 99804 
Wasted_Col = 86026 
Wasted_Row = 18729 
Idle = 2014524 

BW Util Bottlenecks: 
RCDc_limit = 8964 
RCDWRc_limit = 6455 
WTRc_limit = 12460 
RTWc_limit = 64601 
CCDLc_limit = 46272 
rwq = 0 
CCDLc_limit_alone = 27136 
WTRc_limit_alone = 10077 
RTWc_limit_alone = 47848 

Commands details: 
total_CMD = 2219083 
n_nop = 2165263 
Read = 34860 
Write = 0 
L2_Alloc = 0 
L2_WB = 15042 
n_act = 1980 
n_pre = 1964 
n_ref = 94877551327344 
n_req = 42487 
total_req = 49902 

Dual Bus Interface Util: 
issued_total_row = 3944 
issued_total_col = 49902 
Row_Bus_Util =  0.001777 
CoL_Bus_Util = 0.022488 
Either_Row_CoL_Bus_Util = 0.024253 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000483 
queue_avg = 0.299982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2219083 n_nop=2170288 n_act=2212 n_pre=2196 n_ref_event=0 n_req=38248 n_rd=31462 n_rd_L2_A=0 n_write=0 n_wr_bk=12969 bw_util=0.04004
n_activity=238026 dram_eff=0.3733
bk0: 2216a 2201989i bk1: 1808a 2204316i bk2: 2128a 2202803i bk3: 1748a 2205107i bk4: 2344a 2199570i bk5: 1950a 2201785i bk6: 2472a 2199451i bk7: 1976a 2201491i bk8: 2728a 2197605i bk9: 2058a 2199779i bk10: 2176a 2201662i bk11: 1560a 2204854i bk12: 1792a 2204356i bk13: 1362a 2207157i bk14: 1792a 2206711i bk15: 1352a 2208948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942533
Row_Buffer_Locality_read = 0.970313
Row_Buffer_Locality_write = 0.813734
Bank_Level_Parallism = 1.601238
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.080926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040044 
total_CMD = 2219083 
util_bw = 88862 
Wasted_Col = 79886 
Wasted_Row = 21135 
Idle = 2029200 

BW Util Bottlenecks: 
RCDc_limit = 10247 
RCDWRc_limit = 7306 
WTRc_limit = 10033 
RTWc_limit = 56299 
CCDLc_limit = 41860 
rwq = 0 
CCDLc_limit_alone = 25002 
WTRc_limit_alone = 8124 
RTWc_limit_alone = 41350 

Commands details: 
total_CMD = 2219083 
n_nop = 2170288 
Read = 31462 
Write = 0 
L2_Alloc = 0 
L2_WB = 12969 
n_act = 2212 
n_pre = 2196 
n_ref = 0 
n_req = 38248 
total_req = 44431 

Dual Bus Interface Util: 
issued_total_row = 4408 
issued_total_col = 44431 
Row_Bus_Util =  0.001986 
CoL_Bus_Util = 0.020022 
Either_Row_CoL_Bus_Util = 0.021989 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000902 
queue_avg = 0.258323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258323
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2219083 n_nop=2165320 n_act=1939 n_pre=1923 n_ref_event=0 n_req=42505 n_rd=34878 n_rd_L2_A=0 n_write=0 n_wr_bk=15043 bw_util=0.04499
n_activity=253692 dram_eff=0.3936
bk0: 2216a 2201742i bk1: 2148a 2201809i bk2: 2128a 2202818i bk3: 2050a 2202628i bk4: 2344a 2199441i bk5: 2344a 2199161i bk6: 2476a 2198917i bk7: 2408a 2199574i bk8: 2728a 2196318i bk9: 2798a 2194349i bk10: 2176a 2202072i bk11: 2052a 2200992i bk12: 1792a 2203597i bk13: 1736a 2203745i bk14: 1792a 2206188i bk15: 1690a 2205896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954735
Row_Buffer_Locality_read = 0.976633
Row_Buffer_Locality_write = 0.854596
Bank_Level_Parallism = 1.653678
Bank_Level_Parallism_Col = 1.660424
Bank_Level_Parallism_Ready = 1.087158
write_to_read_ratio_blp_rw_average = 0.580430
GrpLevelPara = 1.275214 

BW Util details:
bwutil = 0.044992 
total_CMD = 2219083 
util_bw = 99842 
Wasted_Col = 85674 
Wasted_Row = 18944 
Idle = 2014623 

BW Util Bottlenecks: 
RCDc_limit = 8926 
RCDWRc_limit = 6305 
WTRc_limit = 11849 
RTWc_limit = 64018 
CCDLc_limit = 45622 
rwq = 0 
CCDLc_limit_alone = 26896 
WTRc_limit_alone = 9724 
RTWc_limit_alone = 47417 

Commands details: 
total_CMD = 2219083 
n_nop = 2165320 
Read = 34878 
Write = 0 
L2_Alloc = 0 
L2_WB = 15043 
n_act = 1939 
n_pre = 1923 
n_ref = 0 
n_req = 42505 
total_req = 49921 

Dual Bus Interface Util: 
issued_total_row = 3862 
issued_total_col = 49921 
Row_Bus_Util =  0.001740 
CoL_Bus_Util = 0.022496 
Either_Row_CoL_Bus_Util = 0.024228 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000372 
queue_avg = 0.289684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289684
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2219083 n_nop=2170463 n_act=2148 n_pre=2132 n_ref_event=227392 n_req=38191 n_rd=31408 n_rd_L2_A=0 n_write=0 n_wr_bk=12966 bw_util=0.03999
n_activity=235882 dram_eff=0.3762
bk0: 1808a 2204037i bk1: 2188a 2202350i bk2: 1748a 2204849i bk3: 2136a 2202035i bk4: 1948a 2202281i bk5: 2352a 2199034i bk6: 1962a 2202983i bk7: 2476a 2199331i bk8: 2044a 2200027i bk9: 2736a 2197052i bk10: 1596a 2205382i bk11: 2112a 2202285i bk12: 1364a 2206275i bk13: 1792a 2203974i bk14: 1354a 2208862i bk15: 1792a 2207014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944149
Row_Buffer_Locality_read = 0.971727
Row_Buffer_Locality_write = 0.816453
Bank_Level_Parallism = 1.614689
Bank_Level_Parallism_Col = 1.614290
Bank_Level_Parallism_Ready = 1.076334
write_to_read_ratio_blp_rw_average = 0.563938
GrpLevelPara = 1.248832 

BW Util details:
bwutil = 0.039993 
total_CMD = 2219083 
util_bw = 88748 
Wasted_Col = 79496 
Wasted_Row = 19972 
Idle = 2030867 

BW Util Bottlenecks: 
RCDc_limit = 9822 
RCDWRc_limit = 7239 
WTRc_limit = 10846 
RTWc_limit = 56540 
CCDLc_limit = 41247 
rwq = 0 
CCDLc_limit_alone = 24513 
WTRc_limit_alone = 8864 
RTWc_limit_alone = 41788 

Commands details: 
total_CMD = 2219083 
n_nop = 2170463 
Read = 31408 
Write = 0 
L2_Alloc = 0 
L2_WB = 12966 
n_act = 2148 
n_pre = 2132 
n_ref = 227392 
n_req = 38191 
total_req = 44374 

Dual Bus Interface Util: 
issued_total_row = 4280 
issued_total_col = 44374 
Row_Bus_Util =  0.001929 
CoL_Bus_Util = 0.019997 
Either_Row_CoL_Bus_Util = 0.021910 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000699 
queue_avg = 0.259571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259571
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2219083 n_nop=2165532 n_act=1924 n_pre=1908 n_ref_event=0 n_req=42343 n_rd=34732 n_rd_L2_A=0 n_write=0 n_wr_bk=15020 bw_util=0.04484
n_activity=253676 dram_eff=0.3922
bk0: 2168a 2201347i bk1: 2160a 2201557i bk2: 2036a 2203456i bk3: 2136a 2202802i bk4: 2334a 2199027i bk5: 2352a 2199563i bk6: 2404a 2200011i bk7: 2488a 2199045i bk8: 2780a 2194810i bk9: 2736a 2196638i bk10: 2026a 2201621i bk11: 2112a 2201617i bk12: 1730a 2203850i bk13: 1792a 2203360i bk14: 1686a 2206437i bk15: 1792a 2206098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954916
Row_Buffer_Locality_read = 0.977024
Row_Buffer_Locality_write = 0.854027
Bank_Level_Parallism = 1.643533
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.082636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044840 
total_CMD = 2219083 
util_bw = 99504 
Wasted_Col = 86417 
Wasted_Row = 18518 
Idle = 2014644 

BW Util Bottlenecks: 
RCDc_limit = 8620 
RCDWRc_limit = 6352 
WTRc_limit = 11943 
RTWc_limit = 64969 
CCDLc_limit = 46445 
rwq = 0 
CCDLc_limit_alone = 27165 
WTRc_limit_alone = 9703 
RTWc_limit_alone = 47929 

Commands details: 
total_CMD = 2219083 
n_nop = 2165532 
Read = 34732 
Write = 0 
L2_Alloc = 0 
L2_WB = 15020 
n_act = 1924 
n_pre = 1908 
n_ref = 0 
n_req = 42343 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 3832 
issued_total_col = 49752 
Row_Bus_Util =  0.001727 
CoL_Bus_Util = 0.022420 
Either_Row_CoL_Bus_Util = 0.024132 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000616 
queue_avg = 0.287886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96020, Miss = 14746, Miss_rate = 0.154, Pending_hits = 6287, Reservation_fails = 15568
L2_cache_bank[1]: Access = 83604, Miss = 17596, Miss_rate = 0.210, Pending_hits = 6316, Reservation_fails = 15216
L2_cache_bank[2]: Access = 101722, Miss = 17564, Miss_rate = 0.173, Pending_hits = 6916, Reservation_fails = 15444
L2_cache_bank[3]: Access = 83260, Miss = 17604, Miss_rate = 0.211, Pending_hits = 6964, Reservation_fails = 18678
L2_cache_bank[4]: Access = 82732, Miss = 17648, Miss_rate = 0.213, Pending_hits = 6202, Reservation_fails = 13082
L2_cache_bank[5]: Access = 96020, Miss = 14670, Miss_rate = 0.153, Pending_hits = 6422, Reservation_fails = 18106
L2_cache_bank[6]: Access = 82476, Miss = 17652, Miss_rate = 0.214, Pending_hits = 6626, Reservation_fails = 13355
L2_cache_bank[7]: Access = 102286, Miss = 17528, Miss_rate = 0.171, Pending_hits = 7008, Reservation_fails = 18032
L2_cache_bank[8]: Access = 95342, Miss = 14698, Miss_rate = 0.154, Pending_hits = 6254, Reservation_fails = 13669
L2_cache_bank[9]: Access = 82708, Miss = 17584, Miss_rate = 0.213, Pending_hits = 6283, Reservation_fails = 15981
L2_cache_bank[10]: Access = 102100, Miss = 17478, Miss_rate = 0.171, Pending_hits = 6735, Reservation_fails = 14289
L2_cache_bank[11]: Access = 81960, Miss = 17568, Miss_rate = 0.214, Pending_hits = 6637, Reservation_fails = 13585
L2_total_cache_accesses = 1090230
L2_total_cache_misses = 202336
L2_total_cache_miss_rate = 0.1856
L2_total_cache_pending_hits = 78650
L2_total_cache_reservation_fails = 185005
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 591250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 147571
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1757
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31088
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6064
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 164342
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2055
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 859916
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 190392
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39892
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 348
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 164342
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1090230
icnt_total_pkts_simt_to_mem=415359
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.53076
	minimum = 5
	maximum = 43
Network latency average = 5.51643
	minimum = 5
	maximum = 42
Slowest packet = 1409815
Flit latency average = 5.74713
	minimum = 5
	maximum = 41
Slowest flit = 1504961
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.014162
	minimum = 0.00454757 (at node 4)
	maximum = 0.046875 (at node 22)
Accepted packet rate average = 0.014162
	minimum = 0.00378965 (at node 20)
	maximum = 0.0220382 (at node 5)
Injected flit rate average = 0.0149653
	minimum = 0.00545126 (at node 4)
	maximum = 0.046875 (at node 22)
Accepted flit rate average= 0.0149653
	minimum = 0.00437267 (at node 20)
	maximum = 0.0220382 (at node 5)
Injected packet length average = 1.05672
Accepted packet length average = 1.05672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.34 (23 samples)
	minimum = 5 (23 samples)
	maximum = 209.13 (23 samples)
Network latency average = 19.2406 (23 samples)
	minimum = 5 (23 samples)
	maximum = 206.652 (23 samples)
Flit latency average = 18.4935 (23 samples)
	minimum = 5 (23 samples)
	maximum = 205.957 (23 samples)
Fragmentation average = 0.00130583 (23 samples)
	minimum = 0 (23 samples)
	maximum = 53.3913 (23 samples)
Injected packet rate average = 0.0732262 (23 samples)
	minimum = 0.0283913 (23 samples)
	maximum = 0.186605 (23 samples)
Accepted packet rate average = 0.0732262 (23 samples)
	minimum = 0.0269758 (23 samples)
	maximum = 0.108246 (23 samples)
Injected flit rate average = 0.0781659 (23 samples)
	minimum = 0.0369705 (23 samples)
	maximum = 0.186783 (23 samples)
Accepted flit rate average = 0.0781659 (23 samples)
	minimum = 0.0365624 (23 samples)
	maximum = 0.108246 (23 samples)
Injected packet size average = 1.06746 (23 samples)
Accepted packet size average = 1.06746 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 0 sec (300 sec)
gpgpu_simulation_rate = 452711 (inst/sec)
gpgpu_simulation_rate = 2401 (cycle/sec)
gpgpu_silicon_slowdown = 124947x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (24,24,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 23546
gpu_sim_insn = 13713408
gpu_ipc =     582.4092
gpu_tot_sim_cycle = 744047
gpu_tot_sim_insn = 149526976
gpu_tot_ipc =     200.9644
gpu_tot_issued_cta = 6320
gpu_occupancy = 78.1805% 
gpu_tot_occupancy = 37.5316% 
max_total_param_size = 0
gpu_stall_dramfull = 407945
gpu_stall_icnt2sh    = 212393
partiton_level_parallism =       1.3351
partiton_level_parallism_total  =       0.4725
partiton_level_parallism_util =       1.9098
partiton_level_parallism_util_total  =       1.7891
L2_BW  =      43.7525 GB/Sec
L2_BW_total  =      15.4512 GB/Sec
gpu_total_sim_rate=460083

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2438168
	L1I_total_cache_misses = 32145
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20426
L1D_cache:
	L1D_cache_core[0]: Access = 27201, Miss = 16155, Miss_rate = 0.594, Pending_hits = 1578, Reservation_fails = 7649
	L1D_cache_core[1]: Access = 27169, Miss = 16342, Miss_rate = 0.601, Pending_hits = 1720, Reservation_fails = 8850
	L1D_cache_core[2]: Access = 27121, Miss = 16065, Miss_rate = 0.592, Pending_hits = 1784, Reservation_fails = 5787
	L1D_cache_core[3]: Access = 27105, Miss = 16224, Miss_rate = 0.599, Pending_hits = 1735, Reservation_fails = 7849
	L1D_cache_core[4]: Access = 27249, Miss = 16431, Miss_rate = 0.603, Pending_hits = 1770, Reservation_fails = 8132
	L1D_cache_core[5]: Access = 27136, Miss = 16058, Miss_rate = 0.592, Pending_hits = 1877, Reservation_fails = 8987
	L1D_cache_core[6]: Access = 27376, Miss = 16412, Miss_rate = 0.600, Pending_hits = 1679, Reservation_fails = 7070
	L1D_cache_core[7]: Access = 27169, Miss = 16273, Miss_rate = 0.599, Pending_hits = 1656, Reservation_fails = 7584
	L1D_cache_core[8]: Access = 27105, Miss = 16203, Miss_rate = 0.598, Pending_hits = 1774, Reservation_fails = 6702
	L1D_cache_core[9]: Access = 27072, Miss = 16218, Miss_rate = 0.599, Pending_hits = 1681, Reservation_fails = 7695
	L1D_cache_core[10]: Access = 27087, Miss = 15993, Miss_rate = 0.590, Pending_hits = 1734, Reservation_fails = 7622
	L1D_cache_core[11]: Access = 27248, Miss = 16266, Miss_rate = 0.597, Pending_hits = 1748, Reservation_fails = 7402
	L1D_cache_core[12]: Access = 27489, Miss = 16324, Miss_rate = 0.594, Pending_hits = 1801, Reservation_fails = 7242
	L1D_cache_core[13]: Access = 27234, Miss = 16203, Miss_rate = 0.595, Pending_hits = 1784, Reservation_fails = 8696
	L1D_cache_core[14]: Access = 26755, Miss = 15976, Miss_rate = 0.597, Pending_hits = 1968, Reservation_fails = 7555
	L1D_total_cache_accesses = 407516
	L1D_total_cache_misses = 243143
	L1D_total_cache_miss_rate = 0.5966
	L1D_total_cache_pending_hits = 26289
	L1D_total_cache_reservation_fails = 114822
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 148236
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148146
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2406023
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32145
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20426
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104412
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2438168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 103235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11491
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20426
ctas_completed 6320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23358, 13842, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 
gpgpu_n_tot_thrd_icount = 154283520
gpgpu_n_tot_w_icount = 4821360
gpgpu_n_stall_shd_mem = 258204
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237124
gpgpu_n_mem_write_global = 104412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849664
gpgpu_n_store_insn = 1670592
gpgpu_n_shmem_insn = 54463296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9948
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:960110	W0_Idle:4847838	W0_Scoreboard:5052166	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2435742	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1896992 {8:237124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7517664 {72:104412,}
traffic_breakdown_coretomem[INST_ACC_R] = 80384 {8:10048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37939840 {40:948496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670592 {8:208824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1607680 {40:40192,}
maxmflatency = 909 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 256 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 66 
mrq_lat_table:169108 	15871 	21554 	28937 	15020 	3850 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	33190 	658474 	415176 	50510 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9326 	539 	139 	307416 	15042 	13012 	4450 	1675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102949 	138888 	150505 	204066 	417435 	143296 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	26 	644 	186 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.915730 22.945736 13.133333 24.360361 11.611872 22.265734  9.794466 18.625000  9.307693 18.379488 13.829932 28.063158 25.928572 89.500000 40.357143 142.875000 
dram[1]: 20.051094 23.870968 27.180851 25.509434 18.108435 23.585186 15.494845 19.140244 11.929530 16.071749 18.612677 28.666666 36.790321 89.500000 70.633331 142.875000 
dram[2]: 23.476191 12.697803 25.622641 12.209040 21.646259 11.266666 18.397661  9.832000 18.010050  9.783089 28.494844 13.814285 83.533333 26.602942 144.250000 39.785713 
dram[3]: 23.854839 18.794521 26.627451 26.479166 24.666666 18.234940 18.755953 16.244566 17.830845 12.479021 27.919191 18.576643 89.500000 39.431034 144.250000 69.900002 
dram[4]: 13.300578 23.693548 13.132530 25.271029 11.663594 21.727892 10.764193 18.963636  9.715867 18.842932 14.063380 29.955055 26.647058 83.599998 36.847828 142.875000 
dram[5]: 19.062069 26.418182 28.277779 27.313131 18.180723 24.381680 15.645833 19.054546 11.842810 16.716280 20.560976 29.955055 39.344826 114.000000 70.400002 142.875000 
average row locality = 256760/12606 = 20.368078
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       659       976       691       976       808      1168       800      1146       885      1312       659       948       597       916       556       828 
dram[1]:       893       976       919       976      1083      1168      1080      1150      1251      1312       917       948       824       916       757       828 
dram[2]:       972       669       984       683      1164       813      1156       787      1312       886       984       622       916       597       840       544 
dram[3]:       972       900       984       910      1164      1089      1158      1068      1312      1253       984       881       916       827       840       745 
dram[4]:       664       980       690       976       806      1172       796      1146       877      1318       650       948       596       920       557       828 
dram[5]:       903       980       913       976      1088      1172      1077      1152      1247      1316       882       948       822       920       752       828 
total dram writes = 89755
bank skew: 1318/544 = 2.42
chip skew: 16003/13924 = 1.15
average mf latency per bank:
dram[0]:       6835      2726      6017      2816      4923      2634      4946      2764      4600      2483      4428      2277      3900      1615      4281      1713
dram[1]:       4501      2650      4326      2818      4252      2548      4589      2707      3620      2529      3899      2229      3434      1694      3545      1643
dram[2]:       2736      6611      2751      6284      2729      4792      2676      5099      2570      4568      2385      4619      1645      4012      1675      4624
dram[3]:       2680      4341      2751      4472      2581      4260      2687      4964      2528      3665      2254      3888      1649      3400      1602      3643
dram[4]:       6159      2681      5936      2876      4950      2634      4910      2821      4558      2499      4259      2371      3771      1634      4145      1688
dram[5]:       4293      2608      4302      2868      4020      2560      4421      2785      3582      2491      3753      2277      3307      1668      3553      1650
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       705       736       746       645       782       807       763
dram[1]:        748       465       747       507       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        482       759       477       762       633       788       635       775       706       800       737       717       733       695       731       672
dram[3]:        462       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       436       780       552       809       696       821       691       823       787       701       790       626       747       646       745
dram[5]:        745       456       675       507       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291602 n_nop=2239767 n_act=2256 n_pre=2240 n_ref_event=94877550480976 n_req=40711 n_rd=33450 n_rd_L2_A=0 n_write=0 n_wr_bk=13925 bw_util=0.04135
n_activity=251698 dram_eff=0.3764
bk0: 1940a 2275437i bk1: 2472a 2271949i bk2: 1782a 2277319i bk3: 2216a 2274427i bk4: 2088a 2273414i bk5: 2600a 2270200i bk6: 2022a 2274046i bk7: 2556a 2271884i bk8: 2164a 2271052i bk9: 2928a 2268288i bk10: 1672a 2277333i bk11: 2192a 2273577i bk12: 1496a 2278049i bk13: 2048a 2275061i bk14: 1402a 2280891i bk15: 1872a 2278499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944855
Row_Buffer_Locality_read = 0.972436
Row_Buffer_Locality_write = 0.817794
Bank_Level_Parallism = 1.608531
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.075327
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041347 
total_CMD = 2291602 
util_bw = 94750 
Wasted_Col = 85768 
Wasted_Row = 20538 
Idle = 2090546 

BW Util Bottlenecks: 
RCDc_limit = 10203 
RCDWRc_limit = 7693 
WTRc_limit = 11607 
RTWc_limit = 61559 
CCDLc_limit = 45384 
rwq = 0 
CCDLc_limit_alone = 26809 
WTRc_limit_alone = 9395 
RTWc_limit_alone = 45196 

Commands details: 
total_CMD = 2291602 
n_nop = 2239767 
Read = 33450 
Write = 0 
L2_Alloc = 0 
L2_WB = 13925 
n_act = 2256 
n_pre = 2240 
n_ref = 94877550480976 
n_req = 40711 
total_req = 47375 

Dual Bus Interface Util: 
issued_total_row = 4496 
issued_total_col = 47375 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.020673 
Either_Row_CoL_Bus_Util = 0.022620 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000695 
queue_avg = 0.265388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291602 n_nop=2234759 n_act=2026 n_pre=2010 n_ref_event=94877551327344 n_req=44941 n_rd=36836 n_rd_L2_A=0 n_write=0 n_wr_bk=15998 bw_util=0.04611
n_activity=267110 dram_eff=0.3956
bk0: 2292a 2272681i bk1: 2472a 2271972i bk2: 2090a 2275174i bk3: 2216a 2275106i bk4: 2454a 2270171i bk5: 2600a 2270223i bk6: 2452a 2271425i bk7: 2564a 2271217i bk8: 2890a 2265792i bk9: 2928a 2266746i bk10: 2164a 2272791i bk11: 2192a 2273178i bk12: 1864a 2274601i bk13: 2048a 2274208i bk14: 1738a 2278273i bk15: 1872a 2277651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955230
Row_Buffer_Locality_read = 0.977441
Row_Buffer_Locality_write = 0.854288
Bank_Level_Parallism = 1.666138
Bank_Level_Parallism_Col = 1.669354
Bank_Level_Parallism_Ready = 1.085381
write_to_read_ratio_blp_rw_average = 0.578266
GrpLevelPara = 1.279254 

BW Util details:
bwutil = 0.046111 
total_CMD = 2291602 
util_bw = 105668 
Wasted_Col = 91095 
Wasted_Row = 18896 
Idle = 2075943 

BW Util Bottlenecks: 
RCDc_limit = 8964 
RCDWRc_limit = 6699 
WTRc_limit = 13381 
RTWc_limit = 69122 
CCDLc_limit = 49454 
rwq = 0 
CCDLc_limit_alone = 28823 
WTRc_limit_alone = 10806 
RTWc_limit_alone = 51066 

Commands details: 
total_CMD = 2291602 
n_nop = 2234759 
Read = 36836 
Write = 0 
L2_Alloc = 0 
L2_WB = 15998 
n_act = 2026 
n_pre = 2010 
n_ref = 94877551327344 
n_req = 44941 
total_req = 52834 

Dual Bus Interface Util: 
issued_total_row = 4036 
issued_total_col = 52834 
Row_Bus_Util =  0.001761 
CoL_Bus_Util = 0.023055 
Either_Row_CoL_Bus_Util = 0.024805 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000475 
queue_avg = 0.301668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301668
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291602 n_nop=2239771 n_act=2262 n_pre=2246 n_ref_event=0 n_req=40704 n_rd=33438 n_rd_L2_A=0 n_write=0 n_wr_bk=13929 bw_util=0.04134
n_activity=251774 dram_eff=0.3763
bk0: 2472a 2272709i bk1: 1944a 2275730i bk2: 2224a 2274527i bk3: 1780a 2277301i bk4: 2600a 2269916i bk5: 2078a 2273156i bk6: 2568a 2271202i bk7: 2008a 2273759i bk8: 2928a 2267846i bk9: 2162a 2271240i bk10: 2272a 2273415i bk11: 1592a 2277057i bk12: 2048a 2275192i bk13: 1490a 2278765i bk14: 1888a 2278302i bk15: 1384a 2281143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944772
Row_Buffer_Locality_read = 0.972008
Row_Buffer_Locality_write = 0.819433
Bank_Level_Parallism = 1.610927
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.081587
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041340 
total_CMD = 2291602 
util_bw = 94734 
Wasted_Col = 84868 
Wasted_Row = 21362 
Idle = 2090638 

BW Util Bottlenecks: 
RCDc_limit = 10271 
RCDWRc_limit = 7547 
WTRc_limit = 10809 
RTWc_limit = 61040 
CCDLc_limit = 44757 
rwq = 0 
CCDLc_limit_alone = 26496 
WTRc_limit_alone = 8738 
RTWc_limit_alone = 44850 

Commands details: 
total_CMD = 2291602 
n_nop = 2239771 
Read = 33438 
Write = 0 
L2_Alloc = 0 
L2_WB = 13929 
n_act = 2262 
n_pre = 2246 
n_ref = 0 
n_req = 40704 
total_req = 47367 

Dual Bus Interface Util: 
issued_total_row = 4508 
issued_total_col = 47367 
Row_Bus_Util =  0.001967 
CoL_Bus_Util = 0.020670 
Either_Row_CoL_Bus_Util = 0.022618 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000849 
queue_avg = 0.260526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260526
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291602 n_nop=2234803 n_act=1985 n_pre=1969 n_ref_event=0 n_req=44969 n_rd=36862 n_rd_L2_A=0 n_write=0 n_wr_bk=16003 bw_util=0.04614
n_activity=267470 dram_eff=0.3953
bk0: 2472a 2272347i bk1: 2288a 2273179i bk2: 2224a 2274642i bk3: 2082a 2274910i bk4: 2600a 2269654i bk5: 2472a 2270256i bk6: 2572a 2270729i bk7: 2440a 2271831i bk8: 2928a 2266846i bk9: 2902a 2265779i bk10: 2272a 2273803i bk11: 2084a 2273079i bk12: 2048a 2274443i bk13: 1868a 2275440i bk14: 1888a 2277778i bk15: 1722a 2278191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956192
Row_Buffer_Locality_read = 0.977836
Row_Buffer_Locality_write = 0.857777
Bank_Level_Parallism = 1.659389
Bank_Level_Parallism_Col = 1.664913
Bank_Level_Parallism_Ready = 1.086805
write_to_read_ratio_blp_rw_average = 0.583624
GrpLevelPara = 1.272423 

BW Util details:
bwutil = 0.046138 
total_CMD = 2291602 
util_bw = 105730 
Wasted_Col = 90773 
Wasted_Row = 19134 
Idle = 2075965 

BW Util Bottlenecks: 
RCDc_limit = 8950 
RCDWRc_limit = 6536 
WTRc_limit = 12833 
RTWc_limit = 68530 
CCDLc_limit = 48849 
rwq = 0 
CCDLc_limit_alone = 28579 
WTRc_limit_alone = 10481 
RTWc_limit_alone = 50612 

Commands details: 
total_CMD = 2291602 
n_nop = 2234803 
Read = 36862 
Write = 0 
L2_Alloc = 0 
L2_WB = 16003 
n_act = 1985 
n_pre = 1969 
n_ref = 0 
n_req = 44969 
total_req = 52865 

Dual Bus Interface Util: 
issued_total_row = 3954 
issued_total_col = 52865 
Row_Bus_Util =  0.001725 
CoL_Bus_Util = 0.023069 
Either_Row_CoL_Bus_Util = 0.024786 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000352 
queue_avg = 0.292521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292521
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291602 n_nop=2239961 n_act=2196 n_pre=2180 n_ref_event=227392 n_req=40638 n_rd=33376 n_rd_L2_A=0 n_write=0 n_wr_bk=13924 bw_util=0.04128
n_activity=249329 dram_eff=0.3794
bk0: 1936a 2275584i bk1: 2448a 2272709i bk2: 1796a 2276950i bk3: 2216a 2273746i bk4: 2076a 2273787i bk5: 2608a 2269181i bk6: 2010a 2275108i bk7: 2556a 2271157i bk8: 2140a 2271401i bk9: 2940a 2267475i bk10: 1644a 2277436i bk11: 2192a 2274160i bk12: 1492a 2277878i bk13: 2048a 2274777i bk14: 1402a 2280896i bk15: 1872a 2278734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946331
Row_Buffer_Locality_read = 0.973364
Row_Buffer_Locality_write = 0.822088
Bank_Level_Parallism = 1.626733
Bank_Level_Parallism_Col = 1.625993
Bank_Level_Parallism_Ready = 1.077995
write_to_read_ratio_blp_rw_average = 0.569617
GrpLevelPara = 1.251006 

BW Util details:
bwutil = 0.041281 
total_CMD = 2291602 
util_bw = 94600 
Wasted_Col = 84450 
Wasted_Row = 20150 
Idle = 2092402 

BW Util Bottlenecks: 
RCDc_limit = 9834 
RCDWRc_limit = 7474 
WTRc_limit = 11675 
RTWc_limit = 61407 
CCDLc_limit = 44395 
rwq = 0 
CCDLc_limit_alone = 26129 
WTRc_limit_alone = 9507 
RTWc_limit_alone = 45309 

Commands details: 
total_CMD = 2291602 
n_nop = 2239961 
Read = 33376 
Write = 0 
L2_Alloc = 0 
L2_WB = 13924 
n_act = 2196 
n_pre = 2180 
n_ref = 227392 
n_req = 40638 
total_req = 47300 

Dual Bus Interface Util: 
issued_total_row = 4376 
issued_total_col = 47300 
Row_Bus_Util =  0.001910 
CoL_Bus_Util = 0.020641 
Either_Row_CoL_Bus_Util = 0.022535 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000678 
queue_avg = 0.261447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291602 n_nop=2235039 n_act=1965 n_pre=1949 n_ref_event=0 n_req=44797 n_rd=36708 n_rd_L2_A=0 n_write=0 n_wr_bk=15976 bw_util=0.04598
n_activity=267364 dram_eff=0.3941
bk0: 2304a 2272803i bk1: 2416a 2272236i bk2: 2084a 2275629i bk3: 2216a 2274699i bk4: 2462a 2270506i bk5: 2608a 2270013i bk6: 2452a 2272174i bk7: 2568a 2270950i bk8: 2876a 2266325i bk9: 2936a 2266984i bk10: 2074a 2273681i bk11: 2192a 2273552i bk12: 1866a 2275337i bk13: 2048a 2274033i bk14: 1734a 2278618i bk15: 1872a 2277865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956470
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = 0.857584
Bank_Level_Parallism = 1.647744
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.082175
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045980 
total_CMD = 2291602 
util_bw = 105368 
Wasted_Col = 91557 
Wasted_Row = 18665 
Idle = 2076012 

BW Util Bottlenecks: 
RCDc_limit = 8620 
RCDWRc_limit = 6554 
WTRc_limit = 12985 
RTWc_limit = 69458 
CCDLc_limit = 49624 
rwq = 0 
CCDLc_limit_alone = 28816 
WTRc_limit_alone = 10530 
RTWc_limit_alone = 51105 

Commands details: 
total_CMD = 2291602 
n_nop = 2235039 
Read = 36708 
Write = 0 
L2_Alloc = 0 
L2_WB = 15976 
n_act = 1965 
n_pre = 1949 
n_ref = 0 
n_req = 44797 
total_req = 52684 

Dual Bus Interface Util: 
issued_total_row = 3914 
issued_total_col = 52684 
Row_Bus_Util =  0.001708 
CoL_Bus_Util = 0.022990 
Either_Row_CoL_Bus_Util = 0.024683 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000619 
queue_avg = 0.290266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100928, Miss = 15426, Miss_rate = 0.153, Pending_hits = 6576, Reservation_fails = 15569
L2_cache_bank[1]: Access = 92876, Miss = 18884, Miss_rate = 0.203, Pending_hits = 6731, Reservation_fails = 15219
L2_cache_bank[2]: Access = 113894, Miss = 18252, Miss_rate = 0.160, Pending_hits = 7171, Reservation_fails = 15445
L2_cache_bank[3]: Access = 92528, Miss = 18892, Miss_rate = 0.204, Pending_hits = 7460, Reservation_fails = 18680
L2_cache_bank[4]: Access = 92324, Miss = 19000, Miss_rate = 0.206, Pending_hits = 6630, Reservation_fails = 13083
L2_cache_bank[5]: Access = 100756, Miss = 15294, Miss_rate = 0.152, Pending_hits = 6701, Reservation_fails = 18837
L2_cache_bank[6]: Access = 92072, Miss = 19004, Miss_rate = 0.206, Pending_hits = 7176, Reservation_fails = 13358
L2_cache_bank[7]: Access = 114306, Miss = 18160, Miss_rate = 0.159, Pending_hits = 7247, Reservation_fails = 18375
L2_cache_bank[8]: Access = 99946, Miss = 15370, Miss_rate = 0.154, Pending_hits = 6538, Reservation_fails = 13669
L2_cache_bank[9]: Access = 92364, Miss = 18880, Miss_rate = 0.204, Pending_hits = 6664, Reservation_fails = 16316
L2_cache_bank[10]: Access = 113992, Miss = 18166, Miss_rate = 0.159, Pending_hits = 7019, Reservation_fails = 14292
L2_cache_bank[11]: Access = 91556, Miss = 18856, Miss_rate = 0.206, Pending_hits = 7154, Reservation_fails = 13593
L2_total_cache_accesses = 1197542
L2_total_cache_misses = 214184
L2_total_cache_miss_rate = 0.1789
L2_total_cache_pending_hits = 83067
L2_total_cache_reservation_fails = 186436
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 663637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156450
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205310
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1757
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31316
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 690
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 165745
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2070
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 948496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 376
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 165745
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1197542
icnt_total_pkts_simt_to_mem=456011
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.4764
	minimum = 5
	maximum = 671
Network latency average = 58.2968
	minimum = 5
	maximum = 671
Slowest packet = 1416874
Flit latency average = 55.374
	minimum = 5
	maximum = 671
Slowest flit = 1512070
Fragmentation average = 0.00823075
	minimum = 0
	maximum = 248
Injected packet rate average = 0.218246
	minimum = 0.0807356 (at node 2)
	maximum = 0.516946 (at node 17)
Accepted packet rate average = 0.218246
	minimum = 0.0597554 (at node 23)
	maximum = 0.321583 (at node 7)
Injected flit rate average = 0.232742
	minimum = 0.105878 (at node 2)
	maximum = 0.516946 (at node 17)
Accepted flit rate average= 0.232742
	minimum = 0.0815 (at node 23)
	maximum = 0.321583 (at node 7)
Injected packet length average = 1.06642
Accepted packet length average = 1.06642
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0957 (24 samples)
	minimum = 5 (24 samples)
	maximum = 228.375 (24 samples)
Network latency average = 20.8679 (24 samples)
	minimum = 5 (24 samples)
	maximum = 226 (24 samples)
Flit latency average = 20.0302 (24 samples)
	minimum = 5 (24 samples)
	maximum = 225.333 (24 samples)
Fragmentation average = 0.00159437 (24 samples)
	minimum = 0 (24 samples)
	maximum = 61.5 (24 samples)
Injected packet rate average = 0.0792687 (24 samples)
	minimum = 0.0305723 (24 samples)
	maximum = 0.200369 (24 samples)
Accepted packet rate average = 0.0792687 (24 samples)
	minimum = 0.0283416 (24 samples)
	maximum = 0.117135 (24 samples)
Injected flit rate average = 0.0846066 (24 samples)
	minimum = 0.0398417 (24 samples)
	maximum = 0.20054 (24 samples)
Accepted flit rate average = 0.0846066 (24 samples)
	minimum = 0.0384348 (24 samples)
	maximum = 0.117135 (24 samples)
Injected packet size average = 1.06734 (24 samples)
Accepted packet size average = 1.06734 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 25 sec (325 sec)
gpgpu_simulation_rate = 460083 (inst/sec)
gpgpu_simulation_rate = 2289 (cycle/sec)
gpgpu_silicon_slowdown = 131061x
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 27343
gpu_sim_insn = 19880
gpu_ipc =       0.7271
gpu_tot_sim_cycle = 771390
gpu_tot_sim_insn = 149546856
gpu_tot_ipc =     193.8667
gpu_tot_issued_cta = 6321
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.4084% 
max_total_param_size = 0
gpu_stall_dramfull = 407945
gpu_stall_icnt2sh    = 212393
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4559
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7890
L2_BW  =       0.0499 GB/Sec
L2_BW_total  =      14.9053 GB/Sec
gpu_total_sim_rate=455935

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2439840
	L1I_total_cache_misses = 32157
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20426
L1D_cache:
	L1D_cache_core[0]: Access = 27201, Miss = 16155, Miss_rate = 0.594, Pending_hits = 1578, Reservation_fails = 7649
	L1D_cache_core[1]: Access = 27169, Miss = 16342, Miss_rate = 0.601, Pending_hits = 1720, Reservation_fails = 8850
	L1D_cache_core[2]: Access = 27121, Miss = 16065, Miss_rate = 0.592, Pending_hits = 1784, Reservation_fails = 5787
	L1D_cache_core[3]: Access = 27105, Miss = 16224, Miss_rate = 0.599, Pending_hits = 1735, Reservation_fails = 7849
	L1D_cache_core[4]: Access = 27249, Miss = 16431, Miss_rate = 0.603, Pending_hits = 1770, Reservation_fails = 8132
	L1D_cache_core[5]: Access = 27136, Miss = 16058, Miss_rate = 0.592, Pending_hits = 1877, Reservation_fails = 8987
	L1D_cache_core[6]: Access = 27376, Miss = 16412, Miss_rate = 0.600, Pending_hits = 1679, Reservation_fails = 7070
	L1D_cache_core[7]: Access = 27169, Miss = 16273, Miss_rate = 0.599, Pending_hits = 1656, Reservation_fails = 7584
	L1D_cache_core[8]: Access = 27136, Miss = 16219, Miss_rate = 0.598, Pending_hits = 1774, Reservation_fails = 6702
	L1D_cache_core[9]: Access = 27072, Miss = 16218, Miss_rate = 0.599, Pending_hits = 1681, Reservation_fails = 7695
	L1D_cache_core[10]: Access = 27087, Miss = 15993, Miss_rate = 0.590, Pending_hits = 1734, Reservation_fails = 7622
	L1D_cache_core[11]: Access = 27248, Miss = 16266, Miss_rate = 0.597, Pending_hits = 1748, Reservation_fails = 7402
	L1D_cache_core[12]: Access = 27489, Miss = 16324, Miss_rate = 0.594, Pending_hits = 1801, Reservation_fails = 7242
	L1D_cache_core[13]: Access = 27234, Miss = 16203, Miss_rate = 0.595, Pending_hits = 1784, Reservation_fails = 8696
	L1D_cache_core[14]: Access = 26755, Miss = 15976, Miss_rate = 0.597, Pending_hits = 1968, Reservation_fails = 7555
	L1D_total_cache_accesses = 407547
	L1D_total_cache_misses = 243159
	L1D_total_cache_miss_rate = 0.5966
	L1D_total_cache_pending_hits = 26289
	L1D_total_cache_reservation_fails = 114822
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 148242
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2407683
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32157
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20426
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303120
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104427
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2439840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 103235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11491
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20426
ctas_completed 6321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23358, 13842, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 
gpgpu_n_tot_thrd_icount = 154377888
gpgpu_n_tot_w_icount = 4824309
gpgpu_n_stall_shd_mem = 258708
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237140
gpgpu_n_mem_write_global = 104427
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849920
gpgpu_n_store_insn = 1670832
gpgpu_n_shmem_insn = 54467992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9948
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:960110	W0_Idle:4879873	W0_Scoreboard:5071866	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:262179	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2438691	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1897120 {8:237140,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7518744 {72:104427,}
traffic_breakdown_coretomem[INST_ACC_R] = 80480 {8:10060,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37942400 {40:948560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670832 {8:208854,}
traffic_breakdown_memtocore[INST_ACC_R] = 1609600 {40:40240,}
maxmflatency = 909 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 256 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 66 
mrq_lat_table:169138 	15871 	21558 	28948 	15020 	3850 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	33221 	658537 	415176 	50510 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9338 	539 	139 	307447 	15042 	13012 	4450 	1675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	103043 	138888 	150505 	204066 	417435 	143296 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	27 	653 	186 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       160       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     17403     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     17415     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.915730 22.945736 13.133333 24.360361 11.611872 22.265734  9.794466 18.625000  9.307693 18.379488 13.829932 28.063158 25.928572 89.500000 40.357143 142.875000 
dram[1]: 19.934782 23.870968 27.180851 25.509434 18.108435 23.585186 15.494845 19.140244 11.929530 16.071749 18.612677 28.666666 36.806450 89.500000 70.633331 142.875000 
dram[2]: 23.354330 12.697803 25.622641 12.209040 21.646259 11.266666 18.397661  9.832000 18.010050  9.783089 28.494844 13.814285 83.599998 26.602942 144.250000 39.785713 
dram[3]: 23.728001 18.794521 26.627451 26.479166 24.666666 18.234940 18.755953 16.244566 17.830845 12.479021 27.919191 18.576643 89.571426 39.431034 144.250000 69.900002 
dram[4]: 13.270115 23.693548 13.132530 25.271029 11.663594 21.727892 10.764193 18.963636  9.715867 18.842932 14.063380 29.955055 26.676470 83.599998 36.847828 142.875000 
dram[5]: 18.986301 26.418182 28.277779 27.313131 18.180723 24.381680 15.645833 19.054546 11.842810 16.716280 20.560976 29.955055 39.379311 114.000000 70.400002 142.875000 
average row locality = 256805/12611 = 20.363571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       659       976       691       976       808      1168       800      1146       885      1312       659       948       597       916       556       828 
dram[1]:       893       976       919       976      1083      1168      1080      1150      1251      1312       917       948       825       916       757       828 
dram[2]:       972       669       984       683      1164       813      1156       787      1312       886       984       622       920       597       840       544 
dram[3]:       972       900       984       910      1164      1089      1158      1068      1312      1253       984       881       920       827       840       745 
dram[4]:       664       980       690       976       806      1172       796      1146       877      1318       650       948       600       920       557       828 
dram[5]:       903       980       913       976      1088      1172      1077      1152      1247      1316       882       948       826       920       752       828 
total dram writes = 89772
bank skew: 1318/544 = 2.42
chip skew: 16007/13925 = 1.15
average mf latency per bank:
dram[0]:       6835      2726      6017      2816      4923      2634      4946      2764      4600      2483      4428      2282      3900      1615      4281      1713
dram[1]:       4501      2650      4326      2818      4252      2548      4589      2707      3620      2529      3899      2229      3430      1694      3545      1643
dram[2]:       2736      6611      2751      6284      2729      4792      2676      5099      2570      4568      2388      4619      1638      4012      1675      4624
dram[3]:       2680      4341      2751      4472      2581      4260      2687      4964      2528      3665      2254      3888      1641      3400      1602      3643
dram[4]:       6159      2681      5936      2876      4950      2634      4910      2821      4558      2499      4259      2375      3746      1634      4145      1688
dram[5]:       4293      2608      4302      2868      4020      2560      4421      2785      3582      2491      3753      2277      3291      1668      3553      1650
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       705       736       746       645       782       807       763
dram[1]:        748       465       747       507       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        482       759       477       762       633       788       635       775       706       800       737       717       733       695       731       672
dram[3]:        462       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       436       780       552       809       696       821       691       823       787       701       790       626       747       646       745
dram[5]:        745       456       675       507       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2375816 n_nop=2323981 n_act=2256 n_pre=2240 n_ref_event=94877550480976 n_req=40711 n_rd=33450 n_rd_L2_A=0 n_write=0 n_wr_bk=13925 bw_util=0.03988
n_activity=251698 dram_eff=0.3764
bk0: 1940a 2359651i bk1: 2472a 2356163i bk2: 1782a 2361533i bk3: 2216a 2358641i bk4: 2088a 2357628i bk5: 2600a 2354414i bk6: 2022a 2358260i bk7: 2556a 2356098i bk8: 2164a 2355266i bk9: 2928a 2352502i bk10: 1672a 2361547i bk11: 2192a 2357791i bk12: 1496a 2362263i bk13: 2048a 2359275i bk14: 1402a 2365105i bk15: 1872a 2362713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944855
Row_Buffer_Locality_read = 0.972436
Row_Buffer_Locality_write = 0.817794
Bank_Level_Parallism = 1.608531
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.075327
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039881 
total_CMD = 2375816 
util_bw = 94750 
Wasted_Col = 85768 
Wasted_Row = 20538 
Idle = 2174760 

BW Util Bottlenecks: 
RCDc_limit = 10203 
RCDWRc_limit = 7693 
WTRc_limit = 11607 
RTWc_limit = 61559 
CCDLc_limit = 45384 
rwq = 0 
CCDLc_limit_alone = 26809 
WTRc_limit_alone = 9395 
RTWc_limit_alone = 45196 

Commands details: 
total_CMD = 2375816 
n_nop = 2323981 
Read = 33450 
Write = 0 
L2_Alloc = 0 
L2_WB = 13925 
n_act = 2256 
n_pre = 2240 
n_ref = 94877550480976 
n_req = 40711 
total_req = 47375 

Dual Bus Interface Util: 
issued_total_row = 4496 
issued_total_col = 47375 
Row_Bus_Util =  0.001892 
CoL_Bus_Util = 0.019941 
Either_Row_CoL_Bus_Util = 0.021818 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000695 
queue_avg = 0.255981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255981
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2375816 n_nop=2318966 n_act=2027 n_pre=2011 n_ref_event=94877551327344 n_req=44946 n_rd=36840 n_rd_L2_A=0 n_write=0 n_wr_bk=15999 bw_util=0.04448
n_activity=267162 dram_eff=0.3956
bk0: 2296a 2356865i bk1: 2472a 2356184i bk2: 2090a 2359387i bk3: 2216a 2359319i bk4: 2454a 2354384i bk5: 2600a 2354437i bk6: 2452a 2355639i bk7: 2564a 2355431i bk8: 2890a 2350006i bk9: 2928a 2350960i bk10: 2164a 2357005i bk11: 2192a 2357392i bk12: 1864a 2358815i bk13: 2048a 2358423i bk14: 1738a 2362488i bk15: 1872a 2361866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955213
Row_Buffer_Locality_read = 0.977416
Row_Buffer_Locality_write = 0.854305
Bank_Level_Parallism = 1.666034
Bank_Level_Parallism_Col = 1.669276
Bank_Level_Parallism_Ready = 1.085373
write_to_read_ratio_blp_rw_average = 0.578203
GrpLevelPara = 1.279221 

BW Util details:
bwutil = 0.044481 
total_CMD = 2375816 
util_bw = 105678 
Wasted_Col = 91110 
Wasted_Row = 18906 
Idle = 2160122 

BW Util Bottlenecks: 
RCDc_limit = 8976 
RCDWRc_limit = 6699 
WTRc_limit = 13381 
RTWc_limit = 69122 
CCDLc_limit = 49457 
rwq = 0 
CCDLc_limit_alone = 28826 
WTRc_limit_alone = 10806 
RTWc_limit_alone = 51066 

Commands details: 
total_CMD = 2375816 
n_nop = 2318966 
Read = 36840 
Write = 0 
L2_Alloc = 0 
L2_WB = 15999 
n_act = 2027 
n_pre = 2011 
n_ref = 94877551327344 
n_req = 44946 
total_req = 52839 

Dual Bus Interface Util: 
issued_total_row = 4038 
issued_total_col = 52839 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.022240 
Either_Row_CoL_Bus_Util = 0.023929 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000475 
queue_avg = 0.291007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291007
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2375816 n_nop=2323971 n_act=2263 n_pre=2247 n_ref_event=0 n_req=40714 n_rd=33446 n_rd_L2_A=0 n_write=0 n_wr_bk=13933 bw_util=0.03988
n_activity=251861 dram_eff=0.3762
bk0: 2480a 2356889i bk1: 1944a 2359942i bk2: 2224a 2358740i bk3: 1780a 2361514i bk4: 2600a 2354129i bk5: 2078a 2357369i bk6: 2568a 2355415i bk7: 2008a 2357973i bk8: 2928a 2352060i bk9: 2162a 2355454i bk10: 2272a 2357629i bk11: 1592a 2361272i bk12: 2048a 2359381i bk13: 1490a 2362980i bk14: 1888a 2362517i bk15: 1384a 2365358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944761
Row_Buffer_Locality_read = 0.971985
Row_Buffer_Locality_write = 0.819483
Bank_Level_Parallism = 1.610798
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.081567
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039884 
total_CMD = 2375816 
util_bw = 94758 
Wasted_Col = 84898 
Wasted_Row = 21369 
Idle = 2174791 

BW Util Bottlenecks: 
RCDc_limit = 10283 
RCDWRc_limit = 7547 
WTRc_limit = 10814 
RTWc_limit = 61053 
CCDLc_limit = 44768 
rwq = 0 
CCDLc_limit_alone = 26503 
WTRc_limit_alone = 8743 
RTWc_limit_alone = 44859 

Commands details: 
total_CMD = 2375816 
n_nop = 2323971 
Read = 33446 
Write = 0 
L2_Alloc = 0 
L2_WB = 13933 
n_act = 2263 
n_pre = 2247 
n_ref = 0 
n_req = 40714 
total_req = 47379 

Dual Bus Interface Util: 
issued_total_row = 4510 
issued_total_col = 47379 
Row_Bus_Util =  0.001898 
CoL_Bus_Util = 0.019942 
Either_Row_CoL_Bus_Util = 0.021822 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000849 
queue_avg = 0.251321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2375816 n_nop=2319003 n_act=1986 n_pre=1970 n_ref_event=0 n_req=44979 n_rd=36870 n_rd_L2_A=0 n_write=0 n_wr_bk=16007 bw_util=0.04451
n_activity=267558 dram_eff=0.3953
bk0: 2480a 2356527i bk1: 2288a 2357391i bk2: 2224a 2358855i bk3: 2082a 2359123i bk4: 2600a 2353867i bk5: 2472a 2354470i bk6: 2572a 2354943i bk7: 2440a 2356045i bk8: 2928a 2351060i bk9: 2902a 2349993i bk10: 2272a 2358017i bk11: 2084a 2357293i bk12: 2048a 2358632i bk13: 1868a 2359655i bk14: 1888a 2361993i bk15: 1722a 2362406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956180
Row_Buffer_Locality_read = 0.977814
Row_Buffer_Locality_write = 0.857812
Bank_Level_Parallism = 1.659258
Bank_Level_Parallism_Col = 1.664776
Bank_Level_Parallism_Ready = 1.086786
write_to_read_ratio_blp_rw_average = 0.583596
GrpLevelPara = 1.272351 

BW Util details:
bwutil = 0.044513 
total_CMD = 2375816 
util_bw = 105754 
Wasted_Col = 90803 
Wasted_Row = 19141 
Idle = 2160118 

BW Util Bottlenecks: 
RCDc_limit = 8962 
RCDWRc_limit = 6536 
WTRc_limit = 12838 
RTWc_limit = 68543 
CCDLc_limit = 48859 
rwq = 0 
CCDLc_limit_alone = 28586 
WTRc_limit_alone = 10486 
RTWc_limit_alone = 50622 

Commands details: 
total_CMD = 2375816 
n_nop = 2319003 
Read = 36870 
Write = 0 
L2_Alloc = 0 
L2_WB = 16007 
n_act = 1986 
n_pre = 1970 
n_ref = 0 
n_req = 44979 
total_req = 52877 

Dual Bus Interface Util: 
issued_total_row = 3956 
issued_total_col = 52877 
Row_Bus_Util =  0.001665 
CoL_Bus_Util = 0.022256 
Either_Row_CoL_Bus_Util = 0.023913 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000352 
queue_avg = 0.282182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282182
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2375816 n_nop=2324161 n_act=2197 n_pre=2181 n_ref_event=227392 n_req=40648 n_rd=33384 n_rd_L2_A=0 n_write=0 n_wr_bk=13928 bw_util=0.03983
n_activity=249417 dram_eff=0.3794
bk0: 1944a 2359764i bk1: 2448a 2356921i bk2: 1796a 2361163i bk3: 2216a 2357959i bk4: 2076a 2358000i bk5: 2608a 2353394i bk6: 2010a 2359321i bk7: 2556a 2355371i bk8: 2140a 2355615i bk9: 2940a 2351689i bk10: 1644a 2361650i bk11: 2192a 2358375i bk12: 1492a 2362068i bk13: 2048a 2358992i bk14: 1402a 2365111i bk15: 1872a 2362949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946320
Row_Buffer_Locality_read = 0.973341
Row_Buffer_Locality_write = 0.822137
Bank_Level_Parallism = 1.626601
Bank_Level_Parallism_Col = 1.625854
Bank_Level_Parallism_Ready = 1.077975
write_to_read_ratio_blp_rw_average = 0.569591
GrpLevelPara = 1.250933 

BW Util details:
bwutil = 0.039828 
total_CMD = 2375816 
util_bw = 94624 
Wasted_Col = 84480 
Wasted_Row = 20157 
Idle = 2176555 

BW Util Bottlenecks: 
RCDc_limit = 9846 
RCDWRc_limit = 7474 
WTRc_limit = 11680 
RTWc_limit = 61420 
CCDLc_limit = 44405 
rwq = 0 
CCDLc_limit_alone = 26136 
WTRc_limit_alone = 9512 
RTWc_limit_alone = 45319 

Commands details: 
total_CMD = 2375816 
n_nop = 2324161 
Read = 33384 
Write = 0 
L2_Alloc = 0 
L2_WB = 13928 
n_act = 2197 
n_pre = 2181 
n_ref = 227392 
n_req = 40648 
total_req = 47312 

Dual Bus Interface Util: 
issued_total_row = 4378 
issued_total_col = 47312 
Row_Bus_Util =  0.001843 
CoL_Bus_Util = 0.019914 
Either_Row_CoL_Bus_Util = 0.021742 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000678 
queue_avg = 0.252210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25221
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2375816 n_nop=2319239 n_act=1966 n_pre=1950 n_ref_event=0 n_req=44807 n_rd=36716 n_rd_L2_A=0 n_write=0 n_wr_bk=15980 bw_util=0.04436
n_activity=267452 dram_eff=0.3941
bk0: 2312a 2356983i bk1: 2416a 2356448i bk2: 2084a 2359842i bk3: 2216a 2358913i bk4: 2462a 2354720i bk5: 2608a 2354227i bk6: 2452a 2356388i bk7: 2568a 2355164i bk8: 2876a 2350539i bk9: 2936a 2351198i bk10: 2074a 2357895i bk11: 2192a 2357766i bk12: 1866a 2359526i bk13: 2048a 2358247i bk14: 1734a 2362832i bk15: 1872a 2362080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956458
Row_Buffer_Locality_read = 0.978238
Row_Buffer_Locality_write = 0.857620
Bank_Level_Parallism = 1.647616
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.082157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044360 
total_CMD = 2375816 
util_bw = 105392 
Wasted_Col = 91587 
Wasted_Row = 18672 
Idle = 2160165 

BW Util Bottlenecks: 
RCDc_limit = 8632 
RCDWRc_limit = 6554 
WTRc_limit = 12990 
RTWc_limit = 69471 
CCDLc_limit = 49634 
rwq = 0 
CCDLc_limit_alone = 28823 
WTRc_limit_alone = 10535 
RTWc_limit_alone = 51115 

Commands details: 
total_CMD = 2375816 
n_nop = 2319239 
Read = 36716 
Write = 0 
L2_Alloc = 0 
L2_WB = 15980 
n_act = 1966 
n_pre = 1950 
n_ref = 0 
n_req = 44807 
total_req = 52696 

Dual Bus Interface Util: 
issued_total_row = 3916 
issued_total_col = 52696 
Row_Bus_Util =  0.001648 
CoL_Bus_Util = 0.022180 
Either_Row_CoL_Bus_Util = 0.023814 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000619 
queue_avg = 0.280007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280007

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100936, Miss = 15426, Miss_rate = 0.153, Pending_hits = 6576, Reservation_fails = 15569
L2_cache_bank[1]: Access = 92910, Miss = 18884, Miss_rate = 0.203, Pending_hits = 6731, Reservation_fails = 15219
L2_cache_bank[2]: Access = 113902, Miss = 18256, Miss_rate = 0.160, Pending_hits = 7171, Reservation_fails = 15445
L2_cache_bank[3]: Access = 92528, Miss = 18892, Miss_rate = 0.204, Pending_hits = 7460, Reservation_fails = 18680
L2_cache_bank[4]: Access = 92362, Miss = 19008, Miss_rate = 0.206, Pending_hits = 6630, Reservation_fails = 13083
L2_cache_bank[5]: Access = 100756, Miss = 15294, Miss_rate = 0.152, Pending_hits = 6701, Reservation_fails = 18837
L2_cache_bank[6]: Access = 92080, Miss = 19012, Miss_rate = 0.206, Pending_hits = 7176, Reservation_fails = 13358
L2_cache_bank[7]: Access = 114306, Miss = 18160, Miss_rate = 0.159, Pending_hits = 7247, Reservation_fails = 18375
L2_cache_bank[8]: Access = 99954, Miss = 15378, Miss_rate = 0.154, Pending_hits = 6538, Reservation_fails = 13669
L2_cache_bank[9]: Access = 92394, Miss = 18880, Miss_rate = 0.204, Pending_hits = 6664, Reservation_fails = 16316
L2_cache_bank[10]: Access = 114000, Miss = 18174, Miss_rate = 0.159, Pending_hits = 7019, Reservation_fails = 14292
L2_cache_bank[11]: Access = 91556, Miss = 18856, Miss_rate = 0.206, Pending_hits = 7154, Reservation_fails = 13593
L2_total_cache_accesses = 1197684
L2_total_cache_misses = 214220
L2_total_cache_miss_rate = 0.1789
L2_total_cache_pending_hits = 83067
L2_total_cache_reservation_fails = 186436
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 663701
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156450
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1757
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31328
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 699
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 165745
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2097
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 948560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208854
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 376
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 165745
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1197684
icnt_total_pkts_simt_to_mem=456069
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1549277
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1653553
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000250589
	minimum = 0 (at node 0)
	maximum = 0.00157261 (at node 8)
Accepted packet rate average = 0.000250589
	minimum = 0 (at node 0)
	maximum = 0.00519329 (at node 8)
Injected flit rate average = 0.000270907
	minimum = 0 (at node 0)
	maximum = 0.0021212 (at node 8)
Accepted flit rate average= 0.000270907
	minimum = 0 (at node 0)
	maximum = 0.00519329 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.424 (25 samples)
	minimum = 5 (25 samples)
	maximum = 219.72 (25 samples)
Network latency average = 20.2365 (25 samples)
	minimum = 5 (25 samples)
	maximum = 217.2 (25 samples)
Flit latency average = 19.429 (25 samples)
	minimum = 5 (25 samples)
	maximum = 216.52 (25 samples)
Fragmentation average = 0.00153059 (25 samples)
	minimum = 0 (25 samples)
	maximum = 59.04 (25 samples)
Injected packet rate average = 0.0761079 (25 samples)
	minimum = 0.0293494 (25 samples)
	maximum = 0.192417 (25 samples)
Accepted packet rate average = 0.0761079 (25 samples)
	minimum = 0.0272079 (25 samples)
	maximum = 0.112658 (25 samples)
Injected flit rate average = 0.0812332 (25 samples)
	minimum = 0.038248 (25 samples)
	maximum = 0.192603 (25 samples)
Accepted flit rate average = 0.0812332 (25 samples)
	minimum = 0.0368974 (25 samples)
	maximum = 0.112658 (25 samples)
Injected packet size average = 1.06734 (25 samples)
Accepted packet size average = 1.06734 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 28 sec (328 sec)
gpgpu_simulation_rate = 455935 (inst/sec)
gpgpu_simulation_rate = 2351 (cycle/sec)
gpgpu_silicon_slowdown = 127605x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (23,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 30131
gpu_sim_insn = 452640
gpu_ipc =      15.0224
gpu_tot_sim_cycle = 801521
gpu_tot_sim_insn = 149999496
gpu_tot_ipc =     187.1436
gpu_tot_issued_cta = 6344
gpu_occupancy = 3.1948% 
gpu_tot_occupancy = 35.5514% 
max_total_param_size = 0
gpu_stall_dramfull = 407945
gpu_stall_icnt2sh    = 212393
partiton_level_parallism =       0.0943
partiton_level_parallism_total  =       0.4423
partiton_level_parallism_util =       1.1167
partiton_level_parallism_util_total  =       1.7804
L2_BW  =       3.1676 GB/Sec
L2_BW_total  =      14.4640 GB/Sec
gpu_total_sim_rate=450448

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2453870
	L1I_total_cache_misses = 33928
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20426
L1D_cache:
	L1D_cache_core[0]: Access = 27359, Miss = 16235, Miss_rate = 0.593, Pending_hits = 1594, Reservation_fails = 7649
	L1D_cache_core[1]: Access = 27327, Miss = 16422, Miss_rate = 0.601, Pending_hits = 1736, Reservation_fails = 8850
	L1D_cache_core[2]: Access = 27200, Miss = 16113, Miss_rate = 0.592, Pending_hits = 1784, Reservation_fails = 5787
	L1D_cache_core[3]: Access = 27184, Miss = 16272, Miss_rate = 0.599, Pending_hits = 1735, Reservation_fails = 7849
	L1D_cache_core[4]: Access = 27328, Miss = 16479, Miss_rate = 0.603, Pending_hits = 1770, Reservation_fails = 8132
	L1D_cache_core[5]: Access = 27215, Miss = 16106, Miss_rate = 0.592, Pending_hits = 1877, Reservation_fails = 8987
	L1D_cache_core[6]: Access = 27455, Miss = 16460, Miss_rate = 0.600, Pending_hits = 1679, Reservation_fails = 7070
	L1D_cache_core[7]: Access = 27248, Miss = 16321, Miss_rate = 0.599, Pending_hits = 1656, Reservation_fails = 7584
	L1D_cache_core[8]: Access = 27215, Miss = 16267, Miss_rate = 0.598, Pending_hits = 1774, Reservation_fails = 6702
	L1D_cache_core[9]: Access = 27230, Miss = 16282, Miss_rate = 0.598, Pending_hits = 1689, Reservation_fails = 7695
	L1D_cache_core[10]: Access = 27245, Miss = 16081, Miss_rate = 0.590, Pending_hits = 1750, Reservation_fails = 7622
	L1D_cache_core[11]: Access = 27406, Miss = 16354, Miss_rate = 0.597, Pending_hits = 1764, Reservation_fails = 7402
	L1D_cache_core[12]: Access = 27647, Miss = 16404, Miss_rate = 0.593, Pending_hits = 1817, Reservation_fails = 7242
	L1D_cache_core[13]: Access = 27392, Miss = 16283, Miss_rate = 0.594, Pending_hits = 1800, Reservation_fails = 8696
	L1D_cache_core[14]: Access = 26913, Miss = 16056, Miss_rate = 0.597, Pending_hits = 1984, Reservation_fails = 7555
	L1D_total_cache_accesses = 409364
	L1D_total_cache_misses = 244135
	L1D_total_cache_miss_rate = 0.5964
	L1D_total_cache_pending_hits = 26409
	L1D_total_cache_reservation_fails = 114822
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148449
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 238100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148359
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 99104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2419942
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33928
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20426
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 304224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105140
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2453870

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 103235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11491
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20426
ctas_completed 6344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24564, 15048, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 
gpgpu_n_tot_thrd_icount = 155265504
gpgpu_n_tot_w_icount = 4852047
gpgpu_n_stall_shd_mem = 263860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 238100
gpgpu_n_mem_write_global = 105140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4867584
gpgpu_n_store_insn = 1682240
gpgpu_n_shmem_insn = 54614456
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4726176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9948
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:965430	W0_Idle:5458239	W0_Scoreboard:5363550	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4539009
single_issue_nums: WS0:2456781	WS1:2395266	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1904800 {8:238100,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7570080 {72:105140,}
traffic_breakdown_coretomem[INST_ACC_R] = 89832 {8:11229,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38096000 {40:952400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1682240 {8:210280,}
traffic_breakdown_memtocore[INST_ACC_R] = 1796640 {40:44916,}
maxmflatency = 909 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 255 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 66 
mrq_lat_table:169508 	15873 	21589 	29027 	15052 	3850 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	34551 	662462 	415187 	50510 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10460 	572 	153 	309035 	15127 	13012 	4450 	1675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	107278 	139799 	150625 	204066 	417435 	143296 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	31 	682 	186 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.932961 22.343283 13.133333 24.360361 11.611872 21.835617  9.794466 18.625000  9.307693 18.218273 13.829932 27.791666 25.985714 70.527779 40.357143 109.714287 
dram[1]: 20.079710 23.936001 27.180851 25.509434 18.108435 23.585186 15.494845 19.140244 11.929530 16.071749 18.612677 28.666666 36.887096 89.785713 70.633331 142.875000 
dram[2]: 22.870230 12.672132 25.622641 12.209040 21.260000 11.266666 18.397661  9.832000 17.870647  9.783089 28.234694 13.814285 70.416664 26.632353 101.521736 39.785713 
dram[3]: 23.920000 18.775511 26.627451 26.479166 24.666666 18.234940 18.755953 16.244566 17.830845 12.479021 27.919191 18.576643 89.785713 39.500000 144.250000 69.900002 
dram[4]: 13.316092 23.007751 13.132530 25.271029 11.663594 21.340000 10.764193 18.963636  9.715867 18.689119 14.063380 29.655556 26.705883 66.947365 36.847828 100.565216 
dram[5]: 19.095890 26.396397 28.277779 27.313131 18.180723 24.381680 15.645833 19.054546 11.842810 16.716280 20.560976 29.955055 39.448277 114.272728 70.400002 142.875000 
average row locality = 257319/12689 = 20.278902
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       659       980       691       976       808      1176       800      1146       885      1322       659       952       605       934       556       832 
dram[1]:       893       976       919       976      1083      1168      1080      1150      1251      1312       917       948       834       932       757       828 
dram[2]:       976       669       984       683      1170       813      1156       787      1320       886       990       622       934       601       846       544 
dram[3]:       972       900       984       910      1164      1089      1158      1068      1312      1253       984       881       932       833       840       745 
dram[4]:       664       984       690       976       806      1178       796      1146       877      1326       650       954       604       936       557       834 
dram[5]:       903       980       913       976      1088      1172      1077      1152      1247      1316       882       948       832       932       752       828 
total dram writes = 89987
bank skew: 1326/544 = 2.44
chip skew: 16025/13978 = 1.15
average mf latency per bank:
dram[0]:       6835      2728      6017      2829      4923      2627      4946      2775      4600      2474      4451      2357      3849      1600      4281      1721
dram[1]:       4501      2650      4326      2818      4252      2548      4589      2707      3620      2529      3916      2264      3393      1665      3545      1643
dram[2]:       2738      6611      2763      6284      2726      4792      2687      5099      2565      4568      2447      4647      1629      3985      1681      4624
dram[3]:       2680      4341      2751      4472      2581      4260      2687      4964      2528      3665      2286      3907      1620      3376      1602      3643
dram[4]:       6159      2683      5936      2889      4950      2631      4910      2832      4558      2493      4282      2437      3721      1623      4145      1694
dram[5]:       4293      2608      4302      2868      4020      2560      4421      2785      3582      2491      3771      2311      3267      1646      3553      1650
maximum mf latency per bank:
dram[0]:        802       475       831       526       890       588       905       647       828       705       736       746       645       782       807       763
dram[1]:        748       465       747       507       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        482       759       477       762       633       788       635       775       706       800       737       717       733       695       731       672
dram[3]:        462       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       436       780       552       809       696       821       691       823       787       701       790       626       747       646       745
dram[5]:        745       456       675       507       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468617 n_nop=2416588 n_act=2281 n_pre=2265 n_ref_event=94877550480976 n_req=40827 n_rd=33538 n_rd_L2_A=0 n_write=0 n_wr_bk=13981 bw_util=0.0385
n_activity=253103 dram_eff=0.3755
bk0: 1956a 2452396i bk1: 2504a 2448767i bk2: 1782a 2454323i bk3: 2216a 2451435i bk4: 2088a 2450427i bk5: 2600a 2447133i bk6: 2022a 2451059i bk7: 2556a 2448903i bk8: 2164a 2448073i bk9: 2928a 2445231i bk10: 1672a 2454352i bk11: 2192a 2450530i bk12: 1496a 2454999i bk13: 2072a 2451709i bk14: 1402a 2457897i bk15: 1888a 2455349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944400
Row_Buffer_Locality_read = 0.972181
Row_Buffer_Locality_write = 0.816573
Bank_Level_Parallism = 1.606227
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.075099
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038498 
total_CMD = 2468617 
util_bw = 95038 
Wasted_Col = 86182 
Wasted_Row = 20874 
Idle = 2266523 

BW Util Bottlenecks: 
RCDc_limit = 10335 
RCDWRc_limit = 7781 
WTRc_limit = 11637 
RTWc_limit = 61695 
CCDLc_limit = 45513 
rwq = 0 
CCDLc_limit_alone = 26901 
WTRc_limit_alone = 9423 
RTWc_limit_alone = 45297 

Commands details: 
total_CMD = 2468617 
n_nop = 2416588 
Read = 33538 
Write = 0 
L2_Alloc = 0 
L2_WB = 13981 
n_act = 2281 
n_pre = 2265 
n_ref = 94877550480976 
n_req = 40827 
total_req = 47519 

Dual Bus Interface Util: 
issued_total_row = 4546 
issued_total_col = 47519 
Row_Bus_Util =  0.001842 
CoL_Bus_Util = 0.019249 
Either_Row_CoL_Bus_Util = 0.021076 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000692 
queue_avg = 0.246982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468617 n_nop=2411688 n_act=2028 n_pre=2012 n_ref_event=94877551327344 n_req=45011 n_rd=36892 n_rd_L2_A=0 n_write=0 n_wr_bk=16024 bw_util=0.04287
n_activity=267639 dram_eff=0.3954
bk0: 2316a 2449645i bk1: 2504a 2448925i bk2: 2090a 2452186i bk3: 2216a 2452119i bk4: 2454a 2447184i bk5: 2600a 2447238i bk6: 2452a 2448440i bk7: 2564a 2448232i bk8: 2890a 2442807i bk9: 2928a 2443761i bk10: 2164a 2449806i bk11: 2192a 2450193i bk12: 1864a 2451507i bk13: 2048a 2451064i bk14: 1738a 2455289i bk15: 1872a 2454668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955255
Row_Buffer_Locality_read = 0.977421
Row_Buffer_Locality_write = 0.854539
Bank_Level_Parallism = 1.665441
Bank_Level_Parallism_Col = 1.668619
Bank_Level_Parallism_Ready = 1.085248
write_to_read_ratio_blp_rw_average = 0.578502
GrpLevelPara = 1.278751 

BW Util details:
bwutil = 0.042871 
total_CMD = 2468617 
util_bw = 105832 
Wasted_Col = 91293 
Wasted_Row = 18913 
Idle = 2252579 

BW Util Bottlenecks: 
RCDc_limit = 8988 
RCDWRc_limit = 6699 
WTRc_limit = 13386 
RTWc_limit = 69278 
CCDLc_limit = 49541 
rwq = 0 
CCDLc_limit_alone = 28869 
WTRc_limit_alone = 10811 
RTWc_limit_alone = 51181 

Commands details: 
total_CMD = 2468617 
n_nop = 2411688 
Read = 36892 
Write = 0 
L2_Alloc = 0 
L2_WB = 16024 
n_act = 2028 
n_pre = 2012 
n_ref = 94877551327344 
n_req = 45011 
total_req = 52916 

Dual Bus Interface Util: 
issued_total_row = 4040 
issued_total_col = 52916 
Row_Bus_Util =  0.001637 
CoL_Bus_Util = 0.021435 
Either_Row_CoL_Bus_Util = 0.023061 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000474 
queue_avg = 0.280108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468617 n_nop=2416588 n_act=2287 n_pre=2271 n_ref_event=0 n_req=40826 n_rd=33534 n_rd_L2_A=0 n_write=0 n_wr_bk=13981 bw_util=0.0385
n_activity=253148 dram_eff=0.3754
bk0: 2508a 2449541i bk1: 1952a 2452696i bk2: 2224a 2451528i bk3: 1780a 2454310i bk4: 2604a 2446836i bk5: 2078a 2450165i bk6: 2568a 2448217i bk7: 2008a 2450779i bk8: 2932a 2444758i bk9: 2162a 2448261i bk10: 2272a 2450355i bk11: 1592a 2454081i bk12: 2068a 2451868i bk13: 1490a 2455753i bk14: 1912a 2455085i bk15: 1384a 2458150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944325
Row_Buffer_Locality_read = 0.971760
Row_Buffer_Locality_write = 0.818157
Bank_Level_Parallism = 1.608831
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.081334
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038495 
total_CMD = 2468617 
util_bw = 95030 
Wasted_Col = 85306 
Wasted_Row = 21662 
Idle = 2266619 

BW Util Bottlenecks: 
RCDc_limit = 10403 
RCDWRc_limit = 7637 
WTRc_limit = 10843 
RTWc_limit = 61208 
CCDLc_limit = 44888 
rwq = 0 
CCDLc_limit_alone = 26585 
WTRc_limit_alone = 8770 
RTWc_limit_alone = 44978 

Commands details: 
total_CMD = 2468617 
n_nop = 2416588 
Read = 33534 
Write = 0 
L2_Alloc = 0 
L2_WB = 13981 
n_act = 2287 
n_pre = 2271 
n_ref = 0 
n_req = 40826 
total_req = 47515 

Dual Bus Interface Util: 
issued_total_row = 4558 
issued_total_col = 47515 
Row_Bus_Util =  0.001846 
CoL_Bus_Util = 0.019248 
Either_Row_CoL_Bus_Util = 0.021076 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000846 
queue_avg = 0.242508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242508
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468617 n_nop=2411744 n_act=1987 n_pre=1971 n_ref_event=0 n_req=45029 n_rd=36910 n_rd_L2_A=0 n_write=0 n_wr_bk=16025 bw_util=0.04289
n_activity=267929 dram_eff=0.3951
bk0: 2504a 2449305i bk1: 2304a 2450148i bk2: 2224a 2451654i bk3: 2082a 2451923i bk4: 2600a 2446667i bk5: 2472a 2447270i bk6: 2572a 2447743i bk7: 2440a 2448845i bk8: 2928a 2443860i bk9: 2902a 2442793i bk10: 2272a 2450819i bk11: 2084a 2450095i bk12: 2048a 2451302i bk13: 1868a 2452392i bk14: 1888a 2454795i bk15: 1722a 2455208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956206
Row_Buffer_Locality_read = 0.977811
Row_Buffer_Locality_write = 0.857987
Bank_Level_Parallism = 1.658787
Bank_Level_Parallism_Col = 1.664280
Bank_Level_Parallism_Ready = 1.086691
write_to_read_ratio_blp_rw_average = 0.583790
GrpLevelPara = 1.272006 

BW Util details:
bwutil = 0.042886 
total_CMD = 2468617 
util_bw = 105870 
Wasted_Col = 90943 
Wasted_Row = 19151 
Idle = 2252653 

BW Util Bottlenecks: 
RCDc_limit = 8974 
RCDWRc_limit = 6536 
WTRc_limit = 12838 
RTWc_limit = 68660 
CCDLc_limit = 48919 
rwq = 0 
CCDLc_limit_alone = 28617 
WTRc_limit_alone = 10486 
RTWc_limit_alone = 50710 

Commands details: 
total_CMD = 2468617 
n_nop = 2411744 
Read = 36910 
Write = 0 
L2_Alloc = 0 
L2_WB = 16025 
n_act = 1987 
n_pre = 1971 
n_ref = 0 
n_req = 45029 
total_req = 52935 

Dual Bus Interface Util: 
issued_total_row = 3958 
issued_total_col = 52935 
Row_Bus_Util =  0.001603 
CoL_Bus_Util = 0.021443 
Either_Row_CoL_Bus_Util = 0.023038 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000352 
queue_avg = 0.271614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468617 n_nop=2416764 n_act=2223 n_pre=2207 n_ref_event=227392 n_req=40769 n_rd=33480 n_rd_L2_A=0 n_write=0 n_wr_bk=13978 bw_util=0.03845
n_activity=250813 dram_eff=0.3784
bk0: 1952a 2452548i bk1: 2476a 2449546i bk2: 1796a 2453951i bk3: 2216a 2450753i bk4: 2076a 2450799i bk5: 2612a 2446103i bk6: 2010a 2452117i bk7: 2556a 2448171i bk8: 2140a 2448417i bk9: 2944a 2444399i bk10: 1644a 2454456i bk11: 2192a 2451092i bk12: 1492a 2454833i bk13: 2076a 2451422i bk14: 1402a 2457911i bk15: 1896a 2455524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945841
Row_Buffer_Locality_read = 0.973088
Row_Buffer_Locality_write = 0.820689
Bank_Level_Parallism = 1.624230
Bank_Level_Parallism_Col = 1.624077
Bank_Level_Parallism_Ready = 1.077736
write_to_read_ratio_blp_rw_average = 0.569452
GrpLevelPara = 1.249966 

BW Util details:
bwutil = 0.038449 
total_CMD = 2468617 
util_bw = 94916 
Wasted_Col = 84909 
Wasted_Row = 20491 
Idle = 2268301 

BW Util Bottlenecks: 
RCDc_limit = 9978 
RCDWRc_limit = 7569 
WTRc_limit = 11701 
RTWc_limit = 61578 
CCDLc_limit = 44538 
rwq = 0 
CCDLc_limit_alone = 26227 
WTRc_limit_alone = 9531 
RTWc_limit_alone = 45437 

Commands details: 
total_CMD = 2468617 
n_nop = 2416764 
Read = 33480 
Write = 0 
L2_Alloc = 0 
L2_WB = 13978 
n_act = 2223 
n_pre = 2207 
n_ref = 227392 
n_req = 40769 
total_req = 47458 

Dual Bus Interface Util: 
issued_total_row = 4430 
issued_total_col = 47458 
Row_Bus_Util =  0.001795 
CoL_Bus_Util = 0.019225 
Either_Row_CoL_Bus_Util = 0.021005 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000675 
queue_avg = 0.243311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468617 n_nop=2411980 n_act=1967 n_pre=1951 n_ref_event=0 n_req=44857 n_rd=36756 n_rd_L2_A=0 n_write=0 n_wr_bk=15998 bw_util=0.04274
n_activity=267820 dram_eff=0.394
bk0: 2328a 2449768i bk1: 2440a 2449199i bk2: 2084a 2452641i bk3: 2216a 2451713i bk4: 2462a 2447520i bk5: 2608a 2447027i bk6: 2452a 2449188i bk7: 2568a 2447964i bk8: 2876a 2443339i bk9: 2936a 2443998i bk10: 2074a 2450697i bk11: 2192a 2450568i bk12: 1866a 2452244i bk13: 2048a 2450936i bk14: 1734a 2455634i bk15: 1872a 2454882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956484
Row_Buffer_Locality_read = 0.978235
Row_Buffer_Locality_write = 0.857795
Bank_Level_Parallism = 1.647178
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.082067
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042740 
total_CMD = 2468617 
util_bw = 105508 
Wasted_Col = 91727 
Wasted_Row = 18679 
Idle = 2252703 

BW Util Bottlenecks: 
RCDc_limit = 8644 
RCDWRc_limit = 6554 
WTRc_limit = 12995 
RTWc_limit = 69588 
CCDLc_limit = 49693 
rwq = 0 
CCDLc_limit_alone = 28853 
WTRc_limit_alone = 10540 
RTWc_limit_alone = 51203 

Commands details: 
total_CMD = 2468617 
n_nop = 2411980 
Read = 36756 
Write = 0 
L2_Alloc = 0 
L2_WB = 15998 
n_act = 1967 
n_pre = 1951 
n_ref = 0 
n_req = 44857 
total_req = 52754 

Dual Bus Interface Util: 
issued_total_row = 3918 
issued_total_col = 52754 
Row_Bus_Util =  0.001587 
CoL_Bus_Util = 0.021370 
Either_Row_CoL_Bus_Util = 0.022943 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000618 
queue_avg = 0.269517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101476, Miss = 15442, Miss_rate = 0.152, Pending_hits = 6600, Reservation_fails = 16227
L2_cache_bank[1]: Access = 94680, Miss = 18972, Miss_rate = 0.200, Pending_hits = 6791, Reservation_fails = 16824
L2_cache_bank[2]: Access = 114382, Miss = 18276, Miss_rate = 0.160, Pending_hits = 7207, Reservation_fails = 16402
L2_cache_bank[3]: Access = 93264, Miss = 18924, Miss_rate = 0.203, Pending_hits = 7532, Reservation_fails = 20614
L2_cache_bank[4]: Access = 93950, Miss = 19096, Miss_rate = 0.203, Pending_hits = 6678, Reservation_fails = 14458
L2_cache_bank[5]: Access = 101252, Miss = 15302, Miss_rate = 0.151, Pending_hits = 6721, Reservation_fails = 19160
L2_cache_bank[6]: Access = 92680, Miss = 19036, Miss_rate = 0.205, Pending_hits = 7224, Reservation_fails = 14659
L2_cache_bank[7]: Access = 114802, Miss = 18176, Miss_rate = 0.158, Pending_hits = 7283, Reservation_fails = 19327
L2_cache_bank[8]: Access = 100434, Miss = 15386, Miss_rate = 0.153, Pending_hits = 6562, Reservation_fails = 14327
L2_cache_bank[9]: Access = 93998, Miss = 18976, Miss_rate = 0.202, Pending_hits = 6712, Reservation_fails = 17714
L2_cache_bank[10]: Access = 114536, Miss = 18190, Miss_rate = 0.159, Pending_hits = 7055, Reservation_fails = 15228
L2_cache_bank[11]: Access = 92172, Miss = 18880, Miss_rate = 0.205, Pending_hits = 7202, Reservation_fails = 14892
L2_total_cache_accesses = 1207626
L2_total_cache_misses = 214656
L2_total_cache_miss_rate = 0.1778
L2_total_cache_pending_hits = 83567
L2_total_cache_reservation_fails = 199832
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 667381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156570
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 206734
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6616
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 760
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 179141
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2280
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 952400
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 210280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 44916
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 376
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 179141
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1207626
icnt_total_pkts_simt_to_mem=459624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.75
	minimum = 5
	maximum = 45
Network latency average = 5.73561
	minimum = 5
	maximum = 44
Slowest packet = 1561562
Flit latency average = 5.95384
	minimum = 5
	maximum = 43
Slowest flit = 1666629
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0157141
	minimum = 0.00517739 (at node 8)
	maximum = 0.0587435 (at node 16)
Accepted packet rate average = 0.0157141
	minimum = 0.00431449 (at node 17)
	maximum = 0.0250904 (at node 0)
Injected flit rate average = 0.0165905
	minimum = 0.00620623 (at node 8)
	maximum = 0.0587435 (at node 16)
Accepted flit rate average= 0.0165905
	minimum = 0.00497826 (at node 17)
	maximum = 0.0250904 (at node 0)
Injected packet length average = 1.05577
Accepted packet length average = 1.05577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8211 (26 samples)
	minimum = 5 (26 samples)
	maximum = 213 (26 samples)
Network latency average = 19.6787 (26 samples)
	minimum = 5 (26 samples)
	maximum = 210.538 (26 samples)
Flit latency average = 18.9107 (26 samples)
	minimum = 5 (26 samples)
	maximum = 209.846 (26 samples)
Fragmentation average = 0.00147173 (26 samples)
	minimum = 0 (26 samples)
	maximum = 56.7692 (26 samples)
Injected packet rate average = 0.0737851 (26 samples)
	minimum = 0.0284197 (26 samples)
	maximum = 0.187276 (26 samples)
Accepted packet rate average = 0.0737851 (26 samples)
	minimum = 0.0263274 (26 samples)
	maximum = 0.10929 (26 samples)
Injected flit rate average = 0.0787469 (26 samples)
	minimum = 0.0370156 (26 samples)
	maximum = 0.187455 (26 samples)
Accepted flit rate average = 0.0787469 (26 samples)
	minimum = 0.0356697 (26 samples)
	maximum = 0.10929 (26 samples)
Injected packet size average = 1.06725 (26 samples)
Accepted packet size average = 1.06725 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 33 sec (333 sec)
gpgpu_simulation_rate = 450448 (inst/sec)
gpgpu_simulation_rate = 2406 (cycle/sec)
gpgpu_silicon_slowdown = 124688x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (23,23,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 23212
gpu_sim_insn = 12594432
gpu_ipc =     542.5828
gpu_tot_sim_cycle = 824733
gpu_tot_sim_insn = 162593928
gpu_tot_ipc =     197.1473
gpu_tot_issued_cta = 6873
gpu_occupancy = 77.9689% 
gpu_tot_occupancy = 37.2149% 
max_total_param_size = 0
gpu_stall_dramfull = 498140
gpu_stall_icnt2sh    = 233136
partiton_level_parallism =       1.2163
partiton_level_parallism_total  =       0.4640
partiton_level_parallism_util =       1.7170
partiton_level_parallism_util_total  =       1.7755
L2_BW  =      39.7053 GB/Sec
L2_BW_total  =      15.1744 GB/Sec
gpu_total_sim_rate=456724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2652774
	L1I_total_cache_misses = 35545
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22324
L1D_cache:
	L1D_cache_core[0]: Access = 29599, Miss = 17565, Miss_rate = 0.593, Pending_hits = 1788, Reservation_fails = 8807
	L1D_cache_core[1]: Access = 29439, Miss = 17743, Miss_rate = 0.603, Pending_hits = 1899, Reservation_fails = 9330
	L1D_cache_core[2]: Access = 29504, Miss = 17522, Miss_rate = 0.594, Pending_hits = 1968, Reservation_fails = 8252
	L1D_cache_core[3]: Access = 29424, Miss = 17523, Miss_rate = 0.596, Pending_hits = 2095, Reservation_fails = 8135
	L1D_cache_core[4]: Access = 29632, Miss = 17857, Miss_rate = 0.603, Pending_hits = 1967, Reservation_fails = 9200
	L1D_cache_core[5]: Access = 29519, Miss = 17502, Miss_rate = 0.593, Pending_hits = 2068, Reservation_fails = 10983
	L1D_cache_core[6]: Access = 29631, Miss = 17660, Miss_rate = 0.596, Pending_hits = 1872, Reservation_fails = 7346
	L1D_cache_core[7]: Access = 29424, Miss = 17677, Miss_rate = 0.601, Pending_hits = 1835, Reservation_fails = 8680
	L1D_cache_core[8]: Access = 29519, Miss = 17651, Miss_rate = 0.598, Pending_hits = 1927, Reservation_fails = 7935
	L1D_cache_core[9]: Access = 29470, Miss = 17701, Miss_rate = 0.601, Pending_hits = 1886, Reservation_fails = 8913
	L1D_cache_core[10]: Access = 29485, Miss = 17427, Miss_rate = 0.591, Pending_hits = 1904, Reservation_fails = 7858
	L1D_cache_core[11]: Access = 29838, Miss = 17800, Miss_rate = 0.597, Pending_hits = 1913, Reservation_fails = 7941
	L1D_cache_core[12]: Access = 29759, Miss = 17632, Miss_rate = 0.592, Pending_hits = 2024, Reservation_fails = 7995
	L1D_cache_core[13]: Access = 29696, Miss = 17676, Miss_rate = 0.595, Pending_hits = 1979, Reservation_fails = 10002
	L1D_cache_core[14]: Access = 29281, Miss = 17561, Miss_rate = 0.600, Pending_hits = 2136, Reservation_fails = 9221
	L1D_total_cache_accesses = 443220
	L1D_total_cache_misses = 264497
	L1D_total_cache_miss_rate = 0.5968
	L1D_total_cache_pending_hits = 29261
	L1D_total_cache_reservation_fails = 130598
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 161145
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 130539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161055
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2617229
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35545
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22324
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329616
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113604
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2652774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 118425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12068
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22324
ctas_completed 6873, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25215, 15699, 8463, 8463, 8463, 8463, 8463, 8463, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 
gpgpu_n_tot_thrd_icount = 167859936
gpgpu_n_tot_w_icount = 5245623
gpgpu_n_stall_shd_mem = 283027
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 257794
gpgpu_n_mem_write_global = 113604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5273856
gpgpu_n_store_insn = 1817664
gpgpu_n_shmem_insn = 59218872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12187
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1051013	W0_Idle:5467205	W0_Scoreboard:5554599	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2653569	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2062352 {8:257794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8179488 {72:113604,}
traffic_breakdown_coretomem[INST_ACC_R] = 90432 {8:11304,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41247040 {40:1031176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817664 {8:227208,}
traffic_breakdown_memtocore[INST_ACC_R] = 1808640 {40:45216,}
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:176569 	16277 	22123 	29417 	15240 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	37797 	711716 	448114 	60787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10520 	586 	153 	330332 	17459 	15769 	5856 	2042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	113325 	152640 	162110 	216401 	460610 	153117 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	32 	695 	217 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 13.342542 23.000000 13.335329 24.637169 11.959276 22.625851  9.933333 18.876471  9.434483 18.201971 13.885906 27.714285 26.887323 71.783783 40.674419 103.304344 
dram[1]: 20.507143 24.976377 27.239584 25.962963 18.488094 24.408760 15.642858 19.512049 12.016557 16.333334 18.604166 28.694736 37.730160 92.275864 70.096771 139.764709 
dram[2]: 23.593985 13.118919 25.981482 12.296089 22.072847 11.607929 18.705202  9.912699 17.874395  9.916667 28.209999 13.788733 71.918922 27.579710 96.639999 39.697674 
dram[3]: 24.960630 19.248322 27.269230 26.346939 25.549618 18.613094 19.241177 16.284946 18.067961 12.568966 28.079208 18.482014 92.275864 40.389832 142.117645 68.806450 
dram[4]: 13.619318 23.770992 13.333333 25.449541 11.922375 22.152317 10.909091 19.155689  9.807273 18.653267 14.118055 29.467392 27.362318 68.487183 37.212765 95.040001 
dram[5]: 19.378378 27.522123 28.315218 27.762377 18.440475 25.180450 15.793815 19.425150 11.897690 16.927273 20.520000 29.956043 40.000000 116.347824 69.870964 139.764709 
average row locality = 265912/12890 = 20.629326
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       699      1032       715      1008       848      1228       822      1178       921      1374       683       984       625       960       568       848 
dram[1]:       933      1048       943      1016      1123      1232      1104      1190      1287      1384       941       988       854       968       769       848 
dram[2]:      1032       709      1020       699      1226       853      1192       803      1372       926      1026       638       962       625       864       552 
dram[3]:      1044       940      1032       926      1230      1129      1206      1084      1380      1293      1032       897       968       857       864       753 
dram[4]:       696      1040       714      1004       838      1234       818      1174       909      1380       674       982       620       966       569       848 
dram[5]:       935      1052       937      1016      1120      1234      1101      1192      1279      1384       906       988       848       968       764       848 
total dram writes = 93293
bank skew: 1384/552 = 2.51
chip skew: 16635/14466 = 1.15
average mf latency per bank:
dram[0]:       6535      3222      5902      3415      4766      3065      4888      3290      4483      2822      4676      4047      3833      2210      4308      2422
dram[1]:       4375      2646      4279      2867      4156      2530      4540      2726      3566      2501      4136      3037      3394      1780      3579      1842
dram[2]:       3077      6331      3156      6228      2972      4643      2994      5070      2743      4432      3401      5038      2017      3940      2176      4672
dram[3]:       2674      4225      2766      4458      2557      4165      2682      4943      2509      3598      2940      4242      1749      3362      1807      3699
dram[4]:       5966      3168      5821      3525      4834      3050      4850      3337      4462      2812      4524      4153      3729      2217      4171      2402
dram[5]:       4211      2609      4254      2921      3958      2553      4376      2804      3538      2466      3987      3099      3286      1775      3587      1856
maximum mf latency per bank:
dram[0]:        802       732       831       777       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       524       747       507       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        813       759       845       762       687       788       635       775       706       800       835       717       735       695       798       672
dram[3]:        593       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       822       780       826       809       725       821       708       823       797       701       940       626       825       646       821
dram[5]:        745       573       675       507       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540107 n_nop=2486410 n_act=2315 n_pre=2299 n_ref_event=94877550480976 n_req=42171 n_rd=34626 n_rd_L2_A=0 n_write=0 n_wr_bk=14493 bw_util=0.03867
n_activity=260956 dram_eff=0.3765
bk0: 2036a 2523247i bk1: 2612a 2519546i bk2: 1830a 2525476i bk3: 2280a 2522435i bk4: 2168a 2521405i bk5: 2712a 2517903i bk6: 2066a 2522197i bk7: 2620a 2519951i bk8: 2220a 2519034i bk9: 3008a 2515817i bk10: 1696a 2525480i bk11: 2224a 2521585i bk12: 1576a 2526074i bk13: 2176a 2522569i bk14: 1450a 2529096i bk15: 1952a 2526314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945365
Row_Buffer_Locality_read = 0.972939
Row_Buffer_Locality_write = 0.818820
Bank_Level_Parallism = 1.607179
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.074669
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038675 
total_CMD = 2540107 
util_bw = 98238 
Wasted_Col = 88944 
Wasted_Row = 20996 
Idle = 2331929 

BW Util Bottlenecks: 
RCDc_limit = 10379 
RCDWRc_limit = 7930 
WTRc_limit = 12008 
RTWc_limit = 64222 
CCDLc_limit = 47007 
rwq = 0 
CCDLc_limit_alone = 27695 
WTRc_limit_alone = 9722 
RTWc_limit_alone = 47196 

Commands details: 
total_CMD = 2540107 
n_nop = 2486410 
Read = 34626 
Write = 0 
L2_Alloc = 0 
L2_WB = 14493 
n_act = 2315 
n_pre = 2299 
n_ref = 94877550480976 
n_req = 42171 
total_req = 49119 

Dual Bus Interface Util: 
issued_total_row = 4614 
issued_total_col = 49119 
Row_Bus_Util =  0.001816 
CoL_Bus_Util = 0.019337 
Either_Row_CoL_Bus_Util = 0.021140 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000670 
queue_avg = 0.243152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243152
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540107 n_nop=2481244 n_act=2061 n_pre=2045 n_ref_event=94877551327344 n_req=46577 n_rd=38156 n_rd_L2_A=0 n_write=0 n_wr_bk=16628 bw_util=0.04314
n_activity=277302 dram_eff=0.3951
bk0: 2396a 2520531i bk1: 2648a 2519336i bk2: 2138a 2523323i bk3: 2296a 2522882i bk4: 2534a 2518154i bk5: 2728a 2517805i bk6: 2500a 2519552i bk7: 2644a 2519051i bk8: 2946a 2513761i bk9: 3032a 2514241i bk10: 2188a 2521005i bk11: 2232a 2521204i bk12: 1944a 2522634i bk13: 2192a 2521840i bk14: 1786a 2526522i bk15: 1952a 2525737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956051
Row_Buffer_Locality_read = 0.978116
Row_Buffer_Locality_write = 0.856074
Bank_Level_Parallism = 1.661191
Bank_Level_Parallism_Col = 1.662955
Bank_Level_Parallism_Ready = 1.083658
write_to_read_ratio_blp_rw_average = 0.582319
GrpLevelPara = 1.275810 

BW Util details:
bwutil = 0.043135 
total_CMD = 2540107 
util_bw = 109568 
Wasted_Col = 94857 
Wasted_Row = 19022 
Idle = 2316660 

BW Util Bottlenecks: 
RCDc_limit = 9012 
RCDWRc_limit = 6875 
WTRc_limit = 13770 
RTWc_limit = 72499 
CCDLc_limit = 51346 
rwq = 0 
CCDLc_limit_alone = 29852 
WTRc_limit_alone = 11121 
RTWc_limit_alone = 53654 

Commands details: 
total_CMD = 2540107 
n_nop = 2481244 
Read = 38156 
Write = 0 
L2_Alloc = 0 
L2_WB = 16628 
n_act = 2061 
n_pre = 2045 
n_ref = 94877551327344 
n_req = 46577 
total_req = 54784 

Dual Bus Interface Util: 
issued_total_row = 4106 
issued_total_col = 54784 
Row_Bus_Util =  0.001616 
CoL_Bus_Util = 0.021568 
Either_Row_CoL_Bus_Util = 0.023173 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000459 
queue_avg = 0.274831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274831
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540107 n_nop=2486400 n_act=2321 n_pre=2305 n_ref_event=0 n_req=42177 n_rd=34626 n_rd_L2_A=0 n_write=0 n_wr_bk=14499 bw_util=0.03868
n_activity=261477 dram_eff=0.3758
bk0: 2622a 2520252i bk1: 2040a 2523502i bk2: 2296a 2522430i bk3: 1812a 2525507i bk4: 2720a 2517541i bk5: 2158a 2521094i bk6: 2640a 2519168i bk7: 2040a 2522000i bk8: 3014a 2515524i bk9: 2218a 2519174i bk10: 2308a 2521423i bk11: 1608a 2525294i bk12: 2180a 2522688i bk13: 1570a 2526721i bk14: 1984a 2526148i bk15: 1416a 2529434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945302
Row_Buffer_Locality_read = 0.972535
Row_Buffer_Locality_write = 0.820421
Bank_Level_Parallism = 1.608492
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.080764
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038679 
total_CMD = 2540107 
util_bw = 98250 
Wasted_Col = 88280 
Wasted_Row = 21754 
Idle = 2331823 

BW Util Bottlenecks: 
RCDc_limit = 10430 
RCDWRc_limit = 7807 
WTRc_limit = 11159 
RTWc_limit = 63878 
CCDLc_limit = 46436 
rwq = 0 
CCDLc_limit_alone = 27415 
WTRc_limit_alone = 9022 
RTWc_limit_alone = 46994 

Commands details: 
total_CMD = 2540107 
n_nop = 2486400 
Read = 34626 
Write = 0 
L2_Alloc = 0 
L2_WB = 14499 
n_act = 2321 
n_pre = 2305 
n_ref = 0 
n_req = 42177 
total_req = 49125 

Dual Bus Interface Util: 
issued_total_row = 4626 
issued_total_col = 49125 
Row_Bus_Util =  0.001821 
CoL_Bus_Util = 0.019340 
Either_Row_CoL_Bus_Util = 0.021144 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000819 
queue_avg = 0.237990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540107 n_nop=2481283 n_act=2020 n_pre=2004 n_ref_event=0 n_req=46610 n_rd=38186 n_rd_L2_A=0 n_write=0 n_wr_bk=16635 bw_util=0.04316
n_activity=277310 dram_eff=0.3954
bk0: 2648a 2519813i bk1: 2392a 2521101i bk2: 2320a 2522439i bk3: 2114a 2523136i bk4: 2732a 2517114i bk5: 2552a 2518154i bk6: 2668a 2518498i bk7: 2472a 2520076i bk8: 3032a 2514358i bk9: 2958a 2513677i bk10: 2320a 2521664i bk11: 2100a 2521311i bk12: 2192a 2522060i bk13: 1948a 2523448i bk14: 1984a 2525818i bk15: 1754a 2526574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956984
Row_Buffer_Locality_read = 0.978500
Row_Buffer_Locality_write = 0.859449
Bank_Level_Parallism = 1.656264
Bank_Level_Parallism_Col = 1.660385
Bank_Level_Parallism_Ready = 1.085370
write_to_read_ratio_blp_rw_average = 0.586376
GrpLevelPara = 1.269932 

BW Util details:
bwutil = 0.043164 
total_CMD = 2540107 
util_bw = 109642 
Wasted_Col = 94304 
Wasted_Row = 19263 
Idle = 2316898 

BW Util Bottlenecks: 
RCDc_limit = 8998 
RCDWRc_limit = 6702 
WTRc_limit = 13353 
RTWc_limit = 71580 
CCDLc_limit = 50668 
rwq = 0 
CCDLc_limit_alone = 29567 
WTRc_limit_alone = 10904 
RTWc_limit_alone = 52928 

Commands details: 
total_CMD = 2540107 
n_nop = 2481283 
Read = 38186 
Write = 0 
L2_Alloc = 0 
L2_WB = 16635 
n_act = 2020 
n_pre = 2004 
n_ref = 0 
n_req = 46610 
total_req = 54821 

Dual Bus Interface Util: 
issued_total_row = 4024 
issued_total_col = 54821 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.021582 
Either_Row_CoL_Bus_Util = 0.023158 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000357 
queue_avg = 0.267288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540107 n_nop=2486675 n_act=2257 n_pre=2241 n_ref_event=227392 n_req=42037 n_rd=34504 n_rd_L2_A=0 n_write=0 n_wr_bk=14466 bw_util=0.03856
n_activity=258374 dram_eff=0.3791
bk0: 2016a 2523518i bk1: 2594a 2520185i bk2: 1844a 2525063i bk3: 2272a 2521716i bk4: 2140a 2521908i bk5: 2728a 2516794i bk6: 2054a 2523242i bk7: 2612a 2519146i bk8: 2188a 2519440i bk9: 3022a 2515101i bk10: 1668a 2525617i bk11: 2220a 2522195i bk12: 1556a 2525902i bk13: 2188a 2522288i bk14: 1450a 2529152i bk15: 1952a 2526642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946666
Row_Buffer_Locality_read = 0.973771
Row_Buffer_Locality_write = 0.822514
Bank_Level_Parallism = 1.625138
Bank_Level_Parallism_Col = 1.623714
Bank_Level_Parallism_Ready = 1.077358
write_to_read_ratio_blp_rw_average = 0.573113
GrpLevelPara = 1.250508 

BW Util details:
bwutil = 0.038557 
total_CMD = 2540107 
util_bw = 97940 
Wasted_Col = 87557 
Wasted_Row = 20585 
Idle = 2334025 

BW Util Bottlenecks: 
RCDc_limit = 10016 
RCDWRc_limit = 7707 
WTRc_limit = 11958 
RTWc_limit = 64088 
CCDLc_limit = 45943 
rwq = 0 
CCDLc_limit_alone = 26958 
WTRc_limit_alone = 9739 
RTWc_limit_alone = 47322 

Commands details: 
total_CMD = 2540107 
n_nop = 2486675 
Read = 34504 
Write = 0 
L2_Alloc = 0 
L2_WB = 14466 
n_act = 2257 
n_pre = 2241 
n_ref = 227392 
n_req = 42037 
total_req = 48970 

Dual Bus Interface Util: 
issued_total_row = 4498 
issued_total_col = 48970 
Row_Bus_Util =  0.001771 
CoL_Bus_Util = 0.019279 
Either_Row_CoL_Bus_Util = 0.021035 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000674 
queue_avg = 0.238792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238792
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540107 n_nop=2481634 n_act=2000 n_pre=1984 n_ref_event=0 n_req=46340 n_rd=37952 n_rd_L2_A=0 n_write=0 n_wr_bk=16572 bw_util=0.04293
n_activity=276902 dram_eff=0.3938
bk0: 2392a 2520791i bk1: 2584a 2519663i bk2: 2132a 2523880i bk3: 2296a 2522605i bk4: 2526a 2518547i bk5: 2732a 2517572i bk6: 2500a 2520275i bk7: 2648a 2518802i bk8: 2924a 2514376i bk9: 3032a 2514505i bk10: 2098a 2521843i bk11: 2232a 2521497i bk12: 1930a 2523431i bk13: 2192a 2521728i bk14: 1782a 2526864i bk15: 1952a 2525898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957164
Row_Buffer_Locality_read = 0.978868
Row_Buffer_Locality_write = 0.858965
Bank_Level_Parallism = 1.644773
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.080596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042930 
total_CMD = 2540107 
util_bw = 109048 
Wasted_Col = 94946 
Wasted_Row = 18803 
Idle = 2317310 

BW Util Bottlenecks: 
RCDc_limit = 8668 
RCDWRc_limit = 6736 
WTRc_limit = 13312 
RTWc_limit = 72573 
CCDLc_limit = 51354 
rwq = 0 
CCDLc_limit_alone = 29755 
WTRc_limit_alone = 10799 
RTWc_limit_alone = 53487 

Commands details: 
total_CMD = 2540107 
n_nop = 2481634 
Read = 37952 
Write = 0 
L2_Alloc = 0 
L2_WB = 16572 
n_act = 2000 
n_pre = 1984 
n_ref = 0 
n_req = 46340 
total_req = 54524 

Dual Bus Interface Util: 
issued_total_row = 3984 
issued_total_col = 54524 
Row_Bus_Util =  0.001568 
CoL_Bus_Util = 0.021465 
Either_Row_CoL_Bus_Util = 0.023020 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000599 
queue_avg = 0.264315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105788, Miss = 15902, Miss_rate = 0.150, Pending_hits = 6736, Reservation_fails = 16228
L2_cache_bank[1]: Access = 108708, Miss = 19600, Miss_rate = 0.180, Pending_hits = 6925, Reservation_fails = 16829
L2_cache_bank[2]: Access = 118786, Miss = 18740, Miss_rate = 0.158, Pending_hits = 7315, Reservation_fails = 16402
L2_cache_bank[3]: Access = 102328, Miss = 19724, Miss_rate = 0.193, Pending_hits = 7664, Reservation_fails = 20614
L2_cache_bank[4]: Access = 107928, Miss = 19772, Miss_rate = 0.183, Pending_hits = 6805, Reservation_fails = 14458
L2_cache_bank[5]: Access = 105944, Miss = 15718, Miss_rate = 0.148, Pending_hits = 6857, Reservation_fails = 19836
L2_cache_bank[6]: Access = 101476, Miss = 19896, Miss_rate = 0.196, Pending_hits = 7376, Reservation_fails = 14659
L2_cache_bank[7]: Access = 119586, Miss = 18592, Miss_rate = 0.155, Pending_hits = 7389, Reservation_fails = 19327
L2_cache_bank[8]: Access = 104750, Miss = 15790, Miss_rate = 0.151, Pending_hits = 6674, Reservation_fails = 14327
L2_cache_bank[9]: Access = 108172, Miss = 19596, Miss_rate = 0.181, Pending_hits = 6849, Reservation_fails = 17714
L2_cache_bank[10]: Access = 118940, Miss = 18598, Miss_rate = 0.156, Pending_hits = 7144, Reservation_fails = 15228
L2_cache_bank[11]: Access = 101224, Miss = 19668, Miss_rate = 0.194, Pending_hits = 7322, Reservation_fails = 14892
L2_total_cache_accesses = 1303630
L2_total_cache_misses = 221596
L2_total_cache_miss_rate = 0.1700
L2_total_cache_pending_hits = 85056
L2_total_cache_reservation_fails = 200514
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 737792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161768
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35496
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6660
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 765
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 179817
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2295
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1031176
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 227208
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 179817
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1303630
icnt_total_pkts_simt_to_mem=496321
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.5958
	minimum = 5
	maximum = 715
Network latency average = 54.342
	minimum = 5
	maximum = 715
Slowest packet = 1567533
Flit latency average = 51.7123
	minimum = 5
	maximum = 715
Slowest flit = 1672673
Fragmentation average = 0.0146736
	minimum = 0
	maximum = 357
Injected packet rate average = 0.198232
	minimum = 0.0735395 (at node 6)
	maximum = 0.610632 (at node 24)
Accepted packet rate average = 0.198232
	minimum = 0.0570395 (at node 15)
	maximum = 0.30243 (at node 14)
Injected flit rate average = 0.211738
	minimum = 0.0966741 (at node 12)
	maximum = 0.610632 (at node 24)
Accepted flit rate average= 0.211738
	minimum = 0.0782354 (at node 15)
	maximum = 0.30243 (at node 14)
Injected packet length average = 1.06813
Accepted packet length average = 1.06813
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2202 (27 samples)
	minimum = 5 (27 samples)
	maximum = 231.593 (27 samples)
Network latency average = 20.9626 (27 samples)
	minimum = 5 (27 samples)
	maximum = 229.222 (27 samples)
Flit latency average = 20.1256 (27 samples)
	minimum = 5 (27 samples)
	maximum = 228.556 (27 samples)
Fragmentation average = 0.00196068 (27 samples)
	minimum = 0 (27 samples)
	maximum = 67.8889 (27 samples)
Injected packet rate average = 0.0783943 (27 samples)
	minimum = 0.0300908 (27 samples)
	maximum = 0.202956 (27 samples)
Accepted packet rate average = 0.0783943 (27 samples)
	minimum = 0.0274649 (27 samples)
	maximum = 0.116443 (27 samples)
Injected flit rate average = 0.0836725 (27 samples)
	minimum = 0.0392252 (27 samples)
	maximum = 0.203128 (27 samples)
Accepted flit rate average = 0.0836725 (27 samples)
	minimum = 0.0372462 (27 samples)
	maximum = 0.116443 (27 samples)
Injected packet size average = 1.06733 (27 samples)
Accepted packet size average = 1.06733 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 56 sec (356 sec)
gpgpu_simulation_rate = 456724 (inst/sec)
gpgpu_simulation_rate = 2316 (cycle/sec)
gpgpu_silicon_slowdown = 129533x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 27279
gpu_sim_insn = 19880
gpu_ipc =       0.7288
gpu_tot_sim_cycle = 852012
gpu_tot_sim_insn = 162613808
gpu_tot_ipc =     190.8586
gpu_tot_issued_cta = 6874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.1046% 
max_total_param_size = 0
gpu_stall_dramfull = 498140
gpu_stall_icnt2sh    = 233136
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4492
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7754
L2_BW  =       0.0500 GB/Sec
L2_BW_total  =      14.6902 GB/Sec
gpu_total_sim_rate=452963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2654446
	L1I_total_cache_misses = 35557
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22324
L1D_cache:
	L1D_cache_core[0]: Access = 29599, Miss = 17565, Miss_rate = 0.593, Pending_hits = 1788, Reservation_fails = 8807
	L1D_cache_core[1]: Access = 29439, Miss = 17743, Miss_rate = 0.603, Pending_hits = 1899, Reservation_fails = 9330
	L1D_cache_core[2]: Access = 29504, Miss = 17522, Miss_rate = 0.594, Pending_hits = 1968, Reservation_fails = 8252
	L1D_cache_core[3]: Access = 29455, Miss = 17539, Miss_rate = 0.595, Pending_hits = 2095, Reservation_fails = 8135
	L1D_cache_core[4]: Access = 29632, Miss = 17857, Miss_rate = 0.603, Pending_hits = 1967, Reservation_fails = 9200
	L1D_cache_core[5]: Access = 29519, Miss = 17502, Miss_rate = 0.593, Pending_hits = 2068, Reservation_fails = 10983
	L1D_cache_core[6]: Access = 29631, Miss = 17660, Miss_rate = 0.596, Pending_hits = 1872, Reservation_fails = 7346
	L1D_cache_core[7]: Access = 29424, Miss = 17677, Miss_rate = 0.601, Pending_hits = 1835, Reservation_fails = 8680
	L1D_cache_core[8]: Access = 29519, Miss = 17651, Miss_rate = 0.598, Pending_hits = 1927, Reservation_fails = 7935
	L1D_cache_core[9]: Access = 29470, Miss = 17701, Miss_rate = 0.601, Pending_hits = 1886, Reservation_fails = 8913
	L1D_cache_core[10]: Access = 29485, Miss = 17427, Miss_rate = 0.591, Pending_hits = 1904, Reservation_fails = 7858
	L1D_cache_core[11]: Access = 29838, Miss = 17800, Miss_rate = 0.597, Pending_hits = 1913, Reservation_fails = 7941
	L1D_cache_core[12]: Access = 29759, Miss = 17632, Miss_rate = 0.592, Pending_hits = 2024, Reservation_fails = 7995
	L1D_cache_core[13]: Access = 29696, Miss = 17676, Miss_rate = 0.595, Pending_hits = 1979, Reservation_fails = 10002
	L1D_cache_core[14]: Access = 29281, Miss = 17561, Miss_rate = 0.600, Pending_hits = 2136, Reservation_fails = 9221
	L1D_total_cache_accesses = 443251
	L1D_total_cache_misses = 264513
	L1D_total_cache_miss_rate = 0.5968
	L1D_total_cache_pending_hits = 29261
	L1D_total_cache_reservation_fails = 130598
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 161151
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 130539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2618889
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35557
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22324
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113619
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2654446

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 118425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12068
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22324
ctas_completed 6874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25215, 15699, 8463, 8463, 8463, 8463, 8463, 8463, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 
gpgpu_n_tot_thrd_icount = 167954304
gpgpu_n_tot_w_icount = 5248572
gpgpu_n_stall_shd_mem = 283531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 257810
gpgpu_n_mem_write_global = 113619
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5274112
gpgpu_n_store_insn = 1817904
gpgpu_n_shmem_insn = 59223568
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12187
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1051013	W0_Idle:5499072	W0_Scoreboard:5574339	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:289607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2656518	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2062480 {8:257810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8180568 {72:113619,}
traffic_breakdown_coretomem[INST_ACC_R] = 90528 {8:11316,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41249600 {40:1031240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817904 {8:227238,}
traffic_breakdown_memtocore[INST_ACC_R] = 1810560 {40:45264,}
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:176593 	16277 	22126 	29430 	15240 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	37828 	711779 	448114 	60787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10532 	586 	153 	330363 	17459 	15769 	5856 	2042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	113419 	152640 	162110 	216401 	460610 	153117 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	33 	705 	217 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18177     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 13.342542 23.000000 13.335329 24.637169 11.959276 22.625851  9.933333 18.876471  9.434483 18.201971 13.885906 27.714285 26.887323 71.783783 40.674419 103.304344 
dram[1]: 20.507143 24.976377 27.239584 25.962963 18.488094 24.408760 15.642858 19.512049 12.016557 16.333334 18.604166 28.694736 37.730160 92.275864 70.096771 139.764709 
dram[2]: 23.139706 13.118919 25.981482 12.296089 22.072847 11.607929 18.705202  9.912699 17.874395  9.916667 28.209999 13.788733 70.052635 27.579710 96.639999 39.697674 
dram[3]: 24.828125 19.248322 27.269230 26.346939 25.549618 18.613094 19.241177 16.284946 18.067961 12.568966 28.079208 18.482014 89.266670 40.389832 142.117645 68.806450 
dram[4]: 13.587570 23.770992 13.333333 25.449541 11.922375 22.152317 10.909091 19.155689  9.807273 18.653267 14.118055 29.467392 27.000000 68.487183 37.212765 95.040001 
dram[5]: 19.302013 27.522123 28.315218 27.762377 18.440475 25.180450 15.793815 19.425150 11.897690 16.927273 20.520000 29.956043 39.366665 116.347824 69.870964 139.764709 
average row locality = 265952/12900 = 20.616434
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       699      1032       715      1008       848      1228       822      1178       921      1374       683       984       625       960       568       848 
dram[1]:       933      1048       943      1016      1123      1232      1104      1190      1287      1384       941       988       854       968       769       848 
dram[2]:      1034       709      1020       699      1226       853      1192       803      1372       926      1026       638       964       625       864       552 
dram[3]:      1044       940      1032       926      1230      1129      1206      1084      1380      1293      1032       897       972       857       864       753 
dram[4]:       696      1040       714      1004       838      1234       818      1174       909      1380       674       982       624       966       569       848 
dram[5]:       935      1052       937      1016      1120      1234      1101      1192      1279      1384       906       988       852       968       764       848 
total dram writes = 93309
bank skew: 1384/552 = 2.51
chip skew: 16639/14470 = 1.15
average mf latency per bank:
dram[0]:       6535      3222      5902      3415      4766      3065      4888      3290      4483      2822      4676      4047      3833      2214      4308      2422
dram[1]:       4375      2646      4279      2867      4156      2530      4540      2726      3566      2501      4136      3037      3394      1780      3579      1842
dram[2]:       3071      6331      3156      6228      2972      4643      2994      5070      2743      4432      3401      5038      2018      3940      2176      4672
dram[3]:       2674      4225      2766      4458      2557      4165      2682      4943      2509      3598      2940      4242      1742      3362      1807      3699
dram[4]:       5966      3168      5821      3525      4834      3050      4850      3337      4462      2812      4524      4153      3705      2221      4171      2402
dram[5]:       4211      2609      4254      2921      3958      2553      4376      2804      3538      2466      3987      3099      3270      1775      3587      1856
maximum mf latency per bank:
dram[0]:        802       732       831       777       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       524       747       507       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        813       759       845       762       687       788       635       775       706       800       835       717       735       695       798       672
dram[3]:        593       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       822       780       826       809       725       821       708       823       797       701       940       626       825       646       821
dram[5]:        745       573       675       507       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624124 n_nop=2570427 n_act=2315 n_pre=2299 n_ref_event=94877550480976 n_req=42171 n_rd=34626 n_rd_L2_A=0 n_write=0 n_wr_bk=14493 bw_util=0.03744
n_activity=260956 dram_eff=0.3765
bk0: 2036a 2607264i bk1: 2612a 2603563i bk2: 1830a 2609493i bk3: 2280a 2606452i bk4: 2168a 2605422i bk5: 2712a 2601920i bk6: 2066a 2606214i bk7: 2620a 2603968i bk8: 2220a 2603051i bk9: 3008a 2599834i bk10: 1696a 2609497i bk11: 2224a 2605602i bk12: 1576a 2610091i bk13: 2176a 2606586i bk14: 1450a 2613113i bk15: 1952a 2610331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945365
Row_Buffer_Locality_read = 0.972939
Row_Buffer_Locality_write = 0.818820
Bank_Level_Parallism = 1.607179
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.074669
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037436 
total_CMD = 2624124 
util_bw = 98238 
Wasted_Col = 88944 
Wasted_Row = 20996 
Idle = 2415946 

BW Util Bottlenecks: 
RCDc_limit = 10379 
RCDWRc_limit = 7930 
WTRc_limit = 12008 
RTWc_limit = 64222 
CCDLc_limit = 47007 
rwq = 0 
CCDLc_limit_alone = 27695 
WTRc_limit_alone = 9722 
RTWc_limit_alone = 47196 

Commands details: 
total_CMD = 2624124 
n_nop = 2570427 
Read = 34626 
Write = 0 
L2_Alloc = 0 
L2_WB = 14493 
n_act = 2315 
n_pre = 2299 
n_ref = 94877550480976 
n_req = 42171 
total_req = 49119 

Dual Bus Interface Util: 
issued_total_row = 4614 
issued_total_col = 49119 
Row_Bus_Util =  0.001758 
CoL_Bus_Util = 0.018718 
Either_Row_CoL_Bus_Util = 0.020463 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000670 
queue_avg = 0.235367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624124 n_nop=2565261 n_act=2061 n_pre=2045 n_ref_event=94877551327344 n_req=46577 n_rd=38156 n_rd_L2_A=0 n_write=0 n_wr_bk=16628 bw_util=0.04175
n_activity=277302 dram_eff=0.3951
bk0: 2396a 2604548i bk1: 2648a 2603353i bk2: 2138a 2607340i bk3: 2296a 2606899i bk4: 2534a 2602171i bk5: 2728a 2601822i bk6: 2500a 2603569i bk7: 2644a 2603068i bk8: 2946a 2597778i bk9: 3032a 2598258i bk10: 2188a 2605022i bk11: 2232a 2605221i bk12: 1944a 2606651i bk13: 2192a 2605857i bk14: 1786a 2610539i bk15: 1952a 2609754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956051
Row_Buffer_Locality_read = 0.978116
Row_Buffer_Locality_write = 0.856074
Bank_Level_Parallism = 1.661191
Bank_Level_Parallism_Col = 1.662955
Bank_Level_Parallism_Ready = 1.083658
write_to_read_ratio_blp_rw_average = 0.582319
GrpLevelPara = 1.275810 

BW Util details:
bwutil = 0.041754 
total_CMD = 2624124 
util_bw = 109568 
Wasted_Col = 94857 
Wasted_Row = 19022 
Idle = 2400677 

BW Util Bottlenecks: 
RCDc_limit = 9012 
RCDWRc_limit = 6875 
WTRc_limit = 13770 
RTWc_limit = 72499 
CCDLc_limit = 51346 
rwq = 0 
CCDLc_limit_alone = 29852 
WTRc_limit_alone = 11121 
RTWc_limit_alone = 53654 

Commands details: 
total_CMD = 2624124 
n_nop = 2565261 
Read = 38156 
Write = 0 
L2_Alloc = 0 
L2_WB = 16628 
n_act = 2061 
n_pre = 2045 
n_ref = 94877551327344 
n_req = 46577 
total_req = 54784 

Dual Bus Interface Util: 
issued_total_row = 4106 
issued_total_col = 54784 
Row_Bus_Util =  0.001565 
CoL_Bus_Util = 0.020877 
Either_Row_CoL_Bus_Util = 0.022431 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000459 
queue_avg = 0.266032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266032
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624124 n_nop=2570397 n_act=2325 n_pre=2309 n_ref_event=0 n_req=42187 n_rd=34634 n_rd_L2_A=0 n_write=0 n_wr_bk=14503 bw_util=0.03745
n_activity=261628 dram_eff=0.3756
bk0: 2630a 2604181i bk1: 2040a 2607515i bk2: 2296a 2606445i bk3: 1812a 2609522i bk4: 2720a 2601556i bk5: 2158a 2605111i bk6: 2640a 2603185i bk7: 2040a 2606017i bk8: 3014a 2599542i bk9: 2218a 2603193i bk10: 2308a 2605442i bk11: 1608a 2609313i bk12: 2180a 2606660i bk13: 1570a 2610738i bk14: 1984a 2610165i bk15: 1416a 2613451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945220
Row_Buffer_Locality_read = 0.972484
Row_Buffer_Locality_write = 0.820204
Bank_Level_Parallism = 1.608307
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.080745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037450 
total_CMD = 2624124 
util_bw = 98274 
Wasted_Col = 88329 
Wasted_Row = 21795 
Idle = 2415726 

BW Util Bottlenecks: 
RCDc_limit = 10454 
RCDWRc_limit = 7820 
WTRc_limit = 11159 
RTWc_limit = 63891 
CCDLc_limit = 46448 
rwq = 0 
CCDLc_limit_alone = 27423 
WTRc_limit_alone = 9022 
RTWc_limit_alone = 47003 

Commands details: 
total_CMD = 2624124 
n_nop = 2570397 
Read = 34634 
Write = 0 
L2_Alloc = 0 
L2_WB = 14503 
n_act = 2325 
n_pre = 2309 
n_ref = 0 
n_req = 42187 
total_req = 49137 

Dual Bus Interface Util: 
issued_total_row = 4634 
issued_total_col = 49137 
Row_Bus_Util =  0.001766 
CoL_Bus_Util = 0.018725 
Either_Row_CoL_Bus_Util = 0.020474 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000819 
queue_avg = 0.230438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624124 n_nop=2565284 n_act=2022 n_pre=2006 n_ref_event=0 n_req=46620 n_rd=38194 n_rd_L2_A=0 n_write=0 n_wr_bk=16639 bw_util=0.04179
n_activity=277405 dram_eff=0.3953
bk0: 2656a 2603796i bk1: 2392a 2605115i bk2: 2320a 2606455i bk3: 2114a 2607152i bk4: 2732a 2601130i bk5: 2552a 2602171i bk6: 2668a 2602515i bk7: 2472a 2604093i bk8: 3032a 2598376i bk9: 2958a 2597696i bk10: 2320a 2605683i bk11: 2100a 2605330i bk12: 2192a 2606010i bk13: 1948a 2607464i bk14: 1984a 2609834i bk15: 1754a 2610590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956950
Row_Buffer_Locality_read = 0.978478
Row_Buffer_Locality_write = 0.859364
Bank_Level_Parallism = 1.656218
Bank_Level_Parallism_Col = 1.660294
Bank_Level_Parallism_Ready = 1.085352
write_to_read_ratio_blp_rw_average = 0.586411
GrpLevelPara = 1.269848 

BW Util details:
bwutil = 0.041791 
total_CMD = 2624124 
util_bw = 109666 
Wasted_Col = 94344 
Wasted_Row = 19275 
Idle = 2400839 

BW Util Bottlenecks: 
RCDc_limit = 9010 
RCDWRc_limit = 6708 
WTRc_limit = 13353 
RTWc_limit = 71606 
CCDLc_limit = 50682 
rwq = 0 
CCDLc_limit_alone = 29574 
WTRc_limit_alone = 10904 
RTWc_limit_alone = 52947 

Commands details: 
total_CMD = 2624124 
n_nop = 2565284 
Read = 38194 
Write = 0 
L2_Alloc = 0 
L2_WB = 16639 
n_act = 2022 
n_pre = 2006 
n_ref = 0 
n_req = 46620 
total_req = 54833 

Dual Bus Interface Util: 
issued_total_row = 4028 
issued_total_col = 54833 
Row_Bus_Util =  0.001535 
CoL_Bus_Util = 0.020896 
Either_Row_CoL_Bus_Util = 0.022423 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000357 
queue_avg = 0.258758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258758
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624124 n_nop=2570676 n_act=2259 n_pre=2243 n_ref_event=227392 n_req=42047 n_rd=34512 n_rd_L2_A=0 n_write=0 n_wr_bk=14470 bw_util=0.03733
n_activity=258469 dram_eff=0.379
bk0: 2024a 2607501i bk1: 2594a 2604199i bk2: 1844a 2609078i bk3: 2272a 2605731i bk4: 2140a 2605924i bk5: 2728a 2600811i bk6: 2054a 2607259i bk7: 2612a 2603163i bk8: 2188a 2603458i bk9: 3022a 2599120i bk10: 1668a 2609636i bk11: 2220a 2606214i bk12: 1556a 2609850i bk13: 2188a 2606304i bk14: 1450a 2613169i bk15: 1952a 2610659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946631
Row_Buffer_Locality_read = 0.973748
Row_Buffer_Locality_write = 0.822429
Bank_Level_Parallism = 1.625109
Bank_Level_Parallism_Col = 1.623626
Bank_Level_Parallism_Ready = 1.077339
write_to_read_ratio_blp_rw_average = 0.573156
GrpLevelPara = 1.250422 

BW Util details:
bwutil = 0.037332 
total_CMD = 2624124 
util_bw = 97964 
Wasted_Col = 87597 
Wasted_Row = 20597 
Idle = 2417966 

BW Util Bottlenecks: 
RCDc_limit = 10028 
RCDWRc_limit = 7713 
WTRc_limit = 11958 
RTWc_limit = 64114 
CCDLc_limit = 45957 
rwq = 0 
CCDLc_limit_alone = 26965 
WTRc_limit_alone = 9739 
RTWc_limit_alone = 47341 

Commands details: 
total_CMD = 2624124 
n_nop = 2570676 
Read = 34512 
Write = 0 
L2_Alloc = 0 
L2_WB = 14470 
n_act = 2259 
n_pre = 2243 
n_ref = 227392 
n_req = 42047 
total_req = 48982 

Dual Bus Interface Util: 
issued_total_row = 4502 
issued_total_col = 48982 
Row_Bus_Util =  0.001716 
CoL_Bus_Util = 0.018666 
Either_Row_CoL_Bus_Util = 0.020368 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000674 
queue_avg = 0.231176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624124 n_nop=2565635 n_act=2002 n_pre=1986 n_ref_event=0 n_req=46350 n_rd=37960 n_rd_L2_A=0 n_write=0 n_wr_bk=16576 bw_util=0.04157
n_activity=276997 dram_eff=0.3938
bk0: 2400a 2604774i bk1: 2584a 2603677i bk2: 2132a 2607895i bk3: 2296a 2606620i bk4: 2526a 2602562i bk5: 2732a 2601588i bk6: 2500a 2604291i bk7: 2648a 2602818i bk8: 2924a 2598393i bk9: 3032a 2598525i bk10: 2098a 2605863i bk11: 2232a 2605517i bk12: 1930a 2607382i bk13: 2192a 2605745i bk14: 1782a 2610881i bk15: 1952a 2609915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957131
Row_Buffer_Locality_read = 0.978846
Row_Buffer_Locality_write = 0.858880
Bank_Level_Parallism = 1.644731
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.080579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041565 
total_CMD = 2624124 
util_bw = 109072 
Wasted_Col = 94986 
Wasted_Row = 18815 
Idle = 2401251 

BW Util Bottlenecks: 
RCDc_limit = 8680 
RCDWRc_limit = 6742 
WTRc_limit = 13312 
RTWc_limit = 72599 
CCDLc_limit = 51368 
rwq = 0 
CCDLc_limit_alone = 29762 
WTRc_limit_alone = 10799 
RTWc_limit_alone = 53506 

Commands details: 
total_CMD = 2624124 
n_nop = 2565635 
Read = 37960 
Write = 0 
L2_Alloc = 0 
L2_WB = 16576 
n_act = 2002 
n_pre = 1986 
n_ref = 0 
n_req = 46350 
total_req = 54536 

Dual Bus Interface Util: 
issued_total_row = 3988 
issued_total_col = 54536 
Row_Bus_Util =  0.001520 
CoL_Bus_Util = 0.020783 
Either_Row_CoL_Bus_Util = 0.022289 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000598 
queue_avg = 0.255880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25588

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105796, Miss = 15902, Miss_rate = 0.150, Pending_hits = 6736, Reservation_fails = 16228
L2_cache_bank[1]: Access = 108738, Miss = 19600, Miss_rate = 0.180, Pending_hits = 6925, Reservation_fails = 16829
L2_cache_bank[2]: Access = 118794, Miss = 18740, Miss_rate = 0.158, Pending_hits = 7315, Reservation_fails = 16402
L2_cache_bank[3]: Access = 102328, Miss = 19724, Miss_rate = 0.193, Pending_hits = 7664, Reservation_fails = 20614
L2_cache_bank[4]: Access = 107970, Miss = 19780, Miss_rate = 0.183, Pending_hits = 6805, Reservation_fails = 14458
L2_cache_bank[5]: Access = 105944, Miss = 15718, Miss_rate = 0.148, Pending_hits = 6857, Reservation_fails = 19836
L2_cache_bank[6]: Access = 101484, Miss = 19904, Miss_rate = 0.196, Pending_hits = 7376, Reservation_fails = 14659
L2_cache_bank[7]: Access = 119586, Miss = 18592, Miss_rate = 0.155, Pending_hits = 7389, Reservation_fails = 19327
L2_cache_bank[8]: Access = 104758, Miss = 15798, Miss_rate = 0.151, Pending_hits = 6674, Reservation_fails = 14327
L2_cache_bank[9]: Access = 108202, Miss = 19596, Miss_rate = 0.181, Pending_hits = 6849, Reservation_fails = 17714
L2_cache_bank[10]: Access = 118948, Miss = 18606, Miss_rate = 0.156, Pending_hits = 7144, Reservation_fails = 15228
L2_cache_bank[11]: Access = 101224, Miss = 19668, Miss_rate = 0.194, Pending_hits = 7322, Reservation_fails = 14892
L2_total_cache_accesses = 1303772
L2_total_cache_misses = 221628
L2_total_cache_miss_rate = 0.1700
L2_total_cache_pending_hits = 85056
L2_total_cache_reservation_fails = 200514
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 737856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161768
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35512
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6660
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 773
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 179817
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2319
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1031240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 227238
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 179817
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1303772
icnt_total_pkts_simt_to_mem=496379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1686483
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1799951
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000251177
	minimum = 0 (at node 0)
	maximum = 0.0015763 (at node 3)
Accepted packet rate average = 0.000251177
	minimum = 0 (at node 0)
	maximum = 0.00520547 (at node 3)
Injected flit rate average = 0.000271542
	minimum = 0 (at node 0)
	maximum = 0.00212618 (at node 3)
Accepted flit rate average= 0.000271542
	minimum = 0 (at node 0)
	maximum = 0.00520547 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.616 (28 samples)
	minimum = 5 (28 samples)
	maximum = 223.75 (28 samples)
Network latency average = 20.3954 (28 samples)
	minimum = 5 (28 samples)
	maximum = 221.25 (28 samples)
Flit latency average = 19.5854 (28 samples)
	minimum = 5 (28 samples)
	maximum = 220.571 (28 samples)
Fragmentation average = 0.00189066 (28 samples)
	minimum = 0 (28 samples)
	maximum = 65.4643 (28 samples)
Injected packet rate average = 0.0756034 (28 samples)
	minimum = 0.0290161 (28 samples)
	maximum = 0.195763 (28 samples)
Accepted packet rate average = 0.0756034 (28 samples)
	minimum = 0.026484 (28 samples)
	maximum = 0.11247 (28 samples)
Injected flit rate average = 0.0806939 (28 samples)
	minimum = 0.0378243 (28 samples)
	maximum = 0.195949 (28 samples)
Accepted flit rate average = 0.0806939 (28 samples)
	minimum = 0.035916 (28 samples)
	maximum = 0.11247 (28 samples)
Injected packet size average = 1.06733 (28 samples)
Accepted packet size average = 1.06733 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 59 sec (359 sec)
gpgpu_simulation_rate = 452963 (inst/sec)
gpgpu_simulation_rate = 2373 (cycle/sec)
gpgpu_silicon_slowdown = 126422x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (22,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 32149
gpu_sim_insn = 432960
gpu_ipc =      13.4673
gpu_tot_sim_cycle = 884161
gpu_tot_sim_insn = 163046768
gpu_tot_ipc =     184.4085
gpu_tot_issued_cta = 6896
gpu_occupancy = 3.0559% 
gpu_tot_occupancy = 35.3152% 
max_total_param_size = 0
gpu_stall_dramfull = 498140
gpu_stall_icnt2sh    = 233136
partiton_level_parallism =       0.0869
partiton_level_parallism_total  =       0.4361
partiton_level_parallism_util =       1.1220
partiton_level_parallism_util_total  =       1.7679
L2_BW  =       2.9312 GB/Sec
L2_BW_total  =      14.2626 GB/Sec
gpu_total_sim_rate=447930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2667866
	L1I_total_cache_misses = 37272
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22324
L1D_cache:
	L1D_cache_core[0]: Access = 29678, Miss = 17613, Miss_rate = 0.593, Pending_hits = 1788, Reservation_fails = 8807
	L1D_cache_core[1]: Access = 29518, Miss = 17791, Miss_rate = 0.603, Pending_hits = 1899, Reservation_fails = 9330
	L1D_cache_core[2]: Access = 29583, Miss = 17570, Miss_rate = 0.594, Pending_hits = 1968, Reservation_fails = 8252
	L1D_cache_core[3]: Access = 29534, Miss = 17587, Miss_rate = 0.595, Pending_hits = 2095, Reservation_fails = 8135
	L1D_cache_core[4]: Access = 29790, Miss = 17945, Miss_rate = 0.602, Pending_hits = 1983, Reservation_fails = 9200
	L1D_cache_core[5]: Access = 29677, Miss = 17590, Miss_rate = 0.593, Pending_hits = 2084, Reservation_fails = 10983
	L1D_cache_core[6]: Access = 29789, Miss = 17747, Miss_rate = 0.596, Pending_hits = 1888, Reservation_fails = 7346
	L1D_cache_core[7]: Access = 29582, Miss = 17757, Miss_rate = 0.600, Pending_hits = 1851, Reservation_fails = 8680
	L1D_cache_core[8]: Access = 29677, Miss = 17731, Miss_rate = 0.597, Pending_hits = 1943, Reservation_fails = 7935
	L1D_cache_core[9]: Access = 29628, Miss = 17781, Miss_rate = 0.600, Pending_hits = 1902, Reservation_fails = 8913
	L1D_cache_core[10]: Access = 29643, Miss = 17507, Miss_rate = 0.591, Pending_hits = 1920, Reservation_fails = 7858
	L1D_cache_core[11]: Access = 29917, Miss = 17848, Miss_rate = 0.597, Pending_hits = 1913, Reservation_fails = 7941
	L1D_cache_core[12]: Access = 29838, Miss = 17680, Miss_rate = 0.593, Pending_hits = 2024, Reservation_fails = 7995
	L1D_cache_core[13]: Access = 29775, Miss = 17724, Miss_rate = 0.595, Pending_hits = 1979, Reservation_fails = 10002
	L1D_cache_core[14]: Access = 29360, Miss = 17609, Miss_rate = 0.600, Pending_hits = 2136, Reservation_fails = 9221
	L1D_total_cache_accesses = 444989
	L1D_total_cache_misses = 265480
	L1D_total_cache_miss_rate = 0.5966
	L1D_total_cache_pending_hits = 29373
	L1D_total_cache_reservation_fails = 130598
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 161349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 258754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 130539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2630594
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22324
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 330688
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114301
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2667866

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 118425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12068
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22324
ctas_completed 6896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
26421, 15699, 8463, 8463, 8463, 8463, 8463, 8463, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 
gpgpu_n_tot_thrd_icount = 168803328
gpgpu_n_tot_w_icount = 5275104
gpgpu_n_stall_shd_mem = 288459
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258754
gpgpu_n_mem_write_global = 114301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5291008
gpgpu_n_store_insn = 1828816
gpgpu_n_shmem_insn = 59363664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5136768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12187
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1055874	W0_Idle:6152264	W0_Scoreboard:5853402	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4933179
single_issue_nums: WS0:2674608	WS1:2600496	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2070032 {8:258754,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8229672 {72:114301,}
traffic_breakdown_coretomem[INST_ACC_R] = 99880 {8:12485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41400640 {40:1035016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1828816 {8:228602,}
traffic_breakdown_memtocore[INST_ACC_R] = 1997600 {40:49940,}
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 257 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:176744 	16277 	22174 	29577 	15258 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	39195 	715550 	448116 	60787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11659 	623 	158 	331967 	17481 	15769 	5856 	2042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117797 	153401 	162111 	216401 	460610 	153117 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	38 	730 	217 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.883598 21.537415 13.335329 24.637169 11.959276 22.625851  9.933333 18.876471  9.434483 18.201971 13.885906 27.714285 26.887323 70.210526 40.674419 103.304344 
dram[1]: 19.533783 22.780142 27.239584 25.962963 18.488094 24.408760 15.642858 19.512049 12.016557 16.333334 18.604166 28.694736 37.730160 89.533333 70.096771 139.764709 
dram[2]: 21.493244 12.894180 25.981482 12.296089 21.960526 11.607929 18.705202  9.912699 17.874395  9.916667 28.209999 13.788733 66.800003 27.579710 96.639999 39.697674 
dram[3]: 22.765957 18.810457 27.269230 26.346939 25.549618 18.613094 19.241177 16.284946 18.067961 12.568966 28.079208 18.482014 89.533333 40.389832 142.117645 68.806450 
dram[4]: 13.280220 22.161972 13.333333 25.449541 11.922375 22.039474 10.909091 19.155689  9.807273 18.653267 14.118055 29.467392 27.114286 63.761906 37.212765 95.040001 
dram[5]: 18.753246 25.120001 28.315218 27.762377 18.440475 25.180450 15.793815 19.425150 11.897690 16.927273 20.520000 29.956043 39.500000 116.347824 69.870964 139.764709 
average row locality = 266316/13016 = 20.460665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       707      1044       715      1008       848      1228       822      1178       921      1374       683       984       625       968       568       848 
dram[1]:       941      1064       943      1016      1123      1232      1104      1190      1287      1384       941       988       854       972       769       848 
dram[2]:      1046       713      1020       699      1228       853      1192       803      1372       926      1026       638       968       625       864       552 
dram[3]:      1060       944      1032       926      1230      1129      1206      1084      1380      1293      1032       897       972       857       864       753 
dram[4]:       704      1050       714      1004       838      1236       818      1174       909      1380       674       982       624       972       569       848 
dram[5]:       943      1064       937      1016      1120      1234      1101      1192      1279      1384       906       988       852       968       764       848 
total dram writes = 93453
bank skew: 1384/552 = 2.51
chip skew: 16659/14496 = 1.15
average mf latency per bank:
dram[0]:       6461      3197      5902      3427      4766      3075      4888      3301      4483      2831      4676      4055      3858      2273      4308      2437
dram[1]:       4338      2606      4279      2867      4156      2530      4540      2726      3566      2501      4136      3037      3412      1809      3579      1842
dram[2]:       3048      6295      3168      6228      2978      4643      3005      5070      2752      4432      3410      5038      2092      3964      2190      4672
dram[3]:       2634      4207      2766      4458      2557      4165      2682      4943      2509      3598      2940      4242      1778      3380      1807      3699
dram[4]:       5898      3150      5821      3537      4834      3055      4850      3347      4462      2821      4524      4162      3736      2282      4171      2417
dram[5]:       4175      2580      4254      2921      3958      2553      4376      2804      3538      2466      3987      3099      3293      1807      3587      1856
maximum mf latency per bank:
dram[0]:        802       732       831       777       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       524       747       507       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        813       759       845       762       687       788       635       775       706       800       835       717       735       695       798       672
dram[3]:        593       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       822       780       826       809       725       821       708       823       797       701       940       626       825       646       821
dram[5]:        745       573       675       507       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2723140 n_nop=2669319 n_act=2335 n_pre=2319 n_ref_event=94877550480976 n_req=42241 n_rd=34682 n_rd_L2_A=0 n_write=0 n_wr_bk=14521 bw_util=0.03614
n_activity=261965 dram_eff=0.3756
bk0: 2052a 2706053i bk1: 2644a 2702191i bk2: 1830a 2708490i bk3: 2280a 2705455i bk4: 2168a 2704425i bk5: 2712a 2700929i bk6: 2066a 2705226i bk7: 2620a 2702981i bk8: 2220a 2702067i bk9: 3008a 2698851i bk10: 1696a 2708516i bk11: 2224a 2704621i bk12: 1576a 2709112i bk13: 2184a 2705509i bk14: 1450a 2712139i bk15: 1952a 2709358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944982
Row_Buffer_Locality_read = 0.972695
Row_Buffer_Locality_write = 0.817833
Bank_Level_Parallism = 1.605336
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.074541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036137 
total_CMD = 2723140 
util_bw = 98406 
Wasted_Col = 89218 
Wasted_Row = 21295 
Idle = 2514221 

BW Util Bottlenecks: 
RCDc_limit = 10499 
RCDWRc_limit = 7999 
WTRc_limit = 12013 
RTWc_limit = 64281 
CCDLc_limit = 47068 
rwq = 0 
CCDLc_limit_alone = 27743 
WTRc_limit_alone = 9727 
RTWc_limit_alone = 47242 

Commands details: 
total_CMD = 2723140 
n_nop = 2669319 
Read = 34682 
Write = 0 
L2_Alloc = 0 
L2_WB = 14521 
n_act = 2335 
n_pre = 2319 
n_ref = 94877550480976 
n_req = 42241 
total_req = 49203 

Dual Bus Interface Util: 
issued_total_row = 4654 
issued_total_col = 49203 
Row_Bus_Util =  0.001709 
CoL_Bus_Util = 0.018068 
Either_Row_CoL_Bus_Util = 0.019764 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000669 
queue_avg = 0.227234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227234
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2723140 n_nop=2664147 n_act=2084 n_pre=2068 n_ref_event=94877551327344 n_req=46647 n_rd=38212 n_rd_L2_A=0 n_write=0 n_wr_bk=16656 bw_util=0.0403
n_activity=278408 dram_eff=0.3942
bk0: 2412a 2703339i bk1: 2680a 2701934i bk2: 2138a 2706335i bk3: 2296a 2705901i bk4: 2534a 2701173i bk5: 2728a 2700829i bk6: 2500a 2702583i bk7: 2644a 2702082i bk8: 2946a 2696794i bk9: 3032a 2697275i bk10: 2188a 2704041i bk11: 2232a 2704240i bk12: 1944a 2705671i bk13: 2200a 2704803i bk14: 1786a 2709566i bk15: 1952a 2708783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955624
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 0.854890
Bank_Level_Parallism = 1.659138
Bank_Level_Parallism_Col = 1.661701
Bank_Level_Parallism_Ready = 1.083530
write_to_read_ratio_blp_rw_average = 0.581967
GrpLevelPara = 1.275224 

BW Util details:
bwutil = 0.040298 
total_CMD = 2723140 
util_bw = 109736 
Wasted_Col = 95151 
Wasted_Row = 19328 
Idle = 2498925 

BW Util Bottlenecks: 
RCDc_limit = 9144 
RCDWRc_limit = 6958 
WTRc_limit = 13770 
RTWc_limit = 72545 
CCDLc_limit = 51411 
rwq = 0 
CCDLc_limit_alone = 29906 
WTRc_limit_alone = 11121 
RTWc_limit_alone = 53689 

Commands details: 
total_CMD = 2723140 
n_nop = 2664147 
Read = 38212 
Write = 0 
L2_Alloc = 0 
L2_WB = 16656 
n_act = 2084 
n_pre = 2068 
n_ref = 94877551327344 
n_req = 46647 
total_req = 54868 

Dual Bus Interface Util: 
issued_total_row = 4152 
issued_total_col = 54868 
Row_Bus_Util =  0.001525 
CoL_Bus_Util = 0.020149 
Either_Row_CoL_Bus_Util = 0.021664 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000458 
queue_avg = 0.256760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2723140 n_nop=2669305 n_act=2344 n_pre=2328 n_ref_event=0 n_req=42246 n_rd=34682 n_rd_L2_A=0 n_write=0 n_wr_bk=14525 bw_util=0.03614
n_activity=262504 dram_eff=0.3749
bk0: 2658a 2702823i bk1: 2048a 2706399i bk2: 2296a 2705451i bk3: 1812a 2708533i bk4: 2724a 2700538i bk5: 2158a 2704123i bk6: 2640a 2702199i bk7: 2040a 2705032i bk8: 3014a 2698560i bk9: 2218a 2702212i bk10: 2308a 2704461i bk11: 1608a 2708333i bk12: 2188a 2705585i bk13: 1570a 2709755i bk14: 1984a 2709184i bk15: 1416a 2712474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944847
Row_Buffer_Locality_read = 0.972291
Row_Buffer_Locality_write = 0.819011
Bank_Level_Parallism = 1.606738
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.080630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036140 
total_CMD = 2723140 
util_bw = 98414 
Wasted_Col = 88557 
Wasted_Row = 22053 
Idle = 2514116 

BW Util Bottlenecks: 
RCDc_limit = 10550 
RCDWRc_limit = 7896 
WTRc_limit = 11168 
RTWc_limit = 63925 
CCDLc_limit = 46496 
rwq = 0 
CCDLc_limit_alone = 27466 
WTRc_limit_alone = 9030 
RTWc_limit_alone = 47033 

Commands details: 
total_CMD = 2723140 
n_nop = 2669305 
Read = 34682 
Write = 0 
L2_Alloc = 0 
L2_WB = 14525 
n_act = 2344 
n_pre = 2328 
n_ref = 0 
n_req = 42246 
total_req = 49207 

Dual Bus Interface Util: 
issued_total_row = 4672 
issued_total_col = 49207 
Row_Bus_Util =  0.001716 
CoL_Bus_Util = 0.018070 
Either_Row_CoL_Bus_Util = 0.019769 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000817 
queue_avg = 0.222440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2723140 n_nop=2664206 n_act=2039 n_pre=2023 n_ref_event=0 n_req=46670 n_rd=38234 n_rd_L2_A=0 n_write=0 n_wr_bk=16659 bw_util=0.04032
n_activity=278196 dram_eff=0.3946
bk0: 2680a 2702427i bk1: 2400a 2704001i bk2: 2320a 2705458i bk3: 2114a 2706157i bk4: 2732a 2700135i bk5: 2552a 2701183i bk6: 2668a 2701530i bk7: 2472a 2703109i bk8: 3032a 2697392i bk9: 2958a 2696712i bk10: 2320a 2704699i bk11: 2100a 2704347i bk12: 2200a 2705019i bk13: 1948a 2706489i bk14: 1984a 2708861i bk15: 1754a 2709618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956632
Row_Buffer_Locality_read = 0.978292
Row_Buffer_Locality_write = 0.858464
Bank_Level_Parallism = 1.654632
Bank_Level_Parallism_Col = 1.659356
Bank_Level_Parallism_Ready = 1.085258
write_to_read_ratio_blp_rw_average = 0.586085
GrpLevelPara = 1.269450 

BW Util details:
bwutil = 0.040316 
total_CMD = 2723140 
util_bw = 109786 
Wasted_Col = 94547 
Wasted_Row = 19508 
Idle = 2499299 

BW Util Bottlenecks: 
RCDc_limit = 9106 
RCDWRc_limit = 6767 
WTRc_limit = 13353 
RTWc_limit = 71619 
CCDLc_limit = 50726 
rwq = 0 
CCDLc_limit_alone = 29614 
WTRc_limit_alone = 10904 
RTWc_limit_alone = 52956 

Commands details: 
total_CMD = 2723140 
n_nop = 2664206 
Read = 38234 
Write = 0 
L2_Alloc = 0 
L2_WB = 16659 
n_act = 2039 
n_pre = 2023 
n_ref = 0 
n_req = 46670 
total_req = 54893 

Dual Bus Interface Util: 
issued_total_row = 4062 
issued_total_col = 54893 
Row_Bus_Util =  0.001492 
CoL_Bus_Util = 0.020158 
Either_Row_CoL_Bus_Util = 0.021642 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000356 
queue_avg = 0.249657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2723140 n_nop=2669574 n_act=2279 n_pre=2263 n_ref_event=227392 n_req=42112 n_rd=34564 n_rd_L2_A=0 n_write=0 n_wr_bk=14496 bw_util=0.03603
n_activity=259428 dram_eff=0.3782
bk0: 2032a 2706380i bk1: 2622a 2702875i bk2: 1844a 2708077i bk3: 2272a 2704737i bk4: 2140a 2704932i bk5: 2732a 2699793i bk6: 2054a 2706271i bk7: 2612a 2702178i bk8: 2188a 2702474i bk9: 3022a 2698137i bk10: 1668a 2708654i bk11: 2220a 2705233i bk12: 1564a 2708844i bk13: 2192a 2705180i bk14: 1450a 2712191i bk15: 1952a 2709684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946239
Row_Buffer_Locality_read = 0.973527
Row_Buffer_Locality_write = 0.821277
Bank_Level_Parallism = 1.623284
Bank_Level_Parallism_Col = 1.622468
Bank_Level_Parallism_Ready = 1.077216
write_to_read_ratio_blp_rw_average = 0.572775
GrpLevelPara = 1.249898 

BW Util details:
bwutil = 0.036032 
total_CMD = 2723140 
util_bw = 98120 
Wasted_Col = 87856 
Wasted_Row = 20875 
Idle = 2516289 

BW Util Bottlenecks: 
RCDc_limit = 10136 
RCDWRc_limit = 7789 
WTRc_limit = 11971 
RTWc_limit = 64154 
CCDLc_limit = 46015 
rwq = 0 
CCDLc_limit_alone = 27013 
WTRc_limit_alone = 9749 
RTWc_limit_alone = 47374 

Commands details: 
total_CMD = 2723140 
n_nop = 2669574 
Read = 34564 
Write = 0 
L2_Alloc = 0 
L2_WB = 14496 
n_act = 2279 
n_pre = 2263 
n_ref = 227392 
n_req = 42112 
total_req = 49060 

Dual Bus Interface Util: 
issued_total_row = 4542 
issued_total_col = 49060 
Row_Bus_Util =  0.001668 
CoL_Bus_Util = 0.018016 
Either_Row_CoL_Bus_Util = 0.019671 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000672 
queue_avg = 0.223157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223157
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2723140 n_nop=2664557 n_act=2019 n_pre=2003 n_ref_event=0 n_req=46400 n_rd=38000 n_rd_L2_A=0 n_write=0 n_wr_bk=16596 bw_util=0.0401
n_activity=277796 dram_eff=0.3931
bk0: 2408a 2703656i bk1: 2608a 2702339i bk2: 2132a 2706895i bk3: 2296a 2705625i bk4: 2526a 2701568i bk5: 2732a 2700596i bk6: 2500a 2703305i bk7: 2648a 2701834i bk8: 2924a 2697409i bk9: 3032a 2697541i bk10: 2098a 2704879i bk11: 2232a 2704534i bk12: 1938a 2706372i bk13: 2192a 2704765i bk14: 1782a 2709908i bk15: 1952a 2708943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956810
Row_Buffer_Locality_read = 0.978658
Row_Buffer_Locality_write = 0.857976
Bank_Level_Parallism = 1.643129
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.080490
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040098 
total_CMD = 2723140 
util_bw = 109192 
Wasted_Col = 95194 
Wasted_Row = 19051 
Idle = 2499703 

BW Util Bottlenecks: 
RCDc_limit = 8776 
RCDWRc_limit = 6805 
WTRc_limit = 13323 
RTWc_limit = 72606 
CCDLc_limit = 51410 
rwq = 0 
CCDLc_limit_alone = 29801 
WTRc_limit_alone = 10807 
RTWc_limit_alone = 53513 

Commands details: 
total_CMD = 2723140 
n_nop = 2664557 
Read = 38000 
Write = 0 
L2_Alloc = 0 
L2_WB = 16596 
n_act = 2019 
n_pre = 2003 
n_ref = 0 
n_req = 46400 
total_req = 54596 

Dual Bus Interface Util: 
issued_total_row = 4022 
issued_total_col = 54596 
Row_Bus_Util =  0.001477 
CoL_Bus_Util = 0.020049 
Either_Row_CoL_Bus_Util = 0.021513 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000597 
queue_avg = 0.246900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106336, Miss = 15918, Miss_rate = 0.150, Pending_hits = 6784, Reservation_fails = 17599
L2_cache_bank[1]: Access = 110416, Miss = 19640, Miss_rate = 0.178, Pending_hits = 7017, Reservation_fails = 19239
L2_cache_bank[2]: Access = 119274, Miss = 18756, Miss_rate = 0.157, Pending_hits = 7363, Reservation_fails = 17805
L2_cache_bank[3]: Access = 103064, Miss = 19764, Miss_rate = 0.192, Pending_hits = 7768, Reservation_fails = 23353
L2_cache_bank[4]: Access = 109580, Miss = 19820, Miss_rate = 0.181, Pending_hits = 6881, Reservation_fails = 16685
L2_cache_bank[5]: Access = 106424, Miss = 15726, Miss_rate = 0.148, Pending_hits = 6881, Reservation_fails = 20530
L2_cache_bank[6]: Access = 102100, Miss = 19936, Miss_rate = 0.195, Pending_hits = 7456, Reservation_fails = 16784
L2_cache_bank[7]: Access = 120066, Miss = 18600, Miss_rate = 0.155, Pending_hits = 7413, Reservation_fails = 20027
L2_cache_bank[8]: Access = 105254, Miss = 15814, Miss_rate = 0.150, Pending_hits = 6706, Reservation_fails = 15021
L2_cache_bank[9]: Access = 109750, Miss = 19632, Miss_rate = 0.179, Pending_hits = 6921, Reservation_fails = 19777
L2_cache_bank[10]: Access = 119500, Miss = 18622, Miss_rate = 0.156, Pending_hits = 7176, Reservation_fails = 15933
L2_cache_bank[11]: Access = 101824, Miss = 19692, Miss_rate = 0.193, Pending_hits = 7394, Reservation_fails = 16959
L2_total_cache_accesses = 1313588
L2_total_cache_misses = 221920
L2_total_cache_miss_rate = 0.1689
L2_total_cache_pending_hits = 85760
L2_total_cache_reservation_fails = 219712
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 741520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161819
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39304
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7320
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 829
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 199015
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2487
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035016
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 228602
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 49940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 199015
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1313588
icnt_total_pkts_simt_to_mem=499856
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.46919
	minimum = 5
	maximum = 30
Network latency average = 5.45571
	minimum = 5
	maximum = 29
Slowest packet = 1698586
Flit latency average = 5.59309
	minimum = 5
	maximum = 28
Slowest flit = 1812860
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0145284
	minimum = 0.00485241 (at node 3)
	maximum = 0.0521945 (at node 16)
Accepted packet rate average = 0.0145284
	minimum = 0.00404367 (at node 17)
	maximum = 0.0235155 (at node 4)
Injected flit rate average = 0.0153141
	minimum = 0.00581667 (at node 3)
	maximum = 0.0521945 (at node 16)
Accepted flit rate average= 0.0153141
	minimum = 0.00466577 (at node 17)
	maximum = 0.0235155 (at node 4)
Injected packet length average = 1.05408
Accepted packet length average = 1.05408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0592 (29 samples)
	minimum = 5 (29 samples)
	maximum = 217.069 (29 samples)
Network latency average = 19.8802 (29 samples)
	minimum = 5 (29 samples)
	maximum = 214.621 (29 samples)
Flit latency average = 19.1029 (29 samples)
	minimum = 5 (29 samples)
	maximum = 213.931 (29 samples)
Fragmentation average = 0.00182546 (29 samples)
	minimum = 0 (29 samples)
	maximum = 63.2069 (29 samples)
Injected packet rate average = 0.0734974 (29 samples)
	minimum = 0.0281829 (29 samples)
	maximum = 0.190813 (29 samples)
Accepted packet rate average = 0.0734974 (29 samples)
	minimum = 0.0257102 (29 samples)
	maximum = 0.109403 (29 samples)
Injected flit rate average = 0.0784394 (29 samples)
	minimum = 0.0367206 (29 samples)
	maximum = 0.190992 (29 samples)
Accepted flit rate average = 0.0784394 (29 samples)
	minimum = 0.0348384 (29 samples)
	maximum = 0.109403 (29 samples)
Injected packet size average = 1.06724 (29 samples)
Accepted packet size average = 1.06724 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 4 sec (364 sec)
gpgpu_simulation_rate = 447930 (inst/sec)
gpgpu_simulation_rate = 2429 (cycle/sec)
gpgpu_silicon_slowdown = 123507x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (22,22,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 20826
gpu_sim_insn = 11523072
gpu_ipc =     553.3022
gpu_tot_sim_cycle = 904987
gpu_tot_sim_insn = 174569840
gpu_tot_ipc =     192.8976
gpu_tot_issued_cta = 7380
gpu_occupancy = 77.3628% 
gpu_tot_occupancy = 36.6758% 
max_total_param_size = 0
gpu_stall_dramfull = 572279
gpu_stall_icnt2sh    = 251312
partiton_level_parallism =       1.2650
partiton_level_parallism_total  =       0.4551
partiton_level_parallism_util =       1.7654
partiton_level_parallism_util_total  =       1.7678
L2_BW  =      41.4368 GB/Sec
L2_BW_total  =      14.8880 GB/Sec
gpu_total_sim_rate=453428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2849850
	L1I_total_cache_misses = 38919
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24452
L1D_cache:
	L1D_cache_core[0]: Access = 31726, Miss = 18776, Miss_rate = 0.592, Pending_hits = 1949, Reservation_fails = 9454
	L1D_cache_core[1]: Access = 31566, Miss = 18999, Miss_rate = 0.602, Pending_hits = 2116, Reservation_fails = 9785
	L1D_cache_core[2]: Access = 31631, Miss = 18941, Miss_rate = 0.599, Pending_hits = 2057, Reservation_fails = 9502
	L1D_cache_core[3]: Access = 31518, Miss = 18884, Miss_rate = 0.599, Pending_hits = 2205, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 31966, Miss = 19293, Miss_rate = 0.604, Pending_hits = 2098, Reservation_fails = 10354
	L1D_cache_core[5]: Access = 31725, Miss = 18723, Miss_rate = 0.590, Pending_hits = 2216, Reservation_fails = 11330
	L1D_cache_core[6]: Access = 31837, Miss = 19017, Miss_rate = 0.597, Pending_hits = 2074, Reservation_fails = 8245
	L1D_cache_core[7]: Access = 31758, Miss = 19076, Miss_rate = 0.601, Pending_hits = 2014, Reservation_fails = 9321
	L1D_cache_core[8]: Access = 31789, Miss = 19060, Miss_rate = 0.600, Pending_hits = 2097, Reservation_fails = 8208
	L1D_cache_core[9]: Access = 31612, Miss = 19056, Miss_rate = 0.603, Pending_hits = 2103, Reservation_fails = 10588
	L1D_cache_core[10]: Access = 31755, Miss = 18793, Miss_rate = 0.592, Pending_hits = 2085, Reservation_fails = 8535
	L1D_cache_core[11]: Access = 31965, Miss = 19136, Miss_rate = 0.599, Pending_hits = 2083, Reservation_fails = 9199
	L1D_cache_core[12]: Access = 31886, Miss = 18958, Miss_rate = 0.595, Pending_hits = 2194, Reservation_fails = 8688
	L1D_cache_core[13]: Access = 31759, Miss = 18828, Miss_rate = 0.593, Pending_hits = 2173, Reservation_fails = 10086
	L1D_cache_core[14]: Access = 31472, Miss = 18899, Miss_rate = 0.601, Pending_hits = 2328, Reservation_fails = 9314
	L1D_total_cache_accesses = 475965
	L1D_total_cache_misses = 284439
	L1D_total_cache_miss_rate = 0.5976
	L1D_total_cache_pending_hits = 31792
	L1D_total_cache_reservation_fails = 141756
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 172965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2810931
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38919
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24452
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 353920
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122045
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2849850

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 129583
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12068
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24452
ctas_completed 7380, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
26979, 16257, 9021, 9021, 9021, 9021, 9021, 9021, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 
gpgpu_n_tot_thrd_icount = 180326400
gpgpu_n_tot_w_icount = 5635200
gpgpu_n_stall_shd_mem = 305073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277280
gpgpu_n_mem_write_global = 122045
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662720
gpgpu_n_store_insn = 1952720
gpgpu_n_shmem_insn = 63576400
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13313
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1132856	W0_Idle:6161561	W0_Scoreboard:6020211	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2854656	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2218240 {8:277280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8787240 {72:122045,}
traffic_breakdown_coretomem[INST_ACC_R] = 100480 {8:12560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44364800 {40:1109120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952720 {8:244090,}
traffic_breakdown_memtocore[INST_ACC_R] = 2009600 {40:50240,}
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:178738 	16325 	22240 	29633 	15261 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	42128 	763542 	480260 	67310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11716 	641 	158 	352804 	19613 	17817 	6748 	2403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	123073 	163631 	172344 	229135 	503995 	160851 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	39 	745 	241 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 13.005263 21.610739 13.335329 24.637169 12.031390 22.724833  9.933333 18.876471  9.506849 18.317074 13.885906 27.714285 27.169014 69.179489 40.674419 103.304344 
dram[1]: 19.644295 23.126760 27.239584 25.962963 18.505882 24.633093 15.642858 19.512049 12.069079 16.539131 18.604166 28.694736 38.047619 87.935486 70.096771 139.764709 
dram[2]: 21.566668 12.798969 25.981482 12.296089 22.209150 11.681223 18.705202  9.912699 17.990431  9.989208 28.209999 13.788733 65.902435 27.869566 96.639999 39.697674 
dram[3]: 23.112677 18.506329 27.269230 26.346939 25.766918 18.629412 19.241177 16.284946 18.278847 12.619863 28.079208 18.482014 87.935486 40.728813 142.117645 68.806450 
dram[4]: 13.404371 21.897261 13.333333 25.449541 11.995475 22.222221 10.909091 19.155689  9.880866 18.716417 14.118055 29.467392 27.014084 62.860466 37.212765 95.040001 
dram[5]: 18.864515 25.349207 28.315218 27.762377 18.458824 25.251852 15.793815 19.425150 11.950820 17.045046 20.520000 29.956043 39.180328 117.652176 69.870964 139.764709 
average row locality = 268483/13094 = 20.504276
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       715      1056       715      1008       864      1252       822      1178       937      1398       683       984       633       980       568       848 
dram[1]:       949      1080       943      1016      1139      1264      1104      1190      1303      1416       941       988       862       988       769       848 
dram[2]:      1058       725      1020       699      1252       869      1192       803      1396       942      1026       638       980       633       864       552 
dram[3]:      1076       956      1032       926      1262      1145      1206      1084      1412      1309      1032       897       988       865       864       753 
dram[4]:       712      1062       714      1004       854      1256       818      1174       925      1400       674       982       632       982       569       848 
dram[5]:       951      1076       937      1016      1136      1258      1101      1192      1295      1408       906       988       860       980       764       848 
total dram writes = 94219
bank skew: 1416/552 = 2.57
chip skew: 16807/14606 = 1.15
average mf latency per bank:
dram[0]:       6476      3632      5980      3876      4748      3393      4959      3648      4466      3032      4730      4251      4330      3249      4438      3005
dram[1]:       4362      2779      4340      3027      4149      2585      4593      2832      3567      2538      4174      3128      3704      2661      3655      2094
dram[2]:       3621      6275      3773      6308      3426      4626      3521      5136      3086      4416      3798      5092      3478      4418      2953      4802
dram[3]:       2779      4216      2911      4519      2603      4159      2784      4995      2542      3598      3031      4282      2592      3669      2031      3776
dram[4]:       5924      3682      5903      4118      4813      3473      4922      3811      4447      3151      4580      4548      4306      3556      4290      3144
dram[5]:       4204      2742      4316      3071      3956      2613      4426      2904      3541      2511      4030      3186      3648      2543      3664      2099
maximum mf latency per bank:
dram[0]:        802       758       831       777       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       633       747       592       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        813       759       845       762       740       788       662       775       706       800       835       717       735       695       798       672
dram[3]:        593       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       822       780       826       809       725       821       708       823       797       701       940       626       825       646       821
dram[5]:        745       592       675       539       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2787282 n_nop=2733037 n_act=2347 n_pre=2331 n_ref_event=94877550480976 n_req=42581 n_rd=34962 n_rd_L2_A=0 n_write=0 n_wr_bk=14641 bw_util=0.03559
n_activity=264256 dram_eff=0.3754
bk0: 2084a 2770115i bk1: 2692a 2766099i bk2: 1830a 2772634i bk3: 2280a 2769603i bk4: 2200a 2768328i bk5: 2760a 2764690i bk6: 2066a 2769365i bk7: 2620a 2767121i bk8: 2252a 2765997i bk9: 3056a 2762694i bk10: 1696a 2772649i bk11: 2224a 2768755i bk12: 1592a 2773109i bk13: 2208a 2769493i bk14: 1450a 2776279i bk15: 1952a 2773500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945140
Row_Buffer_Locality_read = 0.972885
Row_Buffer_Locality_write = 0.817824
Bank_Level_Parallism = 1.603458
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.074002
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035592 
total_CMD = 2787282 
util_bw = 99206 
Wasted_Col = 90004 
Wasted_Row = 21337 
Idle = 2576735 

BW Util Bottlenecks: 
RCDc_limit = 10511 
RCDWRc_limit = 8067 
WTRc_limit = 12083 
RTWc_limit = 64902 
CCDLc_limit = 47459 
rwq = 0 
CCDLc_limit_alone = 27971 
WTRc_limit_alone = 9785 
RTWc_limit_alone = 47712 

Commands details: 
total_CMD = 2787282 
n_nop = 2733037 
Read = 34962 
Write = 0 
L2_Alloc = 0 
L2_WB = 14641 
n_act = 2347 
n_pre = 2331 
n_ref = 94877550480976 
n_req = 42581 
total_req = 49603 

Dual Bus Interface Util: 
issued_total_row = 4678 
issued_total_col = 49603 
Row_Bus_Util =  0.001678 
CoL_Bus_Util = 0.017796 
Either_Row_CoL_Bus_Util = 0.019462 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000664 
queue_avg = 0.222317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222317
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2787282 n_nop=2727787 n_act=2095 n_pre=2079 n_ref_event=94877551327344 n_req=47055 n_rd=38548 n_rd_L2_A=0 n_write=0 n_wr_bk=16800 bw_util=0.03971
n_activity=281268 dram_eff=0.3936
bk0: 2444a 2767372i bk1: 2744a 2765786i bk2: 2138a 2770477i bk3: 2296a 2770046i bk4: 2566a 2765108i bk5: 2792a 2764584i bk6: 2500a 2766723i bk7: 2644a 2766224i bk8: 2978a 2760721i bk9: 3096a 2760976i bk10: 2188a 2768175i bk11: 2232a 2768377i bk12: 1960a 2769683i bk13: 2232a 2768736i bk14: 1786a 2773706i bk15: 1952a 2772925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955775
Row_Buffer_Locality_read = 0.978053
Row_Buffer_Locality_write = 0.854825
Bank_Level_Parallism = 1.656033
Bank_Level_Parallism_Col = 1.658040
Bank_Level_Parallism_Ready = 1.082807
write_to_read_ratio_blp_rw_average = 0.583008
GrpLevelPara = 1.272729 

BW Util details:
bwutil = 0.039715 
total_CMD = 2787282 
util_bw = 110696 
Wasted_Col = 96119 
Wasted_Row = 19368 
Idle = 2561099 

BW Util Bottlenecks: 
RCDc_limit = 9144 
RCDWRc_limit = 7031 
WTRc_limit = 13806 
RTWc_limit = 73341 
CCDLc_limit = 51901 
rwq = 0 
CCDLc_limit_alone = 30186 
WTRc_limit_alone = 11149 
RTWc_limit_alone = 54283 

Commands details: 
total_CMD = 2787282 
n_nop = 2727787 
Read = 38548 
Write = 0 
L2_Alloc = 0 
L2_WB = 16800 
n_act = 2095 
n_pre = 2079 
n_ref = 94877551327344 
n_req = 47055 
total_req = 55348 

Dual Bus Interface Util: 
issued_total_row = 4174 
issued_total_col = 55348 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.019857 
Either_Row_CoL_Bus_Util = 0.021345 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000454 
queue_avg = 0.251070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2787282 n_nop=2733005 n_act=2359 n_pre=2343 n_ref_event=0 n_req=42596 n_rd=34970 n_rd_L2_A=0 n_write=0 n_wr_bk=14649 bw_util=0.0356
n_activity=265045 dram_eff=0.3744
bk0: 2706a 2766760i bk1: 2088a 2770297i bk2: 2296a 2769586i bk3: 1812a 2772675i bk4: 2772a 2764400i bk5: 2190a 2768048i bk6: 2640a 2766337i bk7: 2040a 2769174i bk8: 3062a 2762347i bk9: 2250a 2766130i bk10: 2308a 2768595i bk11: 1608a 2772469i bk12: 2212a 2769565i bk13: 1586a 2773792i bk14: 1984a 2773329i bk15: 1416a 2776623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944948
Row_Buffer_Locality_read = 0.972434
Row_Buffer_Locality_write = 0.818909
Bank_Level_Parallism = 1.604062
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.080002
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035604 
total_CMD = 2787282 
util_bw = 99238 
Wasted_Col = 89387 
Wasted_Row = 22157 
Idle = 2576500 

BW Util Bottlenecks: 
RCDc_limit = 10583 
RCDWRc_limit = 7980 
WTRc_limit = 11180 
RTWc_limit = 64593 
CCDLc_limit = 46909 
rwq = 0 
CCDLc_limit_alone = 27702 
WTRc_limit_alone = 9040 
RTWc_limit_alone = 47526 

Commands details: 
total_CMD = 2787282 
n_nop = 2733005 
Read = 34970 
Write = 0 
L2_Alloc = 0 
L2_WB = 14649 
n_act = 2359 
n_pre = 2343 
n_ref = 0 
n_req = 42596 
total_req = 49619 

Dual Bus Interface Util: 
issued_total_row = 4702 
issued_total_col = 49619 
Row_Bus_Util =  0.001687 
CoL_Bus_Util = 0.017802 
Either_Row_CoL_Bus_Util = 0.019473 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000811 
queue_avg = 0.217604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217604
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2787282 n_nop=2727826 n_act=2054 n_pre=2038 n_ref_event=0 n_req=47088 n_rd=38578 n_rd_L2_A=0 n_write=0 n_wr_bk=16807 bw_util=0.03974
n_activity=281171 dram_eff=0.394
bk0: 2744a 2766305i bk1: 2440a 2767899i bk2: 2320a 2769597i bk3: 2114a 2770301i bk4: 2796a 2763828i bk5: 2584a 2765117i bk6: 2668a 2765669i bk7: 2472a 2767253i bk8: 3096a 2761098i bk9: 2990a 2760610i bk10: 2320a 2768833i bk11: 2100a 2768485i bk12: 2232a 2768968i bk13: 1964a 2770538i bk14: 1984a 2773003i bk15: 1754a 2773761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956698
Row_Buffer_Locality_read = 0.978433
Row_Buffer_Locality_write = 0.858167
Bank_Level_Parallism = 1.651518
Bank_Level_Parallism_Col = 1.655808
Bank_Level_Parallism_Ready = 1.084556
write_to_read_ratio_blp_rw_average = 0.586791
GrpLevelPara = 1.267192 

BW Util details:
bwutil = 0.039741 
total_CMD = 2787282 
util_bw = 110770 
Wasted_Col = 95536 
Wasted_Row = 19600 
Idle = 2561376 

BW Util Bottlenecks: 
RCDc_limit = 9130 
RCDWRc_limit = 6849 
WTRc_limit = 13410 
RTWc_limit = 72393 
CCDLc_limit = 51211 
rwq = 0 
CCDLc_limit_alone = 29897 
WTRc_limit_alone = 10946 
RTWc_limit_alone = 53543 

Commands details: 
total_CMD = 2787282 
n_nop = 2727826 
Read = 38578 
Write = 0 
L2_Alloc = 0 
L2_WB = 16807 
n_act = 2054 
n_pre = 2038 
n_ref = 0 
n_req = 47088 
total_req = 55385 

Dual Bus Interface Util: 
issued_total_row = 4092 
issued_total_col = 55385 
Row_Bus_Util =  0.001468 
CoL_Bus_Util = 0.019871 
Either_Row_CoL_Bus_Util = 0.021331 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000353 
queue_avg = 0.244222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2787282 n_nop=2733322 n_act=2293 n_pre=2277 n_ref_event=227392 n_req=42423 n_rd=34820 n_rd_L2_A=0 n_write=0 n_wr_bk=14606 bw_util=0.03547
n_activity=261611 dram_eff=0.3779
bk0: 2064a 2770403i bk1: 2666a 2766752i bk2: 1844a 2772215i bk3: 2272a 2768879i bk4: 2172a 2768805i bk5: 2772a 2763659i bk6: 2054a 2770413i bk7: 2612a 2766324i bk8: 2220a 2766405i bk9: 3062a 2762032i bk10: 1668a 2772790i bk11: 2220a 2769370i bk12: 1580a 2772878i bk13: 2212a 2769199i bk14: 1450a 2776331i bk15: 1952a 2773825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946303
Row_Buffer_Locality_read = 0.973665
Row_Buffer_Locality_write = 0.820992
Bank_Level_Parallism = 1.621264
Bank_Level_Parallism_Col = 1.620062
Bank_Level_Parallism_Ready = 1.076746
write_to_read_ratio_blp_rw_average = 0.573350
GrpLevelPara = 1.248477 

BW Util details:
bwutil = 0.035465 
total_CMD = 2787282 
util_bw = 98852 
Wasted_Col = 88557 
Wasted_Row = 20960 
Idle = 2578913 

BW Util Bottlenecks: 
RCDc_limit = 10160 
RCDWRc_limit = 7865 
WTRc_limit = 12010 
RTWc_limit = 64719 
CCDLc_limit = 46363 
rwq = 0 
CCDLc_limit_alone = 27219 
WTRc_limit_alone = 9779 
RTWc_limit_alone = 47806 

Commands details: 
total_CMD = 2787282 
n_nop = 2733322 
Read = 34820 
Write = 0 
L2_Alloc = 0 
L2_WB = 14606 
n_act = 2293 
n_pre = 2277 
n_ref = 227392 
n_req = 42423 
total_req = 49426 

Dual Bus Interface Util: 
issued_total_row = 4570 
issued_total_col = 49426 
Row_Bus_Util =  0.001640 
CoL_Bus_Util = 0.017733 
Either_Row_CoL_Bus_Util = 0.019359 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000667 
queue_avg = 0.218303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2787282 n_nop=2728277 n_act=2030 n_pre=2014 n_ref_event=0 n_req=46740 n_rd=38280 n_rd_L2_A=0 n_write=0 n_wr_bk=16716 bw_util=0.03946
n_activity=280208 dram_eff=0.3925
bk0: 2440a 2767694i bk1: 2656a 2766295i bk2: 2132a 2771038i bk3: 2296a 2769772i bk4: 2558a 2765500i bk5: 2780a 2764418i bk6: 2500a 2767445i bk7: 2648a 2765977i bk8: 2956a 2761330i bk9: 3080a 2761350i bk10: 2098a 2769012i bk11: 2232a 2768669i bk12: 1954a 2770367i bk13: 2216a 2768738i bk14: 1782a 2774049i bk15: 1952a 2773087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956889
Row_Buffer_Locality_read = 0.978814
Row_Buffer_Locality_write = 0.857683
Bank_Level_Parallism = 1.640950
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079942
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039462 
total_CMD = 2787282 
util_bw = 109992 
Wasted_Col = 95979 
Wasted_Row = 19087 
Idle = 2562224 

BW Util Bottlenecks: 
RCDc_limit = 8776 
RCDWRc_limit = 6882 
WTRc_limit = 13337 
RTWc_limit = 73292 
CCDLc_limit = 51790 
rwq = 0 
CCDLc_limit_alone = 30017 
WTRc_limit_alone = 10817 
RTWc_limit_alone = 54039 

Commands details: 
total_CMD = 2787282 
n_nop = 2728277 
Read = 38280 
Write = 0 
L2_Alloc = 0 
L2_WB = 16716 
n_act = 2030 
n_pre = 2014 
n_ref = 0 
n_req = 46740 
total_req = 54996 

Dual Bus Interface Util: 
issued_total_row = 4044 
issued_total_col = 54996 
Row_Bus_Util =  0.001451 
CoL_Bus_Util = 0.019731 
Either_Row_CoL_Bus_Util = 0.021169 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000593 
queue_avg = 0.241332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110612, Miss = 16030, Miss_rate = 0.145, Pending_hits = 6808, Reservation_fails = 17599
L2_cache_bank[1]: Access = 123360, Miss = 19808, Miss_rate = 0.161, Pending_hits = 7033, Reservation_fails = 19239
L2_cache_bank[2]: Access = 123522, Miss = 18868, Miss_rate = 0.153, Pending_hits = 7379, Reservation_fails = 17805
L2_cache_bank[3]: Access = 111520, Miss = 19988, Miss_rate = 0.179, Pending_hits = 7812, Reservation_fails = 23353
L2_cache_bank[4]: Access = 122340, Miss = 19988, Miss_rate = 0.163, Pending_hits = 6889, Reservation_fails = 16685
L2_cache_bank[5]: Access = 110788, Miss = 15846, Miss_rate = 0.143, Pending_hits = 6937, Reservation_fails = 21126
L2_cache_bank[6]: Access = 110564, Miss = 20160, Miss_rate = 0.182, Pending_hits = 7516, Reservation_fails = 16784
L2_cache_bank[7]: Access = 124402, Miss = 18720, Miss_rate = 0.150, Pending_hits = 7449, Reservation_fails = 20027
L2_cache_bank[8]: Access = 109802, Miss = 15926, Miss_rate = 0.145, Pending_hits = 6738, Reservation_fails = 15021
L2_cache_bank[9]: Access = 122526, Miss = 19776, Miss_rate = 0.161, Pending_hits = 6949, Reservation_fails = 19777
L2_cache_bank[10]: Access = 124012, Miss = 18734, Miss_rate = 0.151, Pending_hits = 7192, Reservation_fails = 15933
L2_cache_bank[11]: Access = 110032, Miss = 19860, Miss_rate = 0.180, Pending_hits = 7422, Reservation_fails = 16959
L2_total_cache_accesses = 1403480
L2_total_cache_misses = 223704
L2_total_cache_miss_rate = 0.1594
L2_total_cache_pending_hits = 86124
L2_total_cache_reservation_fails = 220308
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 813544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163142
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39536
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7368
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 834
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 199611
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2502
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1109120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244090
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 199611
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1403480
icnt_total_pkts_simt_to_mem=533945
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.5613
	minimum = 5
	maximum = 715
Network latency average = 54.4311
	minimum = 5
	maximum = 715
Slowest packet = 1704802
Flit latency average = 51.696
	minimum = 5
	maximum = 715
Slowest flit = 1819103
Fragmentation average = 0.0178429
	minimum = 0
	maximum = 268
Injected packet rate average = 0.206716
	minimum = 0.0757227 (at node 13)
	maximum = 0.621531 (at node 16)
Accepted packet rate average = 0.206716
	minimum = 0.0623259 (at node 17)
	maximum = 0.305003 (at node 8)
Injected flit rate average = 0.220488
	minimum = 0.099539 (at node 13)
	maximum = 0.621531 (at node 16)
Accepted flit rate average= 0.220488
	minimum = 0.0849899 (at node 17)
	maximum = 0.305003 (at node 8)
Injected packet length average = 1.06662
Accepted packet length average = 1.06662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3093 (30 samples)
	minimum = 5 (30 samples)
	maximum = 233.667 (30 samples)
Network latency average = 21.0319 (30 samples)
	minimum = 5 (30 samples)
	maximum = 231.3 (30 samples)
Flit latency average = 20.1894 (30 samples)
	minimum = 5 (30 samples)
	maximum = 230.633 (30 samples)
Fragmentation average = 0.00235938 (30 samples)
	minimum = 0 (30 samples)
	maximum = 70.0333 (30 samples)
Injected packet rate average = 0.077938 (30 samples)
	minimum = 0.0297676 (30 samples)
	maximum = 0.20517 (30 samples)
Accepted packet rate average = 0.077938 (30 samples)
	minimum = 0.0269307 (30 samples)
	maximum = 0.115923 (30 samples)
Injected flit rate average = 0.0831744 (30 samples)
	minimum = 0.0388145 (30 samples)
	maximum = 0.205344 (30 samples)
Accepted flit rate average = 0.0831744 (30 samples)
	minimum = 0.0365101 (30 samples)
	maximum = 0.115923 (30 samples)
Injected packet size average = 1.06719 (30 samples)
Accepted packet size average = 1.06719 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 25 sec (385 sec)
gpgpu_simulation_rate = 453428 (inst/sec)
gpgpu_simulation_rate = 2350 (cycle/sec)
gpgpu_silicon_slowdown = 127659x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 27315
gpu_sim_insn = 19880
gpu_ipc =       0.7278
gpu_tot_sim_cycle = 932302
gpu_tot_sim_insn = 174589720
gpu_tot_ipc =     187.2673
gpu_tot_issued_cta = 7381
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.5763% 
max_total_param_size = 0
gpu_stall_dramfull = 572279
gpu_stall_icnt2sh    = 251312
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4419
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7676
L2_BW  =       0.0499 GB/Sec
L2_BW_total  =      14.4532 GB/Sec
gpu_total_sim_rate=449973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2851522
	L1I_total_cache_misses = 38931
	L1I_total_cache_miss_rate = 0.0137
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24452
L1D_cache:
	L1D_cache_core[0]: Access = 31726, Miss = 18776, Miss_rate = 0.592, Pending_hits = 1949, Reservation_fails = 9454
	L1D_cache_core[1]: Access = 31566, Miss = 18999, Miss_rate = 0.602, Pending_hits = 2116, Reservation_fails = 9785
	L1D_cache_core[2]: Access = 31631, Miss = 18941, Miss_rate = 0.599, Pending_hits = 2057, Reservation_fails = 9502
	L1D_cache_core[3]: Access = 31518, Miss = 18884, Miss_rate = 0.599, Pending_hits = 2205, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 31966, Miss = 19293, Miss_rate = 0.604, Pending_hits = 2098, Reservation_fails = 10354
	L1D_cache_core[5]: Access = 31756, Miss = 18739, Miss_rate = 0.590, Pending_hits = 2216, Reservation_fails = 11330
	L1D_cache_core[6]: Access = 31837, Miss = 19017, Miss_rate = 0.597, Pending_hits = 2074, Reservation_fails = 8245
	L1D_cache_core[7]: Access = 31758, Miss = 19076, Miss_rate = 0.601, Pending_hits = 2014, Reservation_fails = 9321
	L1D_cache_core[8]: Access = 31789, Miss = 19060, Miss_rate = 0.600, Pending_hits = 2097, Reservation_fails = 8208
	L1D_cache_core[9]: Access = 31612, Miss = 19056, Miss_rate = 0.603, Pending_hits = 2103, Reservation_fails = 10588
	L1D_cache_core[10]: Access = 31755, Miss = 18793, Miss_rate = 0.592, Pending_hits = 2085, Reservation_fails = 8535
	L1D_cache_core[11]: Access = 31965, Miss = 19136, Miss_rate = 0.599, Pending_hits = 2083, Reservation_fails = 9199
	L1D_cache_core[12]: Access = 31886, Miss = 18958, Miss_rate = 0.595, Pending_hits = 2194, Reservation_fails = 8688
	L1D_cache_core[13]: Access = 31759, Miss = 18828, Miss_rate = 0.593, Pending_hits = 2173, Reservation_fails = 10086
	L1D_cache_core[14]: Access = 31472, Miss = 18899, Miss_rate = 0.601, Pending_hits = 2328, Reservation_fails = 9314
	L1D_total_cache_accesses = 475996
	L1D_total_cache_misses = 284455
	L1D_total_cache_miss_rate = 0.5976
	L1D_total_cache_pending_hits = 31792
	L1D_total_cache_reservation_fails = 141756
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 172971
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172881
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812591
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38931
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24452
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 353936
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122060
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2851522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 129583
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12068
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24452
ctas_completed 7381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
26979, 16257, 9021, 9021, 9021, 9021, 9021, 9021, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 
gpgpu_n_tot_thrd_icount = 180420768
gpgpu_n_tot_w_icount = 5638149
gpgpu_n_stall_shd_mem = 305577
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277296
gpgpu_n_mem_write_global = 122060
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662976
gpgpu_n_store_insn = 1952960
gpgpu_n_shmem_insn = 63581096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13313
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1132856	W0_Idle:6193500	W0_Scoreboard:6039951	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:315856	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2857605	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2218368 {8:277296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8788320 {72:122060,}
traffic_breakdown_coretomem[INST_ACC_R] = 100576 {8:12572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44367360 {40:1109184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952960 {8:244120,}
traffic_breakdown_memtocore[INST_ACC_R] = 2011520 {40:50288,}
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:178748 	16325 	22246 	29655 	15263 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	42159 	763605 	480260 	67310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11728 	641 	158 	352835 	19613 	17817 	6748 	2403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	123167 	163631 	172344 	229135 	503995 	160851 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	39 	755 	241 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 13.005263 21.610739 13.335329 24.637169 12.031390 22.724833  9.933333 18.876471  9.506849 18.317074 13.885906 27.714285 27.169014 69.179489 40.674419 103.304344 
dram[1]: 19.644295 23.126760 27.239584 25.962963 18.505882 24.633093 15.642858 19.512049 12.069079 16.539131 18.604166 28.694736 38.047619 87.935486 70.096771 139.764709 
dram[2]: 21.202614 12.798969 25.981482 12.296089 22.209150 11.681223 18.705202  9.912699 17.990431  9.989208 28.209999 13.788733 64.357140 27.869566 96.639999 39.697674 
dram[3]: 22.547945 18.506329 27.269230 26.346939 25.766918 18.629412 19.241177 16.284946 18.278847 12.619863 28.079208 18.482014 87.935486 40.728813 142.117645 68.806450 
dram[4]: 13.171123 21.897261 13.333333 25.449541 11.995475 22.222221 10.909091 19.155689  9.880866 18.716417 14.118055 29.467392 27.014084 62.860466 37.212765 95.040001 
dram[5]: 18.452829 25.349207 28.315218 27.762377 18.458824 25.251852 15.793815 19.425150 11.950820 17.045046 20.520000 29.956043 39.180328 117.652176 69.870964 139.764709 
average row locality = 268523/13110 = 20.482304
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       715      1056       715      1008       864      1252       822      1178       937      1398       683       984       633       980       568       848 
dram[1]:       949      1080       943      1016      1139      1264      1104      1190      1303      1416       941       988       862       988       769       848 
dram[2]:      1060       725      1020       699      1252       869      1192       803      1396       942      1026       638       982       633       864       552 
dram[3]:      1080       956      1032       926      1262      1145      1206      1084      1412      1309      1032       897       988       865       864       753 
dram[4]:       716      1062       714      1004       854      1256       818      1174       925      1400       674       982       632       982       569       848 
dram[5]:       955      1076       937      1016      1136      1258      1101      1192      1295      1408       906       988       860       980       764       848 
total dram writes = 94235
bank skew: 1416/552 = 2.57
chip skew: 16811/14610 = 1.15
average mf latency per bank:
dram[0]:       6476      3632      5980      3876      4748      3393      4959      3648      4466      3032      4730      4251      4330      3251      4438      3007
dram[1]:       4362      2779      4340      3027      4149      2585      4593      2832      3567      2538      4174      3128      3704      2661      3655      2094
dram[2]:       3614      6275      3773      6308      3426      4626      3521      5136      3086      4416      3798      5092      3473      4418      2956      4802
dram[3]:       2769      4216      2911      4519      2603      4159      2784      4995      2542      3598      3031      4282      2592      3669      2031      3776
dram[4]:       5891      3682      5903      4118      4813      3473      4922      3811      4447      3151      4580      4548      4306      3558      4290      3146
dram[5]:       4187      2742      4316      3071      3956      2613      4426      2904      3541      2511      4030      3186      3648      2543      3664      2099
maximum mf latency per bank:
dram[0]:        802       758       831       777       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       633       747       592       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        813       759       845       762       740       788       662       775       706       800       835       717       735       695       798       672
dram[3]:        593       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       822       780       826       809       725       821       708       823       797       701       940       626       825       646       821
dram[5]:        745       592       675       539       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2871410 n_nop=2817165 n_act=2347 n_pre=2331 n_ref_event=94877550480976 n_req=42581 n_rd=34962 n_rd_L2_A=0 n_write=0 n_wr_bk=14641 bw_util=0.03455
n_activity=264256 dram_eff=0.3754
bk0: 2084a 2854243i bk1: 2692a 2850227i bk2: 1830a 2856762i bk3: 2280a 2853731i bk4: 2200a 2852456i bk5: 2760a 2848818i bk6: 2066a 2853493i bk7: 2620a 2851249i bk8: 2252a 2850125i bk9: 3056a 2846822i bk10: 1696a 2856777i bk11: 2224a 2852883i bk12: 1592a 2857237i bk13: 2208a 2853621i bk14: 1450a 2860407i bk15: 1952a 2857628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945140
Row_Buffer_Locality_read = 0.972885
Row_Buffer_Locality_write = 0.817824
Bank_Level_Parallism = 1.603458
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.074002
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034550 
total_CMD = 2871410 
util_bw = 99206 
Wasted_Col = 90004 
Wasted_Row = 21337 
Idle = 2660863 

BW Util Bottlenecks: 
RCDc_limit = 10511 
RCDWRc_limit = 8067 
WTRc_limit = 12083 
RTWc_limit = 64902 
CCDLc_limit = 47459 
rwq = 0 
CCDLc_limit_alone = 27971 
WTRc_limit_alone = 9785 
RTWc_limit_alone = 47712 

Commands details: 
total_CMD = 2871410 
n_nop = 2817165 
Read = 34962 
Write = 0 
L2_Alloc = 0 
L2_WB = 14641 
n_act = 2347 
n_pre = 2331 
n_ref = 94877550480976 
n_req = 42581 
total_req = 49603 

Dual Bus Interface Util: 
issued_total_row = 4678 
issued_total_col = 49603 
Row_Bus_Util =  0.001629 
CoL_Bus_Util = 0.017275 
Either_Row_CoL_Bus_Util = 0.018891 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000664 
queue_avg = 0.215803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2871410 n_nop=2811915 n_act=2095 n_pre=2079 n_ref_event=94877551327344 n_req=47055 n_rd=38548 n_rd_L2_A=0 n_write=0 n_wr_bk=16800 bw_util=0.03855
n_activity=281268 dram_eff=0.3936
bk0: 2444a 2851500i bk1: 2744a 2849914i bk2: 2138a 2854605i bk3: 2296a 2854174i bk4: 2566a 2849236i bk5: 2792a 2848712i bk6: 2500a 2850851i bk7: 2644a 2850352i bk8: 2978a 2844849i bk9: 3096a 2845104i bk10: 2188a 2852303i bk11: 2232a 2852505i bk12: 1960a 2853811i bk13: 2232a 2852864i bk14: 1786a 2857834i bk15: 1952a 2857053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955775
Row_Buffer_Locality_read = 0.978053
Row_Buffer_Locality_write = 0.854825
Bank_Level_Parallism = 1.656033
Bank_Level_Parallism_Col = 1.658040
Bank_Level_Parallism_Ready = 1.082807
write_to_read_ratio_blp_rw_average = 0.583008
GrpLevelPara = 1.272729 

BW Util details:
bwutil = 0.038551 
total_CMD = 2871410 
util_bw = 110696 
Wasted_Col = 96119 
Wasted_Row = 19368 
Idle = 2645227 

BW Util Bottlenecks: 
RCDc_limit = 9144 
RCDWRc_limit = 7031 
WTRc_limit = 13806 
RTWc_limit = 73341 
CCDLc_limit = 51901 
rwq = 0 
CCDLc_limit_alone = 30186 
WTRc_limit_alone = 11149 
RTWc_limit_alone = 54283 

Commands details: 
total_CMD = 2871410 
n_nop = 2811915 
Read = 38548 
Write = 0 
L2_Alloc = 0 
L2_WB = 16800 
n_act = 2095 
n_pre = 2079 
n_ref = 94877551327344 
n_req = 47055 
total_req = 55348 

Dual Bus Interface Util: 
issued_total_row = 4174 
issued_total_col = 55348 
Row_Bus_Util =  0.001454 
CoL_Bus_Util = 0.019276 
Either_Row_CoL_Bus_Util = 0.020720 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000454 
queue_avg = 0.243714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2871410 n_nop=2817113 n_act=2363 n_pre=2347 n_ref_event=0 n_req=42606 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14653 bw_util=0.03457
n_activity=265199 dram_eff=0.3743
bk0: 2714a 2850791i bk1: 2088a 2854420i bk2: 2296a 2853713i bk3: 1812a 2856802i bk4: 2772a 2848527i bk5: 2190a 2852176i bk6: 2640a 2850465i bk7: 2040a 2853302i bk8: 3062a 2846476i bk9: 2250a 2850260i bk10: 2308a 2852725i bk11: 1608a 2856599i bk12: 2212a 2853646i bk13: 1586a 2857919i bk14: 1984a 2857456i bk15: 1416a 2860750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944867
Row_Buffer_Locality_read = 0.972383
Row_Buffer_Locality_write = 0.818694
Bank_Level_Parallism = 1.603865
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034569 
total_CMD = 2871410 
util_bw = 99262 
Wasted_Col = 89435 
Wasted_Row = 22209 
Idle = 2660504 

BW Util Bottlenecks: 
RCDc_limit = 10607 
RCDWRc_limit = 7993 
WTRc_limit = 11180 
RTWc_limit = 64606 
CCDLc_limit = 46920 
rwq = 0 
CCDLc_limit_alone = 27709 
WTRc_limit_alone = 9040 
RTWc_limit_alone = 47535 

Commands details: 
total_CMD = 2871410 
n_nop = 2817113 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14653 
n_act = 2363 
n_pre = 2347 
n_ref = 0 
n_req = 42606 
total_req = 49631 

Dual Bus Interface Util: 
issued_total_row = 4710 
issued_total_col = 49631 
Row_Bus_Util =  0.001640 
CoL_Bus_Util = 0.017285 
Either_Row_CoL_Bus_Util = 0.018910 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000810 
queue_avg = 0.211307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2871410 n_nop=2811934 n_act=2058 n_pre=2042 n_ref_event=0 n_req=47098 n_rd=38586 n_rd_L2_A=0 n_write=0 n_wr_bk=16811 bw_util=0.03859
n_activity=281355 dram_eff=0.3938
bk0: 2752a 2850317i bk1: 2440a 2852023i bk2: 2320a 2853722i bk3: 2114a 2854426i bk4: 2796a 2847953i bk5: 2584a 2849244i bk6: 2668a 2849796i bk7: 2472a 2851380i bk8: 3096a 2845226i bk9: 2990a 2844738i bk10: 2320a 2852962i bk11: 2100a 2852614i bk12: 2232a 2853097i bk13: 1964a 2854669i bk14: 1984a 2857134i bk15: 1754a 2857892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956622
Row_Buffer_Locality_read = 0.978386
Row_Buffer_Locality_write = 0.857965
Bank_Level_Parallism = 1.651142
Bank_Level_Parallism_Col = 1.655600
Bank_Level_Parallism_Ready = 1.084538
write_to_read_ratio_blp_rw_average = 0.586707
GrpLevelPara = 1.267108 

BW Util details:
bwutil = 0.038585 
total_CMD = 2871410 
util_bw = 110794 
Wasted_Col = 95582 
Wasted_Row = 19658 
Idle = 2645376 

BW Util Bottlenecks: 
RCDc_limit = 9154 
RCDWRc_limit = 6863 
WTRc_limit = 13410 
RTWc_limit = 72393 
CCDLc_limit = 51219 
rwq = 0 
CCDLc_limit_alone = 29905 
WTRc_limit_alone = 10946 
RTWc_limit_alone = 53543 

Commands details: 
total_CMD = 2871410 
n_nop = 2811934 
Read = 38586 
Write = 0 
L2_Alloc = 0 
L2_WB = 16811 
n_act = 2058 
n_pre = 2042 
n_ref = 0 
n_req = 47098 
total_req = 55397 

Dual Bus Interface Util: 
issued_total_row = 4100 
issued_total_col = 55397 
Row_Bus_Util =  0.001428 
CoL_Bus_Util = 0.019293 
Either_Row_CoL_Bus_Util = 0.020713 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000353 
queue_avg = 0.237138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237138
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2871410 n_nop=2817430 n_act=2297 n_pre=2281 n_ref_event=227392 n_req=42433 n_rd=34828 n_rd_L2_A=0 n_write=0 n_wr_bk=14610 bw_util=0.03443
n_activity=261795 dram_eff=0.3777
bk0: 2072a 2854415i bk1: 2666a 2850876i bk2: 1844a 2856340i bk3: 2272a 2853004i bk4: 2172a 2852930i bk5: 2772a 2847787i bk6: 2054a 2854541i bk7: 2612a 2850452i bk8: 2220a 2850533i bk9: 3062a 2846160i bk10: 1668a 2856918i bk11: 2220a 2853498i bk12: 1580a 2857006i bk13: 2212a 2853330i bk14: 1450a 2860462i bk15: 1952a 2857956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946221
Row_Buffer_Locality_read = 0.973613
Row_Buffer_Locality_write = 0.820776
Bank_Level_Parallism = 1.620874
Bank_Level_Parallism_Col = 1.619845
Bank_Level_Parallism_Ready = 1.076727
write_to_read_ratio_blp_rw_average = 0.573262
GrpLevelPara = 1.248390 

BW Util details:
bwutil = 0.034435 
total_CMD = 2871410 
util_bw = 98876 
Wasted_Col = 88603 
Wasted_Row = 21018 
Idle = 2662913 

BW Util Bottlenecks: 
RCDc_limit = 10184 
RCDWRc_limit = 7879 
WTRc_limit = 12010 
RTWc_limit = 64719 
CCDLc_limit = 46371 
rwq = 0 
CCDLc_limit_alone = 27227 
WTRc_limit_alone = 9779 
RTWc_limit_alone = 47806 

Commands details: 
total_CMD = 2871410 
n_nop = 2817430 
Read = 34828 
Write = 0 
L2_Alloc = 0 
L2_WB = 14610 
n_act = 2297 
n_pre = 2281 
n_ref = 227392 
n_req = 42433 
total_req = 49438 

Dual Bus Interface Util: 
issued_total_row = 4578 
issued_total_col = 49438 
Row_Bus_Util =  0.001594 
CoL_Bus_Util = 0.017217 
Either_Row_CoL_Bus_Util = 0.018799 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000667 
queue_avg = 0.211976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2871410 n_nop=2812385 n_act=2034 n_pre=2018 n_ref_event=0 n_req=46750 n_rd=38288 n_rd_L2_A=0 n_write=0 n_wr_bk=16720 bw_util=0.03831
n_activity=280392 dram_eff=0.3924
bk0: 2448a 2851706i bk1: 2656a 2850419i bk2: 2132a 2855163i bk3: 2296a 2853897i bk4: 2558a 2849625i bk5: 2780a 2848546i bk6: 2500a 2851573i bk7: 2648a 2850105i bk8: 2956a 2845458i bk9: 3080a 2845478i bk10: 2098a 2853140i bk11: 2232a 2852797i bk12: 1954a 2854495i bk13: 2216a 2852869i bk14: 1782a 2858180i bk15: 1952a 2857218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956813
Row_Buffer_Locality_read = 0.978766
Row_Buffer_Locality_write = 0.857481
Bank_Level_Parallism = 1.640578
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038314 
total_CMD = 2871410 
util_bw = 110016 
Wasted_Col = 96025 
Wasted_Row = 19145 
Idle = 2646224 

BW Util Bottlenecks: 
RCDc_limit = 8800 
RCDWRc_limit = 6896 
WTRc_limit = 13337 
RTWc_limit = 73292 
CCDLc_limit = 51798 
rwq = 0 
CCDLc_limit_alone = 30025 
WTRc_limit_alone = 10817 
RTWc_limit_alone = 54039 

Commands details: 
total_CMD = 2871410 
n_nop = 2812385 
Read = 38288 
Write = 0 
L2_Alloc = 0 
L2_WB = 16720 
n_act = 2034 
n_pre = 2018 
n_ref = 0 
n_req = 46750 
total_req = 55008 

Dual Bus Interface Util: 
issued_total_row = 4052 
issued_total_col = 55008 
Row_Bus_Util =  0.001411 
CoL_Bus_Util = 0.019157 
Either_Row_CoL_Bus_Util = 0.020556 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000593 
queue_avg = 0.234331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234331

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110620, Miss = 16030, Miss_rate = 0.145, Pending_hits = 6808, Reservation_fails = 17599
L2_cache_bank[1]: Access = 123390, Miss = 19808, Miss_rate = 0.161, Pending_hits = 7033, Reservation_fails = 19239
L2_cache_bank[2]: Access = 123530, Miss = 18868, Miss_rate = 0.153, Pending_hits = 7379, Reservation_fails = 17805
L2_cache_bank[3]: Access = 111520, Miss = 19988, Miss_rate = 0.179, Pending_hits = 7812, Reservation_fails = 23353
L2_cache_bank[4]: Access = 122378, Miss = 19996, Miss_rate = 0.163, Pending_hits = 6889, Reservation_fails = 16685
L2_cache_bank[5]: Access = 110788, Miss = 15846, Miss_rate = 0.143, Pending_hits = 6937, Reservation_fails = 21126
L2_cache_bank[6]: Access = 110572, Miss = 20168, Miss_rate = 0.182, Pending_hits = 7516, Reservation_fails = 16784
L2_cache_bank[7]: Access = 124402, Miss = 18720, Miss_rate = 0.150, Pending_hits = 7449, Reservation_fails = 20027
L2_cache_bank[8]: Access = 109810, Miss = 15934, Miss_rate = 0.145, Pending_hits = 6738, Reservation_fails = 15021
L2_cache_bank[9]: Access = 122560, Miss = 19776, Miss_rate = 0.161, Pending_hits = 6949, Reservation_fails = 19777
L2_cache_bank[10]: Access = 124020, Miss = 18742, Miss_rate = 0.151, Pending_hits = 7192, Reservation_fails = 15933
L2_cache_bank[11]: Access = 110032, Miss = 19860, Miss_rate = 0.180, Pending_hits = 7422, Reservation_fails = 16959
L2_total_cache_accesses = 1403622
L2_total_cache_misses = 223736
L2_total_cache_miss_rate = 0.1594
L2_total_cache_pending_hits = 86124
L2_total_cache_reservation_fails = 220308
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 813608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163142
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39552
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7368
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 842
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 199611
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2526
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1109184
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 199611
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1403622
icnt_total_pkts_simt_to_mem=534003
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1815516
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1937425
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000250846
	minimum = 0 (at node 0)
	maximum = 0.00157423 (at node 5)
Accepted packet rate average = 0.000250846
	minimum = 0 (at node 0)
	maximum = 0.00519861 (at node 5)
Injected flit rate average = 0.000271185
	minimum = 0 (at node 0)
	maximum = 0.00212338 (at node 5)
Accepted flit rate average= 0.000271185
	minimum = 0 (at node 0)
	maximum = 0.00519861 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7607 (31 samples)
	minimum = 5 (31 samples)
	maximum = 226.516 (31 samples)
Network latency average = 20.5174 (31 samples)
	minimum = 5 (31 samples)
	maximum = 224.032 (31 samples)
Flit latency average = 19.6994 (31 samples)
	minimum = 5 (31 samples)
	maximum = 223.355 (31 samples)
Fragmentation average = 0.00228327 (31 samples)
	minimum = 0 (31 samples)
	maximum = 67.7742 (31 samples)
Injected packet rate average = 0.075432 (31 samples)
	minimum = 0.0288073 (31 samples)
	maximum = 0.198602 (31 samples)
Accepted packet rate average = 0.075432 (31 samples)
	minimum = 0.026062 (31 samples)
	maximum = 0.112351 (31 samples)
Injected flit rate average = 0.0805001 (31 samples)
	minimum = 0.0375625 (31 samples)
	maximum = 0.198788 (31 samples)
Accepted flit rate average = 0.0805001 (31 samples)
	minimum = 0.0353324 (31 samples)
	maximum = 0.112351 (31 samples)
Injected packet size average = 1.06719 (31 samples)
Accepted packet size average = 1.06719 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 28 sec (388 sec)
gpgpu_simulation_rate = 449973 (inst/sec)
gpgpu_simulation_rate = 2402 (cycle/sec)
gpgpu_silicon_slowdown = 124895x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (21,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 29244
gpu_sim_insn = 413280
gpu_ipc =      14.1321
gpu_tot_sim_cycle = 961546
gpu_tot_sim_insn = 175003000
gpu_tot_ipc =     182.0017
gpu_tot_issued_cta = 7402
gpu_occupancy = 2.9171% 
gpu_tot_occupancy = 35.0924% 
max_total_param_size = 0
gpu_stall_dramfull = 572279
gpu_stall_icnt2sh    = 251312
partiton_level_parallism =       0.0929
partiton_level_parallism_total  =       0.4312
partiton_level_parallism_util =       1.1018
partiton_level_parallism_util_total  =       1.7606
L2_BW  =       3.1389 GB/Sec
L2_BW_total  =      14.1091 GB/Sec
gpu_total_sim_rate=445300

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864332
	L1I_total_cache_misses = 40557
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24452
L1D_cache:
	L1D_cache_core[0]: Access = 31805, Miss = 18824, Miss_rate = 0.592, Pending_hits = 1949, Reservation_fails = 9454
	L1D_cache_core[1]: Access = 31645, Miss = 19047, Miss_rate = 0.602, Pending_hits = 2116, Reservation_fails = 9785
	L1D_cache_core[2]: Access = 31710, Miss = 18989, Miss_rate = 0.599, Pending_hits = 2057, Reservation_fails = 9502
	L1D_cache_core[3]: Access = 31597, Miss = 18932, Miss_rate = 0.599, Pending_hits = 2205, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 32045, Miss = 19341, Miss_rate = 0.604, Pending_hits = 2098, Reservation_fails = 10354
	L1D_cache_core[5]: Access = 31835, Miss = 18787, Miss_rate = 0.590, Pending_hits = 2216, Reservation_fails = 11330
	L1D_cache_core[6]: Access = 31995, Miss = 19081, Miss_rate = 0.596, Pending_hits = 2082, Reservation_fails = 8245
	L1D_cache_core[7]: Access = 31916, Miss = 19156, Miss_rate = 0.600, Pending_hits = 2030, Reservation_fails = 9321
	L1D_cache_core[8]: Access = 31947, Miss = 19140, Miss_rate = 0.599, Pending_hits = 2113, Reservation_fails = 8208
	L1D_cache_core[9]: Access = 31770, Miss = 19136, Miss_rate = 0.602, Pending_hits = 2119, Reservation_fails = 10588
	L1D_cache_core[10]: Access = 31913, Miss = 18873, Miss_rate = 0.591, Pending_hits = 2101, Reservation_fails = 8535
	L1D_cache_core[11]: Access = 32123, Miss = 19216, Miss_rate = 0.598, Pending_hits = 2099, Reservation_fails = 9199
	L1D_cache_core[12]: Access = 31965, Miss = 19006, Miss_rate = 0.595, Pending_hits = 2194, Reservation_fails = 8688
	L1D_cache_core[13]: Access = 31838, Miss = 18876, Miss_rate = 0.593, Pending_hits = 2173, Reservation_fails = 10086
	L1D_cache_core[14]: Access = 31551, Miss = 18947, Miss_rate = 0.601, Pending_hits = 2328, Reservation_fails = 9314
	L1D_total_cache_accesses = 477655
	L1D_total_cache_misses = 285351
	L1D_total_cache_miss_rate = 0.5974
	L1D_total_cache_pending_hits = 31880
	L1D_total_cache_reservation_fails = 141756
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 173160
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 278192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 173070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2823775
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40557
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24452
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 354944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 173160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122711
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2864332

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 129583
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12068
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24452

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
ctas_completed 7402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
28185, 16257, 9021, 9021, 9021, 9021, 9021, 9021, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8928, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 
gpgpu_n_tot_thrd_icount = 181231200
gpgpu_n_tot_w_icount = 5663475
gpgpu_n_stall_shd_mem = 310281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 278192
gpgpu_n_mem_write_global = 122711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5679104
gpgpu_n_store_insn = 1963376
gpgpu_n_shmem_insn = 63714824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5512608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13313
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1137109	W0_Idle:6777855	W0_Scoreboard:6302511	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293842
single_issue_nums: WS0:2875695	WS1:2787780	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2225536 {8:278192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8835192 {72:122711,}
traffic_breakdown_coretomem[INST_ACC_R] = 109928 {8:13741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44510720 {40:1112768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1963376 {8:245422,}
traffic_breakdown_memtocore[INST_ACC_R] = 2198560 {40:54964,}
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (21,21,1) blockDim = (16,16,1) 
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:178838 	16329 	22287 	29806 	15271 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	43373 	767277 	480260 	67310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12858 	673 	165 	354361 	19634 	17817 	6748 	2403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	127090 	164534 	172404 	229135 	503995 	160851 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	42 	779 	241 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.580808 20.556963 13.335329 24.637169 12.031390 22.724833  9.933333 18.876471  9.506849 18.317074 13.885906 27.714285 27.169014 67.500000 40.674419 103.304344 
dram[1]: 18.770700 21.037975 27.239584 25.962963 18.505882 24.633093 15.642858 19.512049 12.069079 16.539131 18.604166 28.694736 38.047619 87.935486 70.096771 139.764709 
dram[2]: 19.981707 12.590909 25.981482 12.296089 22.097403 11.681223 18.705202  9.912699 17.928572  9.989208 28.209999 13.788733 64.380951 27.869566 96.639999 39.697674 
dram[3]: 21.025316 18.111111 27.269230 26.346939 25.766918 18.629412 19.241177 16.284946 18.278847 12.619863 28.079208 18.482014 87.935486 40.728813 142.117645 68.806450 
dram[4]: 12.947644 20.941559 13.333333 25.449541 11.995475 22.110390 10.909091 19.155689  9.880866 18.648516 14.118055 29.467392 27.014084 61.477272 37.212765 95.040001 
dram[5]: 18.061350 23.362318 28.315218 27.762377 18.458824 25.251852 15.793815 19.425150 11.950820 17.045046 20.520000 29.956043 39.180328 117.652176 69.870964 139.764709 
average row locality = 268817/13216 = 20.340269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       723      1064       715      1008       864      1252       822      1178       937      1398       683       984       633       984       568       848 
dram[1]:       957      1096       943      1016      1139      1264      1104      1190      1303      1416       941       988       862       988       769       848 
dram[2]:      1070       729      1020       699      1254       869      1192       803      1398       942      1026       638       984       633       864       552 
dram[3]:      1092       960      1032       926      1262      1145      1206      1084      1412      1309      1032       897       988       865       864       753 
dram[4]:       720      1070       714      1004       854      1258       818      1174       925      1402       674       982       632       986       569       848 
dram[5]:       959      1088       937      1016      1136      1258      1101      1192      1295      1408       906       988       860       980       764       848 
total dram writes = 94351
bank skew: 1416/552 = 2.57
chip skew: 16827/14630 = 1.15
average mf latency per bank:
dram[0]:       6404      3616      5980      3888      4748      3403      4959      3658      4466      3041      4730      4259      4343      3275      4455      3050
dram[1]:       4326      2739      4340      3027      4149      2585      4593      2832      3567      2538      4174      3128      3713      2677      3667      2112
dram[2]:       3593      6241      3785      6308      3431      4626      3532      5136      3091      4416      3806      5092      3496      4433      3006      4813
dram[3]:       2738      4199      2911      4519      2603      4159      2784      4995      2542      3598      3031      4282      2606      3680      2052      3785
dram[4]:       5858      3667      5903      4131      4813      3477      4922      3821      4447      3156      4580      4556      4316      3584      4307      3194
dram[5]:       4169      2711      4316      3071      3956      2613      4426      2904      3541      2511      4030      3186      3655      2561      3676      2118
maximum mf latency per bank:
dram[0]:        802       758       831       777       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       633       747       592       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        813       759       845       762       740       788       662       775       706       800       835       717       735       695       798       672
dram[3]:        593       784       509       788       636       784       635       818       909       811       752       850       711       846       708       816
dram[4]:        747       822       780       826       809       725       821       708       823       797       701       940       626       825       646       821
dram[5]:        745       592       675       539       744       623       825       676       836       836       866       762       832       732       813       731
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2961479 n_nop=2907138 n_act=2365 n_pre=2349 n_ref_event=94877550480976 n_req=42631 n_rd=35002 n_rd_L2_A=0 n_write=0 n_wr_bk=14661 bw_util=0.03354
n_activity=265092 dram_eff=0.3747
bk0: 2100a 2944083i bk1: 2716a 2940003i bk2: 1830a 2946815i bk3: 2280a 2943790i bk4: 2200a 2942516i bk5: 2760a 2938883i bk6: 2066a 2943562i bk7: 2620a 2941318i bk8: 2252a 2940194i bk9: 3056a 2936892i bk10: 1696a 2946848i bk11: 2224a 2942954i bk12: 1592a 2947308i bk13: 2208a 2943627i bk14: 1450a 2950483i bk15: 1952a 2947705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944782
Row_Buffer_Locality_read = 0.972659
Row_Buffer_Locality_write = 0.816883
Bank_Level_Parallism = 1.601884
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033539 
total_CMD = 2961479 
util_bw = 99326 
Wasted_Col = 90226 
Wasted_Row = 21603 
Idle = 2750324 

BW Util Bottlenecks: 
RCDc_limit = 10619 
RCDWRc_limit = 8129 
WTRc_limit = 12083 
RTWc_limit = 64928 
CCDLc_limit = 47505 
rwq = 0 
CCDLc_limit_alone = 28009 
WTRc_limit_alone = 9785 
RTWc_limit_alone = 47730 

Commands details: 
total_CMD = 2961479 
n_nop = 2907138 
Read = 35002 
Write = 0 
L2_Alloc = 0 
L2_WB = 14661 
n_act = 2365 
n_pre = 2349 
n_ref = 94877550480976 
n_req = 42631 
total_req = 49663 

Dual Bus Interface Util: 
issued_total_row = 4714 
issued_total_col = 49663 
Row_Bus_Util =  0.001592 
CoL_Bus_Util = 0.016770 
Either_Row_CoL_Bus_Util = 0.018349 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000662 
queue_avg = 0.209570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20957
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2961479 n_nop=2901864 n_act=2119 n_pre=2103 n_ref_event=94877551327344 n_req=47115 n_rd=38596 n_rd_L2_A=0 n_write=0 n_wr_bk=16824 bw_util=0.03743
n_activity=282372 dram_eff=0.3925
bk0: 2460a 2941346i bk1: 2776a 2939511i bk2: 2138a 2944654i bk3: 2296a 2944230i bk4: 2566a 2939292i bk5: 2792a 2938772i bk6: 2500a 2940919i bk7: 2644a 2940421i bk8: 2978a 2934918i bk9: 3096a 2935173i bk10: 2188a 2942372i bk11: 2232a 2942574i bk12: 1960a 2943880i bk13: 2232a 2942938i bk14: 1786a 2947916i bk15: 1952a 2947137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955322
Row_Buffer_Locality_read = 0.977770
Row_Buffer_Locality_write = 0.853621
Bank_Level_Parallism = 1.653767
Bank_Level_Parallism_Col = 1.656795
Bank_Level_Parallism_Ready = 1.082700
write_to_read_ratio_blp_rw_average = 0.582515
GrpLevelPara = 1.272213 

BW Util details:
bwutil = 0.037427 
total_CMD = 2961479 
util_bw = 110840 
Wasted_Col = 96395 
Wasted_Row = 19716 
Idle = 2734528 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7115 
WTRc_limit = 13806 
RTWc_limit = 73341 
CCDLc_limit = 51949 
rwq = 0 
CCDLc_limit_alone = 30234 
WTRc_limit_alone = 11149 
RTWc_limit_alone = 54283 

Commands details: 
total_CMD = 2961479 
n_nop = 2901864 
Read = 38596 
Write = 0 
L2_Alloc = 0 
L2_WB = 16824 
n_act = 2119 
n_pre = 2103 
n_ref = 94877551327344 
n_req = 47115 
total_req = 55420 

Dual Bus Interface Util: 
issued_total_row = 4222 
issued_total_col = 55420 
Row_Bus_Util =  0.001426 
CoL_Bus_Util = 0.018714 
Either_Row_CoL_Bus_Util = 0.020130 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000453 
queue_avg = 0.236715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2961479 n_nop=2907084 n_act=2380 n_pre=2364 n_ref_event=0 n_req=42660 n_rd=35022 n_rd_L2_A=0 n_write=0 n_wr_bk=14673 bw_util=0.03356
n_activity=265951 dram_eff=0.3737
bk0: 2742a 2940519i bk1: 2096a 2944360i bk2: 2296a 2943772i bk3: 1812a 2946864i bk4: 2776a 2938520i bk5: 2190a 2942239i bk6: 2640a 2940534i bk7: 2040a 2943371i bk8: 3066a 2936507i bk9: 2250a 2940327i bk10: 2308a 2942792i bk11: 1608a 2946666i bk12: 2212a 2943714i bk13: 1586a 2947994i bk14: 1984a 2947534i bk15: 1416a 2950830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944538
Row_Buffer_Locality_read = 0.972189
Row_Buffer_Locality_write = 0.817753
Bank_Level_Parallism = 1.602637
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079920
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033561 
total_CMD = 2961479 
util_bw = 99390 
Wasted_Col = 89645 
Wasted_Row = 22427 
Idle = 2750017 

BW Util Bottlenecks: 
RCDc_limit = 10703 
RCDWRc_limit = 8054 
WTRc_limit = 11198 
RTWc_limit = 64636 
CCDLc_limit = 46971 
rwq = 0 
CCDLc_limit_alone = 27752 
WTRc_limit_alone = 9055 
RTWc_limit_alone = 47560 

Commands details: 
total_CMD = 2961479 
n_nop = 2907084 
Read = 35022 
Write = 0 
L2_Alloc = 0 
L2_WB = 14673 
n_act = 2380 
n_pre = 2364 
n_ref = 0 
n_req = 42660 
total_req = 49695 

Dual Bus Interface Util: 
issued_total_row = 4744 
issued_total_col = 49695 
Row_Bus_Util =  0.001602 
CoL_Bus_Util = 0.016780 
Either_Row_CoL_Bus_Util = 0.018368 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000809 
queue_avg = 0.205227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205227
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2961479 n_nop=2901923 n_act=2074 n_pre=2058 n_ref_event=0 n_req=47138 n_rd=38618 n_rd_L2_A=0 n_write=0 n_wr_bk=16827 bw_util=0.03744
n_activity=282091 dram_eff=0.3931
bk0: 2776a 2940040i bk1: 2448a 2941964i bk2: 2320a 2943781i bk3: 2114a 2944487i bk4: 2796a 2938014i bk5: 2584a 2939311i bk6: 2668a 2939865i bk7: 2472a 2941449i bk8: 3096a 2935295i bk9: 2990a 2934807i bk10: 2320a 2943031i bk11: 2100a 2942683i bk12: 2232a 2943166i bk13: 1964a 2944744i bk14: 1984a 2947211i bk15: 1754a 2947970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956320
Row_Buffer_Locality_read = 0.978197
Row_Buffer_Locality_write = 0.857160
Bank_Level_Parallism = 1.649639
Bank_Level_Parallism_Col = 1.654771
Bank_Level_Parallism_Ready = 1.084465
write_to_read_ratio_blp_rw_average = 0.586373
GrpLevelPara = 1.266770 

BW Util details:
bwutil = 0.037444 
total_CMD = 2961479 
util_bw = 110890 
Wasted_Col = 95766 
Wasted_Row = 19890 
Idle = 2734933 

BW Util Bottlenecks: 
RCDc_limit = 9250 
RCDWRc_limit = 6919 
WTRc_limit = 13410 
RTWc_limit = 72393 
CCDLc_limit = 51251 
rwq = 0 
CCDLc_limit_alone = 29937 
WTRc_limit_alone = 10946 
RTWc_limit_alone = 53543 

Commands details: 
total_CMD = 2961479 
n_nop = 2901923 
Read = 38618 
Write = 0 
L2_Alloc = 0 
L2_WB = 16827 
n_act = 2074 
n_pre = 2058 
n_ref = 0 
n_req = 47138 
total_req = 55445 

Dual Bus Interface Util: 
issued_total_row = 4132 
issued_total_col = 55445 
Row_Bus_Util =  0.001395 
CoL_Bus_Util = 0.018722 
Either_Row_CoL_Bus_Util = 0.020110 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000353 
queue_avg = 0.230197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230197
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2961479 n_nop=2907409 n_act=2312 n_pre=2296 n_ref_event=227392 n_req=42483 n_rd=34868 n_rd_L2_A=0 n_write=0 n_wr_bk=14630 bw_util=0.03343
n_activity=262485 dram_eff=0.3771
bk0: 2080a 2944372i bk1: 2690a 2940699i bk2: 1844a 2946397i bk3: 2272a 2943064i bk4: 2172a 2942993i bk5: 2776a 2937825i bk6: 2054a 2944607i bk7: 2612a 2940521i bk8: 2220a 2940605i bk9: 3066a 2936203i bk10: 1668a 2946986i bk11: 2220a 2943567i bk12: 1580a 2947076i bk13: 2212a 2943374i bk14: 1450a 2950535i bk15: 1952a 2948031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945931
Row_Buffer_Locality_read = 0.973471
Row_Buffer_Locality_write = 0.819829
Bank_Level_Parallism = 1.619670
Bank_Level_Parallism_Col = 1.618926
Bank_Level_Parallism_Ready = 1.076634
write_to_read_ratio_blp_rw_average = 0.572959
GrpLevelPara = 1.248021 

BW Util details:
bwutil = 0.033428 
total_CMD = 2961479 
util_bw = 98996 
Wasted_Col = 88784 
Wasted_Row = 21180 
Idle = 2752519 

BW Util Bottlenecks: 
RCDc_limit = 10256 
RCDWRc_limit = 7942 
WTRc_limit = 12019 
RTWc_limit = 64750 
CCDLc_limit = 46411 
rwq = 0 
CCDLc_limit_alone = 27266 
WTRc_limit_alone = 9788 
RTWc_limit_alone = 47836 

Commands details: 
total_CMD = 2961479 
n_nop = 2907409 
Read = 34868 
Write = 0 
L2_Alloc = 0 
L2_WB = 14630 
n_act = 2312 
n_pre = 2296 
n_ref = 227392 
n_req = 42483 
total_req = 49498 

Dual Bus Interface Util: 
issued_total_row = 4608 
issued_total_col = 49498 
Row_Bus_Util =  0.001556 
CoL_Bus_Util = 0.016714 
Either_Row_CoL_Bus_Util = 0.018258 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000666 
queue_avg = 0.205733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205733
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2961479 n_nop=2902374 n_act=2050 n_pre=2034 n_ref_event=0 n_req=46790 n_rd=38320 n_rd_L2_A=0 n_write=0 n_wr_bk=16736 bw_util=0.03718
n_activity=281128 dram_eff=0.3917
bk0: 2456a 2941665i bk1: 2680a 2940136i bk2: 2132a 2945219i bk3: 2296a 2943958i bk4: 2558a 2939686i bk5: 2780a 2938609i bk6: 2500a 2941642i bk7: 2648a 2940174i bk8: 2956a 2935527i bk9: 3080a 2935547i bk10: 2098a 2943209i bk11: 2232a 2942866i bk12: 1954a 2944564i bk13: 2216a 2942940i bk14: 1782a 2948257i bk15: 1952a 2947296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956508
Row_Buffer_Locality_read = 0.978575
Row_Buffer_Locality_write = 0.856671
Bank_Level_Parallism = 1.639094
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037181 
total_CMD = 2961479 
util_bw = 110112 
Wasted_Col = 96209 
Wasted_Row = 19377 
Idle = 2735781 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 6952 
WTRc_limit = 13337 
RTWc_limit = 73292 
CCDLc_limit = 51830 
rwq = 0 
CCDLc_limit_alone = 30057 
WTRc_limit_alone = 10817 
RTWc_limit_alone = 54039 

Commands details: 
total_CMD = 2961479 
n_nop = 2902374 
Read = 38320 
Write = 0 
L2_Alloc = 0 
L2_WB = 16736 
n_act = 2050 
n_pre = 2034 
n_ref = 0 
n_req = 46790 
total_req = 55056 

Dual Bus Interface Util: 
issued_total_row = 4084 
issued_total_col = 55056 
Row_Bus_Util =  0.001379 
CoL_Bus_Util = 0.018591 
Either_Row_CoL_Bus_Util = 0.019958 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000592 
queue_avg = 0.227480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22748

========= L2 cache stats =========
L2_cache_bank[0]: Access = 111176, Miss = 16046, Miss_rate = 0.144, Pending_hits = 6832, Reservation_fails = 18292
L2_cache_bank[1]: Access = 124972, Miss = 19832, Miss_rate = 0.159, Pending_hits = 7081, Reservation_fails = 20567
L2_cache_bank[2]: Access = 124026, Miss = 18884, Miss_rate = 0.152, Pending_hits = 7403, Reservation_fails = 18504
L2_cache_bank[3]: Access = 112240, Miss = 20020, Miss_rate = 0.178, Pending_hits = 7884, Reservation_fails = 25401
L2_cache_bank[4]: Access = 123856, Miss = 20032, Miss_rate = 0.162, Pending_hits = 6925, Reservation_fails = 17776
L2_cache_bank[5]: Access = 111268, Miss = 15854, Miss_rate = 0.142, Pending_hits = 6937, Reservation_fails = 21126
L2_cache_bank[6]: Access = 111188, Miss = 20192, Miss_rate = 0.182, Pending_hits = 7564, Reservation_fails = 18172
L2_cache_bank[7]: Access = 124882, Miss = 18728, Miss_rate = 0.150, Pending_hits = 7449, Reservation_fails = 20027
L2_cache_bank[8]: Access = 110290, Miss = 15942, Miss_rate = 0.145, Pending_hits = 6762, Reservation_fails = 15724
L2_cache_bank[9]: Access = 124082, Miss = 19808, Miss_rate = 0.160, Pending_hits = 6985, Reservation_fails = 20677
L2_cache_bank[10]: Access = 124556, Miss = 18750, Miss_rate = 0.151, Pending_hits = 7216, Reservation_fails = 16629
L2_cache_bank[11]: Access = 110648, Miss = 19884, Miss_rate = 0.180, Pending_hits = 7470, Reservation_fails = 18350
L2_total_cache_accesses = 1413184
L2_total_cache_misses = 223972
L2_total_cache_miss_rate = 0.1585
L2_total_cache_pending_hits = 86508
L2_total_cache_reservation_fails = 231245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 817160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163166
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 241876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 893
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 210548
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2679
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1112768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 245422
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 54964
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 210548
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1413184
icnt_total_pkts_simt_to_mem=537370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.5606
	minimum = 5
	maximum = 33
Network latency average = 5.55131
	minimum = 5
	maximum = 32
Slowest packet = 1827329
Flit latency average = 5.66486
	minimum = 5
	maximum = 31
Slowest flit = 1949965
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0155499
	minimum = 0.00533443 (at node 5)
	maximum = 0.0540966 (at node 16)
Accepted packet rate average = 0.0155499
	minimum = 0.00444536 (at node 20)
	maximum = 0.0258515 (at node 7)
Injected flit rate average = 0.0163744
	minimum = 0.00639447 (at node 5)
	maximum = 0.0540966 (at node 16)
Accepted flit rate average= 0.0163744
	minimum = 0.00512926 (at node 20)
	maximum = 0.0258515 (at node 7)
Injected packet length average = 1.05302
Accepted packet length average = 1.05302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2544 (32 samples)
	minimum = 5 (32 samples)
	maximum = 220.469 (32 samples)
Network latency average = 20.0497 (32 samples)
	minimum = 5 (32 samples)
	maximum = 218.031 (32 samples)
Flit latency average = 19.2608 (32 samples)
	minimum = 5 (32 samples)
	maximum = 217.344 (32 samples)
Fragmentation average = 0.00221192 (32 samples)
	minimum = 0 (32 samples)
	maximum = 65.6562 (32 samples)
Injected packet rate average = 0.0735607 (32 samples)
	minimum = 0.0280738 (32 samples)
	maximum = 0.194087 (32 samples)
Accepted packet rate average = 0.0735607 (32 samples)
	minimum = 0.0253865 (32 samples)
	maximum = 0.109648 (32 samples)
Injected flit rate average = 0.0784962 (32 samples)
	minimum = 0.0365885 (32 samples)
	maximum = 0.194266 (32 samples)
Accepted flit rate average = 0.0784962 (32 samples)
	minimum = 0.0343885 (32 samples)
	maximum = 0.109648 (32 samples)
Injected packet size average = 1.06709 (32 samples)
Accepted packet size average = 1.06709 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 33 sec (393 sec)
gpgpu_simulation_rate = 445300 (inst/sec)
gpgpu_simulation_rate = 2446 (cycle/sec)
gpgpu_silicon_slowdown = 122649x
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 18787
gpu_sim_insn = 10499328
gpu_ipc =     558.8613
gpu_tot_sim_cycle = 980333
gpu_tot_sim_insn = 185502328
gpu_tot_ipc =     189.2238
gpu_tot_issued_cta = 7843
gpu_occupancy = 77.0653% 
gpu_tot_occupancy = 36.2338% 
max_total_param_size = 0
gpu_stall_dramfull = 629849
gpu_stall_icnt2sh    = 271091
partiton_level_parallism =       1.2985
partiton_level_parallism_total  =       0.4479
partiton_level_parallism_util =       1.8172
partiton_level_parallism_util_total  =       1.7637
L2_BW  =      42.6494 GB/Sec
L2_BW_total  =      14.6561 GB/Sec
gpu_total_sim_rate=450248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3030148
	L1I_total_cache_misses = 42240
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26250
L1D_cache:
	L1D_cache_core[0]: Access = 33597, Miss = 19983, Miss_rate = 0.595, Pending_hits = 2065, Reservation_fails = 10795
	L1D_cache_core[1]: Access = 33373, Miss = 20121, Miss_rate = 0.603, Pending_hits = 2229, Reservation_fails = 10170
	L1D_cache_core[2]: Access = 33630, Miss = 20170, Miss_rate = 0.600, Pending_hits = 2181, Reservation_fails = 10406
	L1D_cache_core[3]: Access = 33453, Miss = 20197, Miss_rate = 0.604, Pending_hits = 2275, Reservation_fails = 10682
	L1D_cache_core[4]: Access = 33901, Miss = 20577, Miss_rate = 0.607, Pending_hits = 2168, Reservation_fails = 11342
	L1D_cache_core[5]: Access = 33691, Miss = 19931, Miss_rate = 0.592, Pending_hits = 2307, Reservation_fails = 12188
	L1D_cache_core[6]: Access = 33979, Miss = 20352, Miss_rate = 0.599, Pending_hits = 2201, Reservation_fails = 9149
	L1D_cache_core[7]: Access = 33836, Miss = 20341, Miss_rate = 0.601, Pending_hits = 2192, Reservation_fails = 9832
	L1D_cache_core[8]: Access = 33931, Miss = 20300, Miss_rate = 0.598, Pending_hits = 2285, Reservation_fails = 8586
	L1D_cache_core[9]: Access = 33754, Miss = 20299, Miss_rate = 0.601, Pending_hits = 2225, Reservation_fails = 11353
	L1D_cache_core[10]: Access = 33769, Miss = 20043, Miss_rate = 0.594, Pending_hits = 2180, Reservation_fails = 9410
	L1D_cache_core[11]: Access = 34107, Miss = 20434, Miss_rate = 0.599, Pending_hits = 2192, Reservation_fails = 9585
	L1D_cache_core[12]: Access = 33821, Miss = 20061, Miss_rate = 0.593, Pending_hits = 2303, Reservation_fails = 9025
	L1D_cache_core[13]: Access = 33694, Miss = 20112, Miss_rate = 0.597, Pending_hits = 2264, Reservation_fails = 11004
	L1D_cache_core[14]: Access = 33343, Miss = 20078, Miss_rate = 0.602, Pending_hits = 2428, Reservation_fails = 10355
	L1D_total_cache_accesses = 505879
	L1D_total_cache_misses = 302999
	L1D_total_cache_miss_rate = 0.5990
	L1D_total_cache_pending_hits = 33495
	L1D_total_cache_reservation_fails = 153882
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 183744
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 153823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183654
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2987908
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42240
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26250
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376112
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129767
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3030148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 139567
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14209
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26250
ctas_completed 7843, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
28650, 16722, 9486, 9486, 9486, 9486, 9486, 9486, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 
gpgpu_n_tot_thrd_icount = 191730528
gpgpu_n_tot_w_icount = 5991579
gpgpu_n_stall_shd_mem = 325971
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295455
gpgpu_n_mem_write_global = 129767
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6017792
gpgpu_n_store_insn = 2076272
gpgpu_n_shmem_insn = 67553288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14891
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1206950	W0_Idle:6786836	W0_Scoreboard:6451371	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3039747	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2363640 {8:295455,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9343224 {72:129767,}
traffic_breakdown_coretomem[INST_ACC_R] = 110528 {8:13816,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47272800 {40:1181820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076272 {8:259534,}
traffic_breakdown_memtocore[INST_ACC_R] = 2210560 {40:55264,}
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	45963 	812844 	509372 	73205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12912 	687 	167 	374426 	21366 	19284 	7397 	2814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131742 	174744 	181781 	241554 	540636 	170716 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	43 	797 	257 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6421      4117      6063      4506      4729      3772      5028      4020      4487      3298      4786      4558      4547      3738      4878      3986
dram[1]:       4357      2890      4404      3253      4142      2635      4642      2945      3588      2604      4216      3244      3867      3050      3967      2809
dram[2]:       4110      6227      4406      6396      3817      4608      3949      5204      3396      4437      4148      5147      4074      4612      4043      5121
dram[3]:       2881      4210      3100      4584      2672      4152      2938      5044      2615      3619      3147      4323      3010      3825      2853      4010
dram[4]:       5883      4071      5983      4600      4791      3695      4985      4081      4468      3332      4637      4794      4444      4003      4697      3881
dram[5]:       4201      2877      4381      3265      3951      2689      4475      3029      3564      2586      4073      3298      3751      3075      3951      2915
maximum mf latency per bank:
dram[0]:        802       819       831       810       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       719       747       718       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        863       759       850       762       740       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        593       784       515       788       636       784       635       818       909       811       752       850       819       846       813       816
dram[4]:        747       833       780       829       809       725       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       791       675       788       744       623       825       676       836       836       866       762       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3019340 n_nop=2964691 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.03308
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3001779i bk1: 2748a 2997724i bk2: 1830a 3004677i bk3: 2280a 3001655i bk4: 2232a 3000180i bk5: 2792a 2996495i bk6: 2066a 3001417i bk7: 2620a 2999174i bk8: 2268a 2997945i bk9: 3072a 2994644i bk10: 1696a 3004710i bk11: 2224a 3000818i bk12: 1608a 3004974i bk13: 2224a 3001315i bk14: 1450a 3008339i bk15: 1952a 3005565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033085 
total_CMD = 3019340 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 2806952 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3019340 
n_nop = 2964691 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001569 
CoL_Bus_Util = 0.016542 
Either_Row_CoL_Bus_Util = 0.018100 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000659 
queue_avg = 0.205702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3019340 n_nop=2959289 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03699
n_activity=284711 dram_eff=0.3922
bk0: 2492a 2999085i bk1: 2840a 2997130i bk2: 2138a 3002515i bk3: 2296a 3002093i bk4: 2598a 2996930i bk5: 2848a 2996282i bk6: 2500a 2998773i bk7: 2644a 2998278i bk8: 2994a 2992674i bk9: 3128a 2992835i bk10: 2188a 3000230i bk11: 2232a 3000435i bk12: 1976a 3001527i bk13: 2264a 3000391i bk14: 1786a 3005776i bk15: 1952a 3005000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.036986 
total_CMD = 3019340 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 2790672 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3019340 
n_nop = 2959289 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001405 
CoL_Bus_Util = 0.018493 
Either_Row_CoL_Bus_Util = 0.019889 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000450 
queue_avg = 0.232521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3019340 n_nop=2964617 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.03312
n_activity=267823 dram_eff=0.3733
bk0: 2774a 2998246i bk1: 2136a 3001953i bk2: 2296a 3001626i bk3: 1812a 3004722i bk4: 2808a 2996161i bk5: 2222a 2999868i bk6: 2640a 2998390i bk7: 2040a 3001229i bk8: 3082a 2994284i bk9: 2266a 2998082i bk10: 2308a 3000653i bk11: 1608a 3004530i bk12: 2228a 3001378i bk13: 1602a 3005677i bk14: 1984a 3005394i bk15: 1416a 3008693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033117 
total_CMD = 3019340 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 2806527 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3019340 
n_nop = 2964617 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001580 
CoL_Bus_Util = 0.016558 
Either_Row_CoL_Bus_Util = 0.018124 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000804 
queue_avg = 0.201573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3019340 n_nop=2959329 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03701
n_activity=284555 dram_eff=0.3927
bk0: 2840a 2997594i bk1: 2488a 2999584i bk2: 2320a 3001641i bk3: 2114a 3002350i bk4: 2852a 2995483i bk5: 2616a 2996947i bk6: 2668a 2997719i bk7: 2472a 2999305i bk8: 3128a 2992952i bk9: 3006a 2992558i bk10: 2320a 3000887i bk11: 2100a 3000546i bk12: 2264a 3000658i bk13: 1980a 3002370i bk14: 1984a 3005072i bk15: 1754a 3005832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.037010 
total_CMD = 3019340 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 2790945 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3019340 
n_nop = 2959329 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001378 
CoL_Bus_Util = 0.018505 
Either_Row_CoL_Bus_Util = 0.019876 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000367 
queue_avg = 0.226252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3019340 n_nop=2964992 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.03296
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3002139i bk1: 2718a 2998363i bk2: 1844a 3004253i bk3: 2272a 3000925i bk4: 2204a 3000644i bk5: 2800a 2995520i bk6: 2054a 3002464i bk7: 2612a 2998381i bk8: 2236a 2998363i bk9: 3078a 2993965i bk10: 1668a 3004848i bk11: 2220a 3001431i bk12: 1596a 3004734i bk13: 2224a 3001113i bk14: 1450a 3008392i bk15: 1952a 3005890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.032956 
total_CMD = 3019340 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 2809249 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3019340 
n_nop = 2964992 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001534 
CoL_Bus_Util = 0.016478 
Either_Row_CoL_Bus_Util = 0.018000 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000662 
queue_avg = 0.202061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202061
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3019340 n_nop=2959871 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.0367
n_activity=283162 dram_eff=0.3913
bk0: 2488a 2999400i bk1: 2728a 2997783i bk2: 2132a 3003080i bk3: 2296a 3001822i bk4: 2590a 2997324i bk5: 2820a 2996187i bk6: 2500a 2999496i bk7: 2648a 2998030i bk8: 2972a 2993263i bk9: 3104a 2993245i bk10: 2098a 3001070i bk11: 2232a 3000729i bk12: 1970a 3002295i bk13: 2240a 3000531i bk14: 1782a 3006115i bk15: 1952a 3005156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036697 
total_CMD = 3019340 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 2792225 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3019340 
n_nop = 2959871 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001359 
CoL_Bus_Util = 0.018348 
Either_Row_CoL_Bus_Util = 0.019696 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000589 
queue_avg = 0.223286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115592, Miss = 16142, Miss_rate = 0.140, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 135832, Miss = 19928, Miss_rate = 0.147, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 128422, Miss = 18980, Miss_rate = 0.148, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 120360, Miss = 20204, Miss_rate = 0.168, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 134996, Miss = 20128, Miss_rate = 0.149, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 115508, Miss = 15958, Miss_rate = 0.138, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 119600, Miss = 20376, Miss_rate = 0.170, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 129106, Miss = 18832, Miss_rate = 0.146, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 114402, Miss = 16038, Miss_rate = 0.140, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 135110, Miss = 19884, Miss_rate = 0.147, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 128664, Miss = 18846, Miss_rate = 0.146, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 119056, Miss = 20020, Miss_rate = 0.168, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1496648
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1506
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 884528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43868
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1181820
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 259534
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1496648
icnt_total_pkts_simt_to_mem=568820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.3447
	minimum = 5
	maximum = 734
Network latency average = 54.9583
	minimum = 5
	maximum = 734
Slowest packet = 1833880
Flit latency average = 52.1844
	minimum = 5
	maximum = 734
Slowest flit = 1956591
Fragmentation average = 0.0108105
	minimum = 0
	maximum = 354
Injected packet rate average = 0.212633
	minimum = 0.0796828 (at node 1)
	maximum = 0.592963 (at node 19)
Accepted packet rate average = 0.212633
	minimum = 0.0665886 (at node 25)
	maximum = 0.31575 (at node 6)
Injected flit rate average = 0.226544
	minimum = 0.102677 (at node 1)
	maximum = 0.592963 (at node 19)
Accepted flit rate average= 0.226544
	minimum = 0.0904349 (at node 25)
	maximum = 0.31575 (at node 6)
Injected packet length average = 1.06542
Accepted packet length average = 1.06542
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4087 (33 samples)
	minimum = 5 (33 samples)
	maximum = 236.03 (33 samples)
Network latency average = 21.1075 (33 samples)
	minimum = 5 (33 samples)
	maximum = 233.667 (33 samples)
Flit latency average = 20.2585 (33 samples)
	minimum = 5 (33 samples)
	maximum = 233 (33 samples)
Fragmentation average = 0.00247248 (33 samples)
	minimum = 0 (33 samples)
	maximum = 74.3939 (33 samples)
Injected packet rate average = 0.077775 (33 samples)
	minimum = 0.0296377 (33 samples)
	maximum = 0.206174 (33 samples)
Accepted packet rate average = 0.077775 (33 samples)
	minimum = 0.026635 (33 samples)
	maximum = 0.115894 (33 samples)
Injected flit rate average = 0.0829824 (33 samples)
	minimum = 0.0385912 (33 samples)
	maximum = 0.206348 (33 samples)
Accepted flit rate average = 0.0829824 (33 samples)
	minimum = 0.0360869 (33 samples)
	maximum = 0.115894 (33 samples)
Injected packet size average = 1.06696 (33 samples)
Accepted packet size average = 1.06696 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 52 sec (412 sec)
gpgpu_simulation_rate = 450248 (inst/sec)
gpgpu_simulation_rate = 2379 (cycle/sec)
gpgpu_silicon_slowdown = 126103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1006732
gpu_tot_sim_insn = 185522208
gpu_tot_ipc =     184.2816
gpu_tot_issued_cta = 7844
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.1458% 
max_total_param_size = 0
gpu_stall_dramfull = 629849
gpu_stall_icnt2sh    = 271091
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4362
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7636
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      14.2731 GB/Sec
gpu_total_sim_rate=448121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3031820
	L1I_total_cache_misses = 42252
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26250
L1D_cache:
	L1D_cache_core[0]: Access = 33597, Miss = 19983, Miss_rate = 0.595, Pending_hits = 2065, Reservation_fails = 10795
	L1D_cache_core[1]: Access = 33373, Miss = 20121, Miss_rate = 0.603, Pending_hits = 2229, Reservation_fails = 10170
	L1D_cache_core[2]: Access = 33630, Miss = 20170, Miss_rate = 0.600, Pending_hits = 2181, Reservation_fails = 10406
	L1D_cache_core[3]: Access = 33453, Miss = 20197, Miss_rate = 0.604, Pending_hits = 2275, Reservation_fails = 10682
	L1D_cache_core[4]: Access = 33901, Miss = 20577, Miss_rate = 0.607, Pending_hits = 2168, Reservation_fails = 11342
	L1D_cache_core[5]: Access = 33722, Miss = 19947, Miss_rate = 0.592, Pending_hits = 2307, Reservation_fails = 12188
	L1D_cache_core[6]: Access = 33979, Miss = 20352, Miss_rate = 0.599, Pending_hits = 2201, Reservation_fails = 9149
	L1D_cache_core[7]: Access = 33836, Miss = 20341, Miss_rate = 0.601, Pending_hits = 2192, Reservation_fails = 9832
	L1D_cache_core[8]: Access = 33931, Miss = 20300, Miss_rate = 0.598, Pending_hits = 2285, Reservation_fails = 8586
	L1D_cache_core[9]: Access = 33754, Miss = 20299, Miss_rate = 0.601, Pending_hits = 2225, Reservation_fails = 11353
	L1D_cache_core[10]: Access = 33769, Miss = 20043, Miss_rate = 0.594, Pending_hits = 2180, Reservation_fails = 9410
	L1D_cache_core[11]: Access = 34107, Miss = 20434, Miss_rate = 0.599, Pending_hits = 2192, Reservation_fails = 9585
	L1D_cache_core[12]: Access = 33821, Miss = 20061, Miss_rate = 0.593, Pending_hits = 2303, Reservation_fails = 9025
	L1D_cache_core[13]: Access = 33694, Miss = 20112, Miss_rate = 0.597, Pending_hits = 2264, Reservation_fails = 11004
	L1D_cache_core[14]: Access = 33343, Miss = 20078, Miss_rate = 0.602, Pending_hits = 2428, Reservation_fails = 10355
	L1D_total_cache_accesses = 505910
	L1D_total_cache_misses = 303015
	L1D_total_cache_miss_rate = 0.5990
	L1D_total_cache_pending_hits = 33495
	L1D_total_cache_reservation_fails = 153882
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 183750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 153823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2989568
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42252
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26250
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376128
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129782
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3031820

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 139567
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14209
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26250
ctas_completed 7844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
28650, 16722, 9486, 9486, 9486, 9486, 9486, 9486, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 
gpgpu_n_tot_thrd_icount = 191824896
gpgpu_n_tot_w_icount = 5994528
gpgpu_n_stall_shd_mem = 326475
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295471
gpgpu_n_mem_write_global = 129782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6018048
gpgpu_n_store_insn = 2076512
gpgpu_n_shmem_insn = 67557984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 70112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14891
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1206950	W0_Idle:6816943	W0_Scoreboard:6471111	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:340926	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3042696	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2363768 {8:295471,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9344304 {72:129782,}
traffic_breakdown_coretomem[INST_ACC_R] = 110624 {8:13828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47275360 {40:1181884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076512 {8:259564,}
traffic_breakdown_memtocore[INST_ACC_R] = 2212480 {40:55312,}
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	45994 	812907 	509372 	73205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12924 	687 	167 	374457 	21366 	19284 	7397 	2814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131836 	174744 	181781 	241554 	540636 	170716 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	43 	807 	257 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6421      4117      6063      4506      4729      3772      5028      4020      4487      3298      4786      4558      4547      3738      4878      3991
dram[1]:       4357      2890      4404      3253      4142      2635      4642      2945      3588      2604      4216      3244      3867      3050      3967      2809
dram[2]:       4110      6227      4406      6396      3817      4608      3949      5204      3396      4437      4148      5147      4074      4612      4047      5121
dram[3]:       2881      4210      3100      4584      2672      4152      2938      5044      2615      3619      3147      4323      3010      3825      2853      4010
dram[4]:       5883      4071      5983      4600      4791      3695      4985      4081      4468      3332      4637      4794      4444      4003      4697      3885
dram[5]:       4201      2877      4381      3265      3951      2689      4475      3029      3564      2586      4073      3298      3751      3075      3951      2915
maximum mf latency per bank:
dram[0]:        802       819       831       810       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       719       747       718       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        863       759       850       762       740       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        593       784       515       788       636       784       635       818       909       811       752       850       819       846       813       816
dram[4]:        747       833       780       829       809       725       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       791       675       788       744       623       825       676       836       836       866       762       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3100646 n_nop=3045997 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.03222
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3083085i bk1: 2748a 3079030i bk2: 1830a 3085983i bk3: 2280a 3082961i bk4: 2232a 3081486i bk5: 2792a 3077801i bk6: 2066a 3082723i bk7: 2620a 3080480i bk8: 2268a 3079251i bk9: 3072a 3075950i bk10: 1696a 3086016i bk11: 2224a 3082124i bk12: 1608a 3086280i bk13: 2224a 3082621i bk14: 1450a 3089645i bk15: 1952a 3086871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032217 
total_CMD = 3100646 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 2888258 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3100646 
n_nop = 3045997 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001528 
CoL_Bus_Util = 0.016109 
Either_Row_CoL_Bus_Util = 0.017625 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000659 
queue_avg = 0.200308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3100646 n_nop=3040595 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03602
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3080391i bk1: 2840a 3078436i bk2: 2138a 3083821i bk3: 2296a 3083399i bk4: 2598a 3078236i bk5: 2848a 3077588i bk6: 2500a 3080079i bk7: 2644a 3079584i bk8: 2994a 3073980i bk9: 3128a 3074141i bk10: 2188a 3081536i bk11: 2232a 3081741i bk12: 1976a 3082833i bk13: 2264a 3081697i bk14: 1786a 3087082i bk15: 1952a 3086306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.036016 
total_CMD = 3100646 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 2871978 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3100646 
n_nop = 3040595 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.018008 
Either_Row_CoL_Bus_Util = 0.019367 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000450 
queue_avg = 0.226423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226423
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3100646 n_nop=3045923 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.03225
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3079552i bk1: 2136a 3083259i bk2: 2296a 3082932i bk3: 1812a 3086028i bk4: 2808a 3077467i bk5: 2222a 3081174i bk6: 2640a 3079696i bk7: 2040a 3082535i bk8: 3082a 3075590i bk9: 2266a 3079388i bk10: 2308a 3081959i bk11: 1608a 3085836i bk12: 2228a 3082684i bk13: 1602a 3086983i bk14: 1984a 3086700i bk15: 1416a 3089999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032248 
total_CMD = 3100646 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 2887833 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3100646 
n_nop = 3045923 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001539 
CoL_Bus_Util = 0.016124 
Either_Row_CoL_Bus_Util = 0.017649 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000804 
queue_avg = 0.196287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3100646 n_nop=3040635 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03604
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3078900i bk1: 2488a 3080890i bk2: 2320a 3082947i bk3: 2114a 3083656i bk4: 2852a 3076789i bk5: 2616a 3078253i bk6: 2668a 3079025i bk7: 2472a 3080611i bk8: 3128a 3074258i bk9: 3006a 3073864i bk10: 2320a 3082193i bk11: 2100a 3081852i bk12: 2264a 3081964i bk13: 1980a 3083676i bk14: 1984a 3086378i bk15: 1754a 3087138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.036040 
total_CMD = 3100646 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 2872251 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3100646 
n_nop = 3040635 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001342 
CoL_Bus_Util = 0.018020 
Either_Row_CoL_Bus_Util = 0.019354 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000367 
queue_avg = 0.220319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3100646 n_nop=3046298 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.03209
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3083445i bk1: 2718a 3079669i bk2: 1844a 3085559i bk3: 2272a 3082231i bk4: 2204a 3081950i bk5: 2800a 3076826i bk6: 2054a 3083770i bk7: 2612a 3079687i bk8: 2236a 3079669i bk9: 3078a 3075271i bk10: 1668a 3086154i bk11: 2220a 3082737i bk12: 1596a 3086040i bk13: 2224a 3082419i bk14: 1450a 3089698i bk15: 1952a 3087196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.032091 
total_CMD = 3100646 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 2890555 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3100646 
n_nop = 3046298 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001494 
CoL_Bus_Util = 0.016046 
Either_Row_CoL_Bus_Util = 0.017528 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000662 
queue_avg = 0.196763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196763
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3100646 n_nop=3041177 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.03573
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3080706i bk1: 2728a 3079089i bk2: 2132a 3084386i bk3: 2296a 3083128i bk4: 2590a 3078630i bk5: 2820a 3077493i bk6: 2500a 3080802i bk7: 2648a 3079336i bk8: 2972a 3074569i bk9: 3104a 3074551i bk10: 2098a 3082376i bk11: 2232a 3082035i bk12: 1970a 3083601i bk13: 2240a 3081837i bk14: 1782a 3087421i bk15: 1952a 3086462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035734 
total_CMD = 3100646 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 2873531 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3100646 
n_nop = 3041177 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001324 
CoL_Bus_Util = 0.017867 
Either_Row_CoL_Bus_Util = 0.019180 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000589 
queue_avg = 0.217431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217431

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115600, Miss = 16142, Miss_rate = 0.140, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 135866, Miss = 19928, Miss_rate = 0.147, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 128430, Miss = 18980, Miss_rate = 0.148, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 120360, Miss = 20204, Miss_rate = 0.168, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 135034, Miss = 20128, Miss_rate = 0.149, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 115508, Miss = 15958, Miss_rate = 0.138, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 119608, Miss = 20376, Miss_rate = 0.170, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 129106, Miss = 18832, Miss_rate = 0.146, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 114410, Miss = 16038, Miss_rate = 0.140, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 135140, Miss = 19884, Miss_rate = 0.147, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 128672, Miss = 18846, Miss_rate = 0.146, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 119056, Miss = 20020, Miss_rate = 0.168, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1496790
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1505
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 884592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43916
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1181884
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 259564
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1496790
icnt_total_pkts_simt_to_mem=568878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1935837
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2065468
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 5)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 5)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 5)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9056 (34 samples)
	minimum = 5 (34 samples)
	maximum = 229.441 (34 samples)
Network latency average = 20.6361 (34 samples)
	minimum = 5 (34 samples)
	maximum = 226.971 (34 samples)
Flit latency average = 19.8097 (34 samples)
	minimum = 5 (34 samples)
	maximum = 226.294 (34 samples)
Fragmentation average = 0.00239976 (34 samples)
	minimum = 0 (34 samples)
	maximum = 72.2059 (34 samples)
Injected packet rate average = 0.0754951 (34 samples)
	minimum = 0.028766 (34 samples)
	maximum = 0.200158 (34 samples)
Accepted packet rate average = 0.0754951 (34 samples)
	minimum = 0.0258516 (34 samples)
	maximum = 0.112643 (34 samples)
Injected flit rate average = 0.08055 (34 samples)
	minimum = 0.0374561 (34 samples)
	maximum = 0.200344 (34 samples)
Accepted flit rate average = 0.08055 (34 samples)
	minimum = 0.0350255 (34 samples)
	maximum = 0.112643 (34 samples)
Injected packet size average = 1.06696 (34 samples)
Accepted packet size average = 1.06696 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 54 sec (414 sec)
gpgpu_simulation_rate = 448121 (inst/sec)
gpgpu_simulation_rate = 2431 (cycle/sec)
gpgpu_silicon_slowdown = 123406x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (20,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 25634
gpu_sim_insn = 393600
gpu_ipc =      15.3546
gpu_tot_sim_cycle = 1032366
gpu_tot_sim_insn = 185915808
gpu_tot_ipc =     180.0871
gpu_tot_issued_cta = 7864
gpu_occupancy = 2.7828% 
gpu_tot_occupancy = 34.9483% 
max_total_param_size = 0
gpu_stall_dramfull = 629849
gpu_stall_icnt2sh    = 271091
partiton_level_parallism =       0.1041
partiton_level_parallism_total  =       0.4279
partiton_level_parallism_util =       1.0819
partiton_level_parallism_util_total  =       1.7569
L2_BW  =       3.5338 GB/Sec
L2_BW_total  =      14.0064 GB/Sec
gpu_total_sim_rate=443713

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3044020
	L1I_total_cache_misses = 43811
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26250
L1D_cache:
	L1D_cache_core[0]: Access = 33676, Miss = 20031, Miss_rate = 0.595, Pending_hits = 2065, Reservation_fails = 10795
	L1D_cache_core[1]: Access = 33452, Miss = 20169, Miss_rate = 0.603, Pending_hits = 2229, Reservation_fails = 10170
	L1D_cache_core[2]: Access = 33709, Miss = 20218, Miss_rate = 0.600, Pending_hits = 2181, Reservation_fails = 10406
	L1D_cache_core[3]: Access = 33532, Miss = 20245, Miss_rate = 0.604, Pending_hits = 2275, Reservation_fails = 10682
	L1D_cache_core[4]: Access = 33980, Miss = 20625, Miss_rate = 0.607, Pending_hits = 2168, Reservation_fails = 11342
	L1D_cache_core[5]: Access = 33801, Miss = 19995, Miss_rate = 0.592, Pending_hits = 2307, Reservation_fails = 12188
	L1D_cache_core[6]: Access = 34137, Miss = 20439, Miss_rate = 0.599, Pending_hits = 2217, Reservation_fails = 9149
	L1D_cache_core[7]: Access = 33994, Miss = 20421, Miss_rate = 0.601, Pending_hits = 2208, Reservation_fails = 9832
	L1D_cache_core[8]: Access = 34089, Miss = 20380, Miss_rate = 0.598, Pending_hits = 2301, Reservation_fails = 8586
	L1D_cache_core[9]: Access = 33912, Miss = 20379, Miss_rate = 0.601, Pending_hits = 2241, Reservation_fails = 11353
	L1D_cache_core[10]: Access = 33927, Miss = 20123, Miss_rate = 0.593, Pending_hits = 2196, Reservation_fails = 9410
	L1D_cache_core[11]: Access = 34186, Miss = 20482, Miss_rate = 0.599, Pending_hits = 2192, Reservation_fails = 9585
	L1D_cache_core[12]: Access = 33900, Miss = 20109, Miss_rate = 0.593, Pending_hits = 2303, Reservation_fails = 9025
	L1D_cache_core[13]: Access = 33773, Miss = 20160, Miss_rate = 0.597, Pending_hits = 2264, Reservation_fails = 11004
	L1D_cache_core[14]: Access = 33422, Miss = 20126, Miss_rate = 0.602, Pending_hits = 2428, Reservation_fails = 10355
	L1D_total_cache_accesses = 507490
	L1D_total_cache_misses = 303902
	L1D_total_cache_miss_rate = 0.5988
	L1D_total_cache_pending_hits = 33575
	L1D_total_cache_reservation_fails = 153882
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183930
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 296351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 153823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3000209
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43811
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26250
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 377088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 130402
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3044020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 139567
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14209
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26250
ctas_completed 7864, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29856, 16722, 9486, 9486, 9486, 9486, 9486, 9486, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 
gpgpu_n_tot_thrd_icount = 192596736
gpgpu_n_tot_w_icount = 6018648
gpgpu_n_stall_shd_mem = 330955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 296351
gpgpu_n_mem_write_global = 130402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6033408
gpgpu_n_store_insn = 2086432
gpgpu_n_shmem_insn = 67685344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5855232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14891
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1210656	W0_Idle:7300773	W0_Scoreboard:6722299	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5622486
single_issue_nums: WS0:3060786	WS1:2957862	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2370808 {8:296351,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9388944 {72:130402,}
traffic_breakdown_coretomem[INST_ACC_R] = 119976 {8:14997,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47416160 {40:1185404,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2086432 {8:260804,}
traffic_breakdown_memtocore[INST_ACC_R] = 2399520 {40:59988,}
maxmflatency = 953 
max_icnt2mem_latency = 841 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	47316 	816345 	509372 	73205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14057 	718 	172 	375957 	21366 	19284 	7397 	2814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	135843 	175495 	181783 	241554 	540636 	170716 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	48 	830 	257 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6421      4129      6063      4518      4729      3781      5028      4030      4487      3307      4786      4566      4547      3744      4905      4071
dram[1]:       4357      2890      4404      3253      4142      2635      4642      2945      3588      2604      4216      3244      3867      3050      3987      2848
dram[2]:       4122      6227      4418      6396      3827      4608      3960      5204      3404      4437      4157      5147      4081      4612      4117      5152
dram[3]:       2881      4210      3100      4584      2672      4152      2938      5044      2615      3619      3147      4323      3010      3825      2889      4033
dram[4]:       5883      4082      5983      4612      4791      3705      4985      4092      4468      3341      4637      4803      4444      4010      4724      3959
dram[5]:       4201      2877      4381      3265      3951      2689      4475      3029      3564      2586      4073      3298      3751      3075      3971      2954
maximum mf latency per bank:
dram[0]:        802       819       831       810       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       719       747       718       746       583       802       687       808       899       899       681       862       739       865       733
dram[2]:        863       759       850       762       740       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        593       784       515       788       636       784       635       818       909       811       752       850       819       846       813       816
dram[4]:        747       833       780       829       809       725       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       791       675       788       744       623       825       676       836       836       866       762       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3179596 n_nop=3124947 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.03142
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3162035i bk1: 2748a 3157980i bk2: 1830a 3164933i bk3: 2280a 3161911i bk4: 2232a 3160436i bk5: 2792a 3156751i bk6: 2066a 3161673i bk7: 2620a 3159430i bk8: 2268a 3158201i bk9: 3072a 3154900i bk10: 1696a 3164966i bk11: 2224a 3161074i bk12: 1608a 3165230i bk13: 2224a 3161571i bk14: 1450a 3168595i bk15: 1952a 3165821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031417 
total_CMD = 3179596 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 2967208 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3179596 
n_nop = 3124947 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001490 
CoL_Bus_Util = 0.015709 
Either_Row_CoL_Bus_Util = 0.017187 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000659 
queue_avg = 0.195335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195335
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3179596 n_nop=3119545 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03512
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3159341i bk1: 2840a 3157386i bk2: 2138a 3162771i bk3: 2296a 3162349i bk4: 2598a 3157186i bk5: 2848a 3156538i bk6: 2500a 3159029i bk7: 2644a 3158534i bk8: 2994a 3152930i bk9: 3128a 3153091i bk10: 2188a 3160486i bk11: 2232a 3160691i bk12: 1976a 3161783i bk13: 2264a 3160647i bk14: 1786a 3166032i bk15: 1952a 3165256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.035121 
total_CMD = 3179596 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 2950928 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3179596 
n_nop = 3119545 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001334 
CoL_Bus_Util = 0.017561 
Either_Row_CoL_Bus_Util = 0.018886 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000450 
queue_avg = 0.220801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220801
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3179596 n_nop=3124873 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.03145
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3158502i bk1: 2136a 3162209i bk2: 2296a 3161882i bk3: 1812a 3164978i bk4: 2808a 3156417i bk5: 2222a 3160124i bk6: 2640a 3158646i bk7: 2040a 3161485i bk8: 3082a 3154540i bk9: 2266a 3158338i bk10: 2308a 3160909i bk11: 1608a 3164786i bk12: 2228a 3161634i bk13: 1602a 3165933i bk14: 1984a 3165650i bk15: 1416a 3168949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031447 
total_CMD = 3179596 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 2966783 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3179596 
n_nop = 3124873 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001501 
CoL_Bus_Util = 0.015724 
Either_Row_CoL_Bus_Util = 0.017211 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000804 
queue_avg = 0.191414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3179596 n_nop=3119585 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03514
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3157850i bk1: 2488a 3159840i bk2: 2320a 3161897i bk3: 2114a 3162606i bk4: 2852a 3155739i bk5: 2616a 3157203i bk6: 2668a 3157975i bk7: 2472a 3159561i bk8: 3128a 3153208i bk9: 3006a 3152814i bk10: 2320a 3161143i bk11: 2100a 3160802i bk12: 2264a 3160914i bk13: 1980a 3162626i bk14: 1984a 3165328i bk15: 1754a 3166088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.035145 
total_CMD = 3179596 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 2951201 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3179596 
n_nop = 3119585 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.017572 
Either_Row_CoL_Bus_Util = 0.018874 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000367 
queue_avg = 0.214848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214848
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3179596 n_nop=3125248 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.03129
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3162395i bk1: 2718a 3158619i bk2: 1844a 3164509i bk3: 2272a 3161181i bk4: 2204a 3160900i bk5: 2800a 3155776i bk6: 2054a 3162720i bk7: 2612a 3158637i bk8: 2236a 3158619i bk9: 3078a 3154221i bk10: 1668a 3165104i bk11: 2220a 3161687i bk12: 1596a 3164990i bk13: 2224a 3161369i bk14: 1450a 3168648i bk15: 1952a 3166146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.031295 
total_CMD = 3179596 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 2969505 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3179596 
n_nop = 3125248 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001457 
CoL_Bus_Util = 0.015647 
Either_Row_CoL_Bus_Util = 0.017093 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000662 
queue_avg = 0.191877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3179596 n_nop=3120127 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.03485
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3159656i bk1: 2728a 3158039i bk2: 2132a 3163336i bk3: 2296a 3162078i bk4: 2590a 3157580i bk5: 2820a 3156443i bk6: 2500a 3159752i bk7: 2648a 3158286i bk8: 2972a 3153519i bk9: 3104a 3153501i bk10: 2098a 3161326i bk11: 2232a 3160985i bk12: 1970a 3162551i bk13: 2240a 3160787i bk14: 1782a 3166371i bk15: 1952a 3165412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034847 
total_CMD = 3179596 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 2952481 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3179596 
n_nop = 3120127 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001291 
CoL_Bus_Util = 0.017424 
Either_Row_CoL_Bus_Util = 0.018703 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000589 
queue_avg = 0.212032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212032

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116140, Miss = 16142, Miss_rate = 0.139, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 137462, Miss = 19928, Miss_rate = 0.145, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 128910, Miss = 18980, Miss_rate = 0.147, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 121096, Miss = 20204, Miss_rate = 0.167, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 136456, Miss = 20128, Miss_rate = 0.148, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 116004, Miss = 15958, Miss_rate = 0.138, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 120208, Miss = 20376, Miss_rate = 0.170, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 129602, Miss = 18832, Miss_rate = 0.145, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 114890, Miss = 16038, Miss_rate = 0.140, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 136578, Miss = 19884, Miss_rate = 0.146, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 129208, Miss = 18846, Miss_rate = 0.146, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 119672, Miss = 20020, Miss_rate = 0.167, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1506226
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1496
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 888112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 257258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48592
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 260804
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 59988
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1506226
icnt_total_pkts_simt_to_mem=572167
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.2779
	minimum = 5
	maximum = 18
Network latency average = 5.26766
	minimum = 5
	maximum = 18
Slowest packet = 1935890
Flit latency average = 5.25587
	minimum = 5
	maximum = 18
Slowest flit = 2065672
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0174898
	minimum = 0.00608567 (at node 5)
	maximum = 0.0622611 (at node 16)
Accepted packet rate average = 0.0174898
	minimum = 0.00507139 (at node 17)
	maximum = 0.0294921 (at node 6)
Injected flit rate average = 0.0183856
	minimum = 0.007295 (at node 5)
	maximum = 0.0622611 (at node 16)
Accepted flit rate average= 0.0183856
	minimum = 0.0058516 (at node 17)
	maximum = 0.0294921 (at node 6)
Injected packet length average = 1.05122
Accepted packet length average = 1.05122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4305 (35 samples)
	minimum = 5 (35 samples)
	maximum = 223.4 (35 samples)
Network latency average = 20.197 (35 samples)
	minimum = 5 (35 samples)
	maximum = 221 (35 samples)
Flit latency average = 19.3939 (35 samples)
	minimum = 5 (35 samples)
	maximum = 220.343 (35 samples)
Fragmentation average = 0.00233119 (35 samples)
	minimum = 0 (35 samples)
	maximum = 70.1429 (35 samples)
Injected packet rate average = 0.0738378 (35 samples)
	minimum = 0.028118 (35 samples)
	maximum = 0.196218 (35 samples)
Accepted packet rate average = 0.0738378 (35 samples)
	minimum = 0.0252579 (35 samples)
	maximum = 0.110267 (35 samples)
Injected flit rate average = 0.0787739 (35 samples)
	minimum = 0.0365944 (35 samples)
	maximum = 0.196399 (35 samples)
Accepted flit rate average = 0.0787739 (35 samples)
	minimum = 0.034192 (35 samples)
	maximum = 0.110267 (35 samples)
Injected packet size average = 1.06685 (35 samples)
Accepted packet size average = 1.06685 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 59 sec (419 sec)
gpgpu_simulation_rate = 443713 (inst/sec)
gpgpu_simulation_rate = 2463 (cycle/sec)
gpgpu_silicon_slowdown = 121802x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (20,20,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 17357
gpu_sim_insn = 9523200
gpu_ipc =     548.6663
gpu_tot_sim_cycle = 1049723
gpu_tot_sim_insn = 195439008
gpu_tot_ipc =     186.1815
gpu_tot_issued_cta = 8264
gpu_occupancy = 76.5503% 
gpu_tot_occupancy = 35.9289% 
max_total_param_size = 0
gpu_stall_dramfull = 679979
gpu_stall_icnt2sh    = 288404
partiton_level_parallism =       1.2740
partiton_level_parallism_total  =       0.4419
partiton_level_parallism_util =       1.8277
partiton_level_parallism_util_total  =       1.7601
L2_BW  =      41.8424 GB/Sec
L2_BW_total  =      14.4667 GB/Sec
gpu_total_sim_rate=448254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3194420
	L1I_total_cache_misses = 45284
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27134
L1D_cache:
	L1D_cache_core[0]: Access = 35340, Miss = 21126, Miss_rate = 0.598, Pending_hits = 2149, Reservation_fails = 11348
	L1D_cache_core[1]: Access = 35180, Miss = 21173, Miss_rate = 0.602, Pending_hits = 2381, Reservation_fails = 10794
	L1D_cache_core[2]: Access = 35501, Miss = 21289, Miss_rate = 0.600, Pending_hits = 2275, Reservation_fails = 10477
	L1D_cache_core[3]: Access = 35196, Miss = 21366, Miss_rate = 0.607, Pending_hits = 2390, Reservation_fails = 11827
	L1D_cache_core[4]: Access = 35708, Miss = 21705, Miss_rate = 0.608, Pending_hits = 2295, Reservation_fails = 11426
	L1D_cache_core[5]: Access = 35465, Miss = 21014, Miss_rate = 0.593, Pending_hits = 2413, Reservation_fails = 12667
	L1D_cache_core[6]: Access = 35993, Miss = 21589, Miss_rate = 0.600, Pending_hits = 2291, Reservation_fails = 9828
	L1D_cache_core[7]: Access = 35658, Miss = 21465, Miss_rate = 0.602, Pending_hits = 2278, Reservation_fails = 10629
	L1D_cache_core[8]: Access = 35689, Miss = 21394, Miss_rate = 0.599, Pending_hits = 2369, Reservation_fails = 9249
	L1D_cache_core[9]: Access = 35512, Miss = 21392, Miss_rate = 0.602, Pending_hits = 2313, Reservation_fails = 12372
	L1D_cache_core[10]: Access = 35655, Miss = 21235, Miss_rate = 0.596, Pending_hits = 2270, Reservation_fails = 10294
	L1D_cache_core[11]: Access = 35978, Miss = 21550, Miss_rate = 0.599, Pending_hits = 2288, Reservation_fails = 10358
	L1D_cache_core[12]: Access = 35628, Miss = 21177, Miss_rate = 0.594, Pending_hits = 2404, Reservation_fails = 9231
	L1D_cache_core[13]: Access = 35501, Miss = 21211, Miss_rate = 0.597, Pending_hits = 2314, Reservation_fails = 11619
	L1D_cache_core[14]: Access = 35086, Miss = 21158, Miss_rate = 0.603, Pending_hits = 2562, Reservation_fails = 10462
	L1D_total_cache_accesses = 533090
	L1D_total_cache_misses = 319844
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 34992
	L1D_total_cache_reservation_fails = 162581
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 193530
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 311989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3149136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45284
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27134
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136802
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3194420

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 148125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14345
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27134
ctas_completed 8264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30321, 17187, 9951, 9951, 9951, 9951, 9951, 9951, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 
gpgpu_n_tot_thrd_icount = 202119936
gpgpu_n_tot_w_icount = 6316248
gpgpu_n_stall_shd_mem = 345178
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311989
gpgpu_n_mem_write_global = 136802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340608
gpgpu_n_store_insn = 2188832
gpgpu_n_shmem_insn = 71166944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1273995	W0_Idle:7306908	W0_Scoreboard:6868271	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3209586	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2495912 {8:311989,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9849744 {72:136802,}
traffic_breakdown_coretomem[INST_ACC_R] = 120576 {8:15072,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49918240 {40:1247956,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2188832 {8:273604,}
traffic_breakdown_memtocore[INST_ACC_R] = 2411520 {40:60288,}
maxmflatency = 953 
max_icnt2mem_latency = 891 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	49599 	859269 	534043 	78679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14107 	733 	175 	394464 	22690 	20615 	7819 	3275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140148 	184075 	190276 	253170 	572530 	181180 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	49 	849 	269 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6501      4461      6142      4911      4792      4104      5095      4296      4544      3509      4842      4784      4588      3957      5359      4731
dram[1]:       4417      3067      4467      3501      4191      2784      4689      3085      3630      2696      4258      3351      3900      3148      4309      3909
dram[2]:       4550      6305      4974      6476      4313      4671      4363      5273      3683      4494      4391      5204      4229      4654      4845      5756
dram[3]:       3060      4267      3321      4647      2818      4199      3072      5094      2717      3661      3240      4362      3083      3860      3769      4433
dram[4]:       5963      4513      6059      5184      4858      4178      5049      4512      4525      3641      4694      5088      4485      4227      5181      5047
dram[5]:       4261      3048      4443      3485      3999      2829      4523      3186      3607      2715      4117      3421      3786      3187      4287      4062
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       719       747       718       746       583       802       687       808       899       899       681       862       739       865       781
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        593       784       614       788       636       784       635       818       909       811       752       850       819       846       813       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       791       675       788       744       623       825       676       836       836       866       762       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3233053 n_nop=3178404 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.0309
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3215492i bk1: 2748a 3211437i bk2: 1830a 3218390i bk3: 2280a 3215368i bk4: 2232a 3213893i bk5: 2792a 3210208i bk6: 2066a 3215130i bk7: 2620a 3212887i bk8: 2268a 3211658i bk9: 3072a 3208357i bk10: 1696a 3218423i bk11: 2224a 3214531i bk12: 1608a 3218687i bk13: 2224a 3215028i bk14: 1450a 3222052i bk15: 1952a 3219278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030898 
total_CMD = 3233053 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3020665 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3233053 
n_nop = 3178404 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001465 
CoL_Bus_Util = 0.015449 
Either_Row_CoL_Bus_Util = 0.016903 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000659 
queue_avg = 0.192105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192105
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3233053 n_nop=3173002 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03454
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3212798i bk1: 2840a 3210843i bk2: 2138a 3216228i bk3: 2296a 3215806i bk4: 2598a 3210643i bk5: 2848a 3209995i bk6: 2500a 3212486i bk7: 2644a 3211991i bk8: 2994a 3206387i bk9: 3128a 3206548i bk10: 2188a 3213943i bk11: 2232a 3214148i bk12: 1976a 3215240i bk13: 2264a 3214104i bk14: 1786a 3219489i bk15: 1952a 3218713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.034541 
total_CMD = 3233053 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3004385 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3233053 
n_nop = 3173002 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001312 
CoL_Bus_Util = 0.017270 
Either_Row_CoL_Bus_Util = 0.018574 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000450 
queue_avg = 0.217150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3233053 n_nop=3178330 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.03093
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3211959i bk1: 2136a 3215666i bk2: 2296a 3215339i bk3: 1812a 3218435i bk4: 2808a 3209874i bk5: 2222a 3213581i bk6: 2640a 3212103i bk7: 2040a 3214942i bk8: 3082a 3207997i bk9: 2266a 3211795i bk10: 2308a 3214366i bk11: 1608a 3218243i bk12: 2228a 3215091i bk13: 1602a 3219390i bk14: 1984a 3219107i bk15: 1416a 3222406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030927 
total_CMD = 3233053 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3020240 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3233053 
n_nop = 3178330 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001476 
CoL_Bus_Util = 0.015464 
Either_Row_CoL_Bus_Util = 0.016926 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000804 
queue_avg = 0.188249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188249
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3233053 n_nop=3173042 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03456
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3211307i bk1: 2488a 3213297i bk2: 2320a 3215354i bk3: 2114a 3216063i bk4: 2852a 3209196i bk5: 2616a 3210660i bk6: 2668a 3211432i bk7: 2472a 3213018i bk8: 3128a 3206665i bk9: 3006a 3206271i bk10: 2320a 3214600i bk11: 2100a 3214259i bk12: 2264a 3214371i bk13: 1980a 3216083i bk14: 1984a 3218785i bk15: 1754a 3219545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.034564 
total_CMD = 3233053 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3004658 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3233053 
n_nop = 3173042 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001287 
CoL_Bus_Util = 0.017282 
Either_Row_CoL_Bus_Util = 0.018562 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000367 
queue_avg = 0.211296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211296
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3233053 n_nop=3178705 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.03078
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3215852i bk1: 2718a 3212076i bk2: 1844a 3217966i bk3: 2272a 3214638i bk4: 2204a 3214357i bk5: 2800a 3209233i bk6: 2054a 3216177i bk7: 2612a 3212094i bk8: 2236a 3212076i bk9: 3078a 3207678i bk10: 1668a 3218561i bk11: 2220a 3215144i bk12: 1596a 3218447i bk13: 2224a 3214826i bk14: 1450a 3222105i bk15: 1952a 3219603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.030777 
total_CMD = 3233053 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3022962 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3233053 
n_nop = 3178705 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001433 
CoL_Bus_Util = 0.015389 
Either_Row_CoL_Bus_Util = 0.016810 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000662 
queue_avg = 0.188704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3233053 n_nop=3173584 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.03427
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3213113i bk1: 2728a 3211496i bk2: 2132a 3216793i bk3: 2296a 3215535i bk4: 2590a 3211037i bk5: 2820a 3209900i bk6: 2500a 3213209i bk7: 2648a 3211743i bk8: 2972a 3206976i bk9: 3104a 3206958i bk10: 2098a 3214783i bk11: 2232a 3214442i bk12: 1970a 3216008i bk13: 2240a 3214244i bk14: 1782a 3219828i bk15: 1952a 3218869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034271 
total_CMD = 3233053 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3005938 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3233053 
n_nop = 3173584 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001269 
CoL_Bus_Util = 0.017136 
Either_Row_CoL_Bus_Util = 0.018394 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000589 
queue_avg = 0.208526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119916, Miss = 16142, Miss_rate = 0.135, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 147018, Miss = 19928, Miss_rate = 0.136, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 132678, Miss = 18980, Miss_rate = 0.143, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 128908, Miss = 20204, Miss_rate = 0.157, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 146052, Miss = 20128, Miss_rate = 0.138, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 120128, Miss = 15958, Miss_rate = 0.133, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 127820, Miss = 20376, Miss_rate = 0.159, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 133694, Miss = 18832, Miss_rate = 0.141, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 118662, Miss = 16038, Miss_rate = 0.135, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 146490, Miss = 19884, Miss_rate = 0.136, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 132976, Miss = 18846, Miss_rate = 0.142, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 127536, Miss = 20020, Miss_rate = 0.157, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1581878
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1424
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 950664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48892
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1247956
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 273604
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1581878
icnt_total_pkts_simt_to_mem=600680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.6031
	minimum = 5
	maximum = 764
Network latency average = 56.3342
	minimum = 5
	maximum = 764
Slowest packet = 1953622
Flit latency average = 53.4079
	minimum = 5
	maximum = 764
Slowest flit = 2084024
Fragmentation average = 0.01208
	minimum = 0
	maximum = 272
Injected packet rate average = 0.208615
	minimum = 0.0789307 (at node 9)
	maximum = 0.571066 (at node 24)
Accepted packet rate average = 0.208615
	minimum = 0.0666014 (at node 17)
	maximum = 0.31411 (at node 6)
Injected flit rate average = 0.222271
	minimum = 0.101976 (at node 9)
	maximum = 0.571066 (at node 24)
Accepted flit rate average= 0.222271
	minimum = 0.09126 (at node 17)
	maximum = 0.31411 (at node 6)
Injected packet length average = 1.06546
Accepted packet length average = 1.06546
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5186 (36 samples)
	minimum = 5 (36 samples)
	maximum = 238.417 (36 samples)
Network latency average = 21.2008 (36 samples)
	minimum = 5 (36 samples)
	maximum = 236.083 (36 samples)
Flit latency average = 20.3387 (36 samples)
	minimum = 5 (36 samples)
	maximum = 235.444 (36 samples)
Fragmentation average = 0.00260199 (36 samples)
	minimum = 0 (36 samples)
	maximum = 75.75 (36 samples)
Injected packet rate average = 0.0775816 (36 samples)
	minimum = 0.0295295 (36 samples)
	maximum = 0.20663 (36 samples)
Accepted packet rate average = 0.0775816 (36 samples)
	minimum = 0.0264063 (36 samples)
	maximum = 0.11593 (36 samples)
Injected flit rate average = 0.0827599 (36 samples)
	minimum = 0.0384105 (36 samples)
	maximum = 0.206806 (36 samples)
Accepted flit rate average = 0.0827599 (36 samples)
	minimum = 0.0357772 (36 samples)
	maximum = 0.11593 (36 samples)
Injected packet size average = 1.06675 (36 samples)
Accepted packet size average = 1.06675 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 16 sec (436 sec)
gpgpu_simulation_rate = 448254 (inst/sec)
gpgpu_simulation_rate = 2407 (cycle/sec)
gpgpu_silicon_slowdown = 124636x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1076122
gpu_tot_sim_insn = 195458888
gpu_tot_ipc =     181.6326
gpu_tot_issued_cta = 8265
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.8470% 
max_total_param_size = 0
gpu_stall_dramfull = 679979
gpu_stall_icnt2sh    = 288404
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4311
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7600
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      14.1131 GB/Sec
gpu_total_sim_rate=445236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3196092
	L1I_total_cache_misses = 45296
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27134
L1D_cache:
	L1D_cache_core[0]: Access = 35340, Miss = 21126, Miss_rate = 0.598, Pending_hits = 2149, Reservation_fails = 11348
	L1D_cache_core[1]: Access = 35180, Miss = 21173, Miss_rate = 0.602, Pending_hits = 2381, Reservation_fails = 10794
	L1D_cache_core[2]: Access = 35501, Miss = 21289, Miss_rate = 0.600, Pending_hits = 2275, Reservation_fails = 10477
	L1D_cache_core[3]: Access = 35196, Miss = 21366, Miss_rate = 0.607, Pending_hits = 2390, Reservation_fails = 11827
	L1D_cache_core[4]: Access = 35708, Miss = 21705, Miss_rate = 0.608, Pending_hits = 2295, Reservation_fails = 11426
	L1D_cache_core[5]: Access = 35465, Miss = 21014, Miss_rate = 0.593, Pending_hits = 2413, Reservation_fails = 12667
	L1D_cache_core[6]: Access = 35993, Miss = 21589, Miss_rate = 0.600, Pending_hits = 2291, Reservation_fails = 9828
	L1D_cache_core[7]: Access = 35658, Miss = 21465, Miss_rate = 0.602, Pending_hits = 2278, Reservation_fails = 10629
	L1D_cache_core[8]: Access = 35689, Miss = 21394, Miss_rate = 0.599, Pending_hits = 2369, Reservation_fails = 9249
	L1D_cache_core[9]: Access = 35512, Miss = 21392, Miss_rate = 0.602, Pending_hits = 2313, Reservation_fails = 12372
	L1D_cache_core[10]: Access = 35655, Miss = 21235, Miss_rate = 0.596, Pending_hits = 2270, Reservation_fails = 10294
	L1D_cache_core[11]: Access = 35978, Miss = 21550, Miss_rate = 0.599, Pending_hits = 2288, Reservation_fails = 10358
	L1D_cache_core[12]: Access = 35628, Miss = 21177, Miss_rate = 0.594, Pending_hits = 2404, Reservation_fails = 9231
	L1D_cache_core[13]: Access = 35501, Miss = 21211, Miss_rate = 0.597, Pending_hits = 2314, Reservation_fails = 11619
	L1D_cache_core[14]: Access = 35117, Miss = 21174, Miss_rate = 0.603, Pending_hits = 2562, Reservation_fails = 10462
	L1D_total_cache_accesses = 533121
	L1D_total_cache_misses = 319860
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 34992
	L1D_total_cache_reservation_fails = 162581
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 193536
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 312005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3150796
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45296
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27134
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136817
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3196092

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 148125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14345
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27134
ctas_completed 8265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30321, 17187, 9951, 9951, 9951, 9951, 9951, 9951, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 
gpgpu_n_tot_thrd_icount = 202214304
gpgpu_n_tot_w_icount = 6319197
gpgpu_n_stall_shd_mem = 345682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312005
gpgpu_n_mem_write_global = 136817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340864
gpgpu_n_store_insn = 2189072
gpgpu_n_shmem_insn = 71171640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75096
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1273995	W0_Idle:7337015	W0_Scoreboard:6888011	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:364817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3212535	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2496040 {8:312005,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9850824 {72:136817,}
traffic_breakdown_coretomem[INST_ACC_R] = 120672 {8:15084,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49920800 {40:1248020,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2189072 {8:273634,}
traffic_breakdown_memtocore[INST_ACC_R] = 2413440 {40:60336,}
maxmflatency = 953 
max_icnt2mem_latency = 891 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	49630 	859332 	534043 	78679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14119 	733 	175 	394495 	22690 	20615 	7819 	3275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140242 	184075 	190276 	253170 	572530 	181180 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	49 	859 	269 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6501      4461      6142      4911      4792      4104      5095      4296      4544      3509      4842      4784      4588      3957      5359      4731
dram[1]:       4417      3071      4467      3501      4191      2784      4689      3085      3630      2696      4258      3351      3900      3148      4309      3909
dram[2]:       4550      6305      4974      6476      4313      4671      4363      5273      3683      4494      4391      5204      4229      4654      4845      5756
dram[3]:       3064      4267      3321      4647      2818      4199      3072      5094      2717      3661      3240      4362      3083      3860      3769      4433
dram[4]:       5963      4513      6059      5184      4858      4178      5049      4512      4525      3641      4694      5088      4485      4227      5181      5047
dram[5]:       4261      3052      4443      3485      3999      2829      4523      3186      3607      2715      4117      3421      3786      3187      4287      4062
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       719       747       718       746       583       802       687       808       899       899       681       862       739       865       781
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        593       784       614       788       636       784       635       818       909       811       752       850       819       846       813       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       791       675       788       744       623       825       676       836       836       866       762       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3314359 n_nop=3259710 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.03014
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3296798i bk1: 2748a 3292743i bk2: 1830a 3299696i bk3: 2280a 3296674i bk4: 2232a 3295199i bk5: 2792a 3291514i bk6: 2066a 3296436i bk7: 2620a 3294193i bk8: 2268a 3292964i bk9: 3072a 3289663i bk10: 1696a 3299729i bk11: 2224a 3295837i bk12: 1608a 3299993i bk13: 2224a 3296334i bk14: 1450a 3303358i bk15: 1952a 3300584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030140 
total_CMD = 3314359 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3101971 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3314359 
n_nop = 3259710 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001430 
CoL_Bus_Util = 0.015070 
Either_Row_CoL_Bus_Util = 0.016489 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000659 
queue_avg = 0.187392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3314359 n_nop=3254308 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03369
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3294104i bk1: 2840a 3292149i bk2: 2138a 3297534i bk3: 2296a 3297112i bk4: 2598a 3291949i bk5: 2848a 3291301i bk6: 2500a 3293792i bk7: 2644a 3293297i bk8: 2994a 3287693i bk9: 3128a 3287854i bk10: 2188a 3295249i bk11: 2232a 3295454i bk12: 1976a 3296546i bk13: 2264a 3295410i bk14: 1786a 3300795i bk15: 1952a 3300019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.033693 
total_CMD = 3314359 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3085691 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3314359 
n_nop = 3254308 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001280 
CoL_Bus_Util = 0.016847 
Either_Row_CoL_Bus_Util = 0.018118 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000450 
queue_avg = 0.211823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3314359 n_nop=3259636 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.03017
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3293265i bk1: 2136a 3296972i bk2: 2296a 3296645i bk3: 1812a 3299741i bk4: 2808a 3291180i bk5: 2222a 3294887i bk6: 2640a 3293409i bk7: 2040a 3296248i bk8: 3082a 3289303i bk9: 2266a 3293101i bk10: 2308a 3295672i bk11: 1608a 3299549i bk12: 2228a 3296397i bk13: 1602a 3300696i bk14: 1984a 3300413i bk15: 1416a 3303712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030169 
total_CMD = 3314359 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3101546 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3314359 
n_nop = 3259636 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001440 
CoL_Bus_Util = 0.015084 
Either_Row_CoL_Bus_Util = 0.016511 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000804 
queue_avg = 0.183631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3314359 n_nop=3254348 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03372
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3292613i bk1: 2488a 3294603i bk2: 2320a 3296660i bk3: 2114a 3297369i bk4: 2852a 3290502i bk5: 2616a 3291966i bk6: 2668a 3292738i bk7: 2472a 3294324i bk8: 3128a 3287971i bk9: 3006a 3287577i bk10: 2320a 3295906i bk11: 2100a 3295565i bk12: 2264a 3295677i bk13: 1980a 3297389i bk14: 1984a 3300091i bk15: 1754a 3300851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.033716 
total_CMD = 3314359 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3085964 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3314359 
n_nop = 3254348 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.016858 
Either_Row_CoL_Bus_Util = 0.018106 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000367 
queue_avg = 0.206113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206113
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3314359 n_nop=3260011 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.03002
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3297158i bk1: 2718a 3293382i bk2: 1844a 3299272i bk3: 2272a 3295944i bk4: 2204a 3295663i bk5: 2800a 3290539i bk6: 2054a 3297483i bk7: 2612a 3293400i bk8: 2236a 3293382i bk9: 3078a 3288984i bk10: 1668a 3299867i bk11: 2220a 3296450i bk12: 1596a 3299753i bk13: 2224a 3296132i bk14: 1450a 3303411i bk15: 1952a 3300909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.030022 
total_CMD = 3314359 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3104268 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3314359 
n_nop = 3260011 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001398 
CoL_Bus_Util = 0.015011 
Either_Row_CoL_Bus_Util = 0.016398 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000662 
queue_avg = 0.184075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3314359 n_nop=3254890 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.03343
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3294419i bk1: 2728a 3292802i bk2: 2132a 3298099i bk3: 2296a 3296841i bk4: 2590a 3292343i bk5: 2820a 3291206i bk6: 2500a 3294515i bk7: 2648a 3293049i bk8: 2972a 3288282i bk9: 3104a 3288264i bk10: 2098a 3296089i bk11: 2232a 3295748i bk12: 1970a 3297314i bk13: 2240a 3295550i bk14: 1782a 3301134i bk15: 1952a 3300175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033430 
total_CMD = 3314359 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3087244 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3314359 
n_nop = 3254890 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001238 
CoL_Bus_Util = 0.016715 
Either_Row_CoL_Bus_Util = 0.017943 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000589 
queue_avg = 0.203411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203411

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119924, Miss = 16142, Miss_rate = 0.135, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 147018, Miss = 19928, Miss_rate = 0.136, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 132686, Miss = 18980, Miss_rate = 0.143, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 128938, Miss = 20204, Miss_rate = 0.157, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 146060, Miss = 20128, Miss_rate = 0.138, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 120128, Miss = 15958, Miss_rate = 0.133, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 127862, Miss = 20376, Miss_rate = 0.159, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 133694, Miss = 18832, Miss_rate = 0.141, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 118670, Miss = 16038, Miss_rate = 0.135, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 146490, Miss = 19884, Miss_rate = 0.136, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 132984, Miss = 18846, Miss_rate = 0.142, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 127566, Miss = 20020, Miss_rate = 0.157, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1582020
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1424
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 950728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48940
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1248020
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 273634
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1582020
icnt_total_pkts_simt_to_mem=600738
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2045892
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2182558
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 14)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 14)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 14)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0533 (37 samples)
	minimum = 5 (37 samples)
	maximum = 232.297 (37 samples)
Network latency average = 20.7652 (37 samples)
	minimum = 5 (37 samples)
	maximum = 229.865 (37 samples)
Flit latency average = 19.9242 (37 samples)
	minimum = 5 (37 samples)
	maximum = 229.216 (37 samples)
Fragmentation average = 0.00253167 (37 samples)
	minimum = 0 (37 samples)
	maximum = 73.7027 (37 samples)
Injected packet rate average = 0.0754919 (37 samples)
	minimum = 0.0287314 (37 samples)
	maximum = 0.20109 (37 samples)
Accepted packet rate average = 0.0754919 (37 samples)
	minimum = 0.0256927 (37 samples)
	maximum = 0.112942 (37 samples)
Injected flit rate average = 0.0805308 (37 samples)
	minimum = 0.0373724 (37 samples)
	maximum = 0.201276 (37 samples)
Accepted flit rate average = 0.0805308 (37 samples)
	minimum = 0.0348103 (37 samples)
	maximum = 0.112942 (37 samples)
Injected packet size average = 1.06675 (37 samples)
Accepted packet size average = 1.06675 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 19 sec (439 sec)
gpgpu_simulation_rate = 445236 (inst/sec)
gpgpu_simulation_rate = 2451 (cycle/sec)
gpgpu_silicon_slowdown = 122399x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (19,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 25646
gpu_sim_insn = 373920
gpu_ipc =      14.5801
gpu_tot_sim_cycle = 1101768
gpu_tot_sim_insn = 195832808
gpu_tot_ipc =     177.7441
gpu_tot_issued_cta = 8284
gpu_occupancy = 2.6345% 
gpu_tot_occupancy = 34.7311% 
max_total_param_size = 0
gpu_stall_dramfull = 679979
gpu_stall_icnt2sh    = 288404
partiton_level_parallism =       0.1010
partiton_level_parallism_total  =       0.4234
partiton_level_parallism_util =       1.0694
partiton_level_parallism_util_total  =       1.7537
L2_BW  =       3.4371 GB/Sec
L2_BW_total  =      13.8646 GB/Sec
gpu_total_sim_rate=442060

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3207682
	L1I_total_cache_misses = 46768
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27134
L1D_cache:
	L1D_cache_core[0]: Access = 35498, Miss = 21190, Miss_rate = 0.597, Pending_hits = 2157, Reservation_fails = 11348
	L1D_cache_core[1]: Access = 35338, Miss = 21261, Miss_rate = 0.602, Pending_hits = 2397, Reservation_fails = 10794
	L1D_cache_core[2]: Access = 35659, Miss = 21377, Miss_rate = 0.599, Pending_hits = 2291, Reservation_fails = 10477
	L1D_cache_core[3]: Access = 35354, Miss = 21446, Miss_rate = 0.607, Pending_hits = 2406, Reservation_fails = 11827
	L1D_cache_core[4]: Access = 35787, Miss = 21753, Miss_rate = 0.608, Pending_hits = 2295, Reservation_fails = 11426
	L1D_cache_core[5]: Access = 35544, Miss = 21062, Miss_rate = 0.593, Pending_hits = 2413, Reservation_fails = 12667
	L1D_cache_core[6]: Access = 36072, Miss = 21637, Miss_rate = 0.600, Pending_hits = 2291, Reservation_fails = 9828
	L1D_cache_core[7]: Access = 35737, Miss = 21513, Miss_rate = 0.602, Pending_hits = 2278, Reservation_fails = 10629
	L1D_cache_core[8]: Access = 35768, Miss = 21442, Miss_rate = 0.599, Pending_hits = 2369, Reservation_fails = 9249
	L1D_cache_core[9]: Access = 35591, Miss = 21440, Miss_rate = 0.602, Pending_hits = 2313, Reservation_fails = 12372
	L1D_cache_core[10]: Access = 35734, Miss = 21283, Miss_rate = 0.596, Pending_hits = 2270, Reservation_fails = 10294
	L1D_cache_core[11]: Access = 36057, Miss = 21598, Miss_rate = 0.599, Pending_hits = 2288, Reservation_fails = 10358
	L1D_cache_core[12]: Access = 35707, Miss = 21225, Miss_rate = 0.594, Pending_hits = 2404, Reservation_fails = 9231
	L1D_cache_core[13]: Access = 35580, Miss = 21259, Miss_rate = 0.597, Pending_hits = 2314, Reservation_fails = 11619
	L1D_cache_core[14]: Access = 35196, Miss = 21222, Miss_rate = 0.603, Pending_hits = 2562, Reservation_fails = 10462
	L1D_total_cache_accesses = 534622
	L1D_total_cache_misses = 320708
	L1D_total_cache_miss_rate = 0.5999
	L1D_total_cache_pending_hits = 35048
	L1D_total_cache_reservation_fails = 162581
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193707
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 312837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193617
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3160914
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 46768
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27134
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 397216
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 137406
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3207682

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 148125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14345
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27134
ctas_completed 8284, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31527, 18393, 9951, 9951, 9951, 9951, 9951, 9951, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 
gpgpu_n_tot_thrd_icount = 202947552
gpgpu_n_tot_w_icount = 6342111
gpgpu_n_stall_shd_mem = 349938
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312837
gpgpu_n_mem_write_global = 137406
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6355456
gpgpu_n_store_insn = 2198496
gpgpu_n_shmem_insn = 71292632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6166176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1277128	W0_Idle:7833732	W0_Scoreboard:7123789	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920599
single_issue_nums: WS0:3230625	WS1:3111486	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2502696 {8:312837,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9893232 {72:137406,}
traffic_breakdown_coretomem[INST_ACC_R] = 130024 {8:16253,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50053920 {40:1251348,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2198496 {8:274812,}
traffic_breakdown_memtocore[INST_ACC_R] = 2600480 {40:65012,}
maxmflatency = 953 
max_icnt2mem_latency = 891 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 258 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	50891 	862577 	534043 	78679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15245 	771 	180 	395916 	22690 	20615 	7819 	3275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	144308 	184499 	190292 	253170 	572530 	181180 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	57 	882 	269 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6522      4478      6142      4911      4792      4104      5095      4296      4544      3509      4842      4784      4588      3957      5359      4731
dram[1]:       4433      3137      4467      3513      4191      2793      4689      3095      3630      2705      4258      3359      3900      3154      4309      3916
dram[2]:       4565      6326      4974      6476      4313      4671      4363      5273      3683      4494      4391      5204      4229      4654      4845      5756
dram[3]:       3135      4282      3333      4647      2827      4199      3082      5094      2726      3661      3248      4362      3089      3860      3776      4433
dram[4]:       5987      4527      6059      5184      4858      4178      5049      4512      4525      3641      4694      5088      4485      4227      5181      5047
dram[5]:       4279      3117      4443      3497      3999      2839      4523      3196      3607      2723      4117      3430      3786      3193      4287      4070
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       719       747       718       746       583       802       687       808       899       899       681       862       739       865       781
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        593       784       614       788       636       784       635       818       909       811       752       850       819       846       813       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       791       675       788       744       623       825       676       836       836       866       762       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393346 n_nop=3338697 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02944
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3375785i bk1: 2748a 3371730i bk2: 1830a 3378683i bk3: 2280a 3375661i bk4: 2232a 3374186i bk5: 2792a 3370501i bk6: 2066a 3375423i bk7: 2620a 3373180i bk8: 2268a 3371951i bk9: 3072a 3368650i bk10: 1696a 3378716i bk11: 2224a 3374824i bk12: 1608a 3378980i bk13: 2224a 3375321i bk14: 1450a 3382345i bk15: 1952a 3379571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029438 
total_CMD = 3393346 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3180958 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3393346 
n_nop = 3338697 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001396 
CoL_Bus_Util = 0.014719 
Either_Row_CoL_Bus_Util = 0.016105 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000659 
queue_avg = 0.183030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18303
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393346 n_nop=3333295 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03291
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3373091i bk1: 2840a 3371136i bk2: 2138a 3376521i bk3: 2296a 3376099i bk4: 2598a 3370936i bk5: 2848a 3370288i bk6: 2500a 3372779i bk7: 2644a 3372284i bk8: 2994a 3366680i bk9: 3128a 3366841i bk10: 2188a 3374236i bk11: 2232a 3374441i bk12: 1976a 3375533i bk13: 2264a 3374397i bk14: 1786a 3379782i bk15: 1952a 3379006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.032909 
total_CMD = 3393346 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3164678 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3393346 
n_nop = 3333295 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001250 
CoL_Bus_Util = 0.016455 
Either_Row_CoL_Bus_Util = 0.017697 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000450 
queue_avg = 0.206893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206893
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393346 n_nop=3338623 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02947
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3372252i bk1: 2136a 3375959i bk2: 2296a 3375632i bk3: 1812a 3378728i bk4: 2808a 3370167i bk5: 2222a 3373874i bk6: 2640a 3372396i bk7: 2040a 3375235i bk8: 3082a 3368290i bk9: 2266a 3372088i bk10: 2308a 3374659i bk11: 1608a 3378536i bk12: 2228a 3375384i bk13: 1602a 3379683i bk14: 1984a 3379400i bk15: 1416a 3382699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029466 
total_CMD = 3393346 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3180533 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3393346 
n_nop = 3338623 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001406 
CoL_Bus_Util = 0.014733 
Either_Row_CoL_Bus_Util = 0.016127 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000804 
queue_avg = 0.179356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393346 n_nop=3333335 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03293
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3371600i bk1: 2488a 3373590i bk2: 2320a 3375647i bk3: 2114a 3376356i bk4: 2852a 3369489i bk5: 2616a 3370953i bk6: 2668a 3371725i bk7: 2472a 3373311i bk8: 3128a 3366958i bk9: 3006a 3366564i bk10: 2320a 3374893i bk11: 2100a 3374552i bk12: 2264a 3374664i bk13: 1980a 3376376i bk14: 1984a 3379078i bk15: 1754a 3379838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.032931 
total_CMD = 3393346 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3164951 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3393346 
n_nop = 3333335 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001226 
CoL_Bus_Util = 0.016465 
Either_Row_CoL_Bus_Util = 0.017685 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.201315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393346 n_nop=3338998 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02932
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3376145i bk1: 2718a 3372369i bk2: 1844a 3378259i bk3: 2272a 3374931i bk4: 2204a 3374650i bk5: 2800a 3369526i bk6: 2054a 3376470i bk7: 2612a 3372387i bk8: 2236a 3372369i bk9: 3078a 3367971i bk10: 1668a 3378854i bk11: 2220a 3375437i bk12: 1596a 3378740i bk13: 2224a 3375119i bk14: 1450a 3382398i bk15: 1952a 3379896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.029323 
total_CMD = 3393346 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3183255 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3393346 
n_nop = 3338998 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001365 
CoL_Bus_Util = 0.014662 
Either_Row_CoL_Bus_Util = 0.016016 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000662 
queue_avg = 0.179790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.17979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3393346 n_nop=3333877 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.03265
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3373406i bk1: 2728a 3371789i bk2: 2132a 3377086i bk3: 2296a 3375828i bk4: 2590a 3371330i bk5: 2820a 3370193i bk6: 2500a 3373502i bk7: 2648a 3372036i bk8: 2972a 3367269i bk9: 3104a 3367251i bk10: 2098a 3375076i bk11: 2232a 3374735i bk12: 1970a 3376301i bk13: 2240a 3374537i bk14: 1782a 3380121i bk15: 1952a 3379162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032652 
total_CMD = 3393346 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3166231 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3393346 
n_nop = 3333877 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001209 
CoL_Bus_Util = 0.016326 
Either_Row_CoL_Bus_Util = 0.017525 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000589 
queue_avg = 0.198676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198676

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120464, Miss = 16142, Miss_rate = 0.134, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 147634, Miss = 19928, Miss_rate = 0.135, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 133166, Miss = 18980, Miss_rate = 0.143, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 130530, Miss = 20204, Miss_rate = 0.155, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 146540, Miss = 20128, Miss_rate = 0.137, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 120608, Miss = 15958, Miss_rate = 0.132, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 129386, Miss = 20376, Miss_rate = 0.157, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 134174, Miss = 18832, Miss_rate = 0.140, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 119166, Miss = 16038, Miss_rate = 0.135, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 146970, Miss = 19884, Miss_rate = 0.135, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 133536, Miss = 18846, Miss_rate = 0.141, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 129028, Miss = 20020, Miss_rate = 0.155, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1591202
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1416
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 954056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 271266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53616
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1251348
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 274812
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65012
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1591202
icnt_total_pkts_simt_to_mem=603917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.20302
	minimum = 5
	maximum = 18
Network latency average = 5.19657
	minimum = 5
	maximum = 18
Slowest packet = 2045954
Flit latency average = 5.15792
	minimum = 5
	maximum = 18
Slowest flit = 2182771
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0170007
	minimum = 0.00608282 (at node 14)
	maximum = 0.062076 (at node 18)
Accepted packet rate average = 0.0170007
	minimum = 0.00506902 (at node 17)
	maximum = 0.0294783 (at node 1)
Injected flit rate average = 0.0178513
	minimum = 0.00729159 (at node 14)
	maximum = 0.062076 (at node 18)
Accepted flit rate average= 0.0178513
	minimum = 0.00584887 (at node 17)
	maximum = 0.0294783 (at node 1)
Injected packet length average = 1.05003
Accepted packet length average = 1.05003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6099 (38 samples)
	minimum = 5 (38 samples)
	maximum = 226.658 (38 samples)
Network latency average = 20.3555 (38 samples)
	minimum = 5 (38 samples)
	maximum = 224.289 (38 samples)
Flit latency average = 19.5356 (38 samples)
	minimum = 5 (38 samples)
	maximum = 223.658 (38 samples)
Fragmentation average = 0.00246505 (38 samples)
	minimum = 0 (38 samples)
	maximum = 71.7632 (38 samples)
Injected packet rate average = 0.0739526 (38 samples)
	minimum = 0.0281354 (38 samples)
	maximum = 0.197432 (38 samples)
Accepted packet rate average = 0.0739526 (38 samples)
	minimum = 0.0251499 (38 samples)
	maximum = 0.110745 (38 samples)
Injected flit rate average = 0.0788813 (38 samples)
	minimum = 0.0365808 (38 samples)
	maximum = 0.197613 (38 samples)
Accepted flit rate average = 0.0788813 (38 samples)
	minimum = 0.0340481 (38 samples)
	maximum = 0.110745 (38 samples)
Injected packet size average = 1.06665 (38 samples)
Accepted packet size average = 1.06665 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 23 sec (443 sec)
gpgpu_simulation_rate = 442060 (inst/sec)
gpgpu_simulation_rate = 2487 (cycle/sec)
gpgpu_silicon_slowdown = 120627x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (19,19,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 17621
gpu_sim_insn = 8594688
gpu_ipc =     487.7526
gpu_tot_sim_cycle = 1119389
gpu_tot_sim_insn = 204427496
gpu_tot_ipc =     182.6242
gpu_tot_issued_cta = 8645
gpu_occupancy = 77.2865% 
gpu_tot_occupancy = 35.6840% 
max_total_param_size = 0
gpu_stall_dramfull = 765927
gpu_stall_icnt2sh    = 302977
partiton_level_parallism =       1.1300
partiton_level_parallism_total  =       0.4345
partiton_level_parallism_util =       1.7119
partiton_level_parallism_util_total  =       1.7520
L2_BW  =      37.0968 GB/Sec
L2_BW_total  =      14.2303 GB/Sec
gpu_total_sim_rate=445375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3343418
	L1I_total_cache_misses = 48311
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27299
L1D_cache:
	L1D_cache_core[0]: Access = 37034, Miss = 22149, Miss_rate = 0.598, Pending_hits = 2290, Reservation_fails = 12017
	L1D_cache_core[1]: Access = 37066, Miss = 22358, Miss_rate = 0.603, Pending_hits = 2480, Reservation_fails = 11733
	L1D_cache_core[2]: Access = 37259, Miss = 22381, Miss_rate = 0.601, Pending_hits = 2407, Reservation_fails = 11546
	L1D_cache_core[3]: Access = 36762, Miss = 22320, Miss_rate = 0.607, Pending_hits = 2537, Reservation_fails = 12474
	L1D_cache_core[4]: Access = 37451, Miss = 22805, Miss_rate = 0.609, Pending_hits = 2339, Reservation_fails = 13256
	L1D_cache_core[5]: Access = 37016, Miss = 21928, Miss_rate = 0.592, Pending_hits = 2580, Reservation_fails = 13490
	L1D_cache_core[6]: Access = 37672, Miss = 22702, Miss_rate = 0.603, Pending_hits = 2371, Reservation_fails = 11133
	L1D_cache_core[7]: Access = 37401, Miss = 22577, Miss_rate = 0.604, Pending_hits = 2385, Reservation_fails = 10906
	L1D_cache_core[8]: Access = 37304, Miss = 22376, Miss_rate = 0.600, Pending_hits = 2507, Reservation_fails = 10052
	L1D_cache_core[9]: Access = 36935, Miss = 22260, Miss_rate = 0.603, Pending_hits = 2434, Reservation_fails = 13904
	L1D_cache_core[10]: Access = 37270, Miss = 22211, Miss_rate = 0.596, Pending_hits = 2429, Reservation_fails = 10772
	L1D_cache_core[11]: Access = 37593, Miss = 22541, Miss_rate = 0.600, Pending_hits = 2403, Reservation_fails = 10691
	L1D_cache_core[12]: Access = 37371, Miss = 22284, Miss_rate = 0.596, Pending_hits = 2499, Reservation_fails = 9556
	L1D_cache_core[13]: Access = 36988, Miss = 22245, Miss_rate = 0.601, Pending_hits = 2397, Reservation_fails = 13197
	L1D_cache_core[14]: Access = 36604, Miss = 22111, Miss_rate = 0.604, Pending_hits = 2645, Reservation_fails = 11536
	L1D_total_cache_accesses = 557726
	L1D_total_cache_misses = 335248
	L1D_total_cache_miss_rate = 0.6011
	L1D_total_cache_pending_hits = 36703
	L1D_total_cache_reservation_fails = 176263
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 202371
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 176165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202281
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3295107
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48311
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27299
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 414544
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143182
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3343418

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 158396
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17716
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27299
ctas_completed 8645, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31992, 18858, 10416, 10416, 10416, 10416, 10416, 10416, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 211542240
gpgpu_n_tot_w_icount = 6610695
gpgpu_n_stall_shd_mem = 362406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326897
gpgpu_n_mem_write_global = 143182
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632704
gpgpu_n_store_insn = 2290912
gpgpu_n_shmem_insn = 74434776
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17230
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336210	W0_Idle:7840586	W0_Scoreboard:7306377	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3364917	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2615176 {8:326897,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10309104 {72:143182,}
traffic_breakdown_coretomem[INST_ACC_R] = 130624 {8:16328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52303520 {40:1307588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2290912 {8:286364,}
traffic_breakdown_memtocore[INST_ACC_R] = 2612480 {40:65312,}
maxmflatency = 953 
max_icnt2mem_latency = 1389 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 260 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	53567 	895582 	554217 	90616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15300 	788 	182 	407838 	24558 	23338 	10312 	4057 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148945 	193307 	198272 	261934 	603560 	187753 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	58 	889 	295 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6930      4834      6234      4968      4866      4155      5168      4351      4600      3547      4897      4822      4635      3984      5409      4764
dram[1]:       4757      4274      4542      4001      4258      3223      4744      3476      3669      3022      4296      3671      3930      3362      4344      4155
dram[2]:       4847      6728      5030      6572      4362      4744      4415      5349      3721      4549      4428      5258      4257      4700      4878      5807
dram[3]:       4683      4600      4002      4717      3419      4255      3636      5146      3172      3700      3688      4399      3399      3890      4161      4468
dram[4]:       6484      4810      6149      5240      4931      4225      5124      4568      4582      3679      4751      5121      4532      4255      5231      5080
dram[5]:       4686      4520      4519      4166      4070      3393      4579      3731      3646      3148      4158      3880      3816      3518      4323      4491
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       894       747       919       746       916       802       910       808       899       899       715       862       739       865       781
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       917       788       935       784       885       818       909       811       882       850       819       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       813       675       860       744       857       825       851       836       836       866       799       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3447616 n_nop=3392967 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02897
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3430055i bk1: 2748a 3426000i bk2: 1830a 3432953i bk3: 2280a 3429931i bk4: 2232a 3428456i bk5: 2792a 3424771i bk6: 2066a 3429693i bk7: 2620a 3427450i bk8: 2268a 3426221i bk9: 3072a 3422920i bk10: 1696a 3432986i bk11: 2224a 3429094i bk12: 1608a 3433250i bk13: 2224a 3429591i bk14: 1450a 3436615i bk15: 1952a 3433841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028975 
total_CMD = 3447616 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3235228 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3447616 
n_nop = 3392967 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.014487 
Either_Row_CoL_Bus_Util = 0.015851 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000659 
queue_avg = 0.180149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.180149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3447616 n_nop=3387565 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03239
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3427361i bk1: 2840a 3425406i bk2: 2138a 3430791i bk3: 2296a 3430369i bk4: 2598a 3425206i bk5: 2848a 3424558i bk6: 2500a 3427049i bk7: 2644a 3426554i bk8: 2994a 3420950i bk9: 3128a 3421111i bk10: 2188a 3428506i bk11: 2232a 3428711i bk12: 1976a 3429803i bk13: 2264a 3428667i bk14: 1786a 3434052i bk15: 1952a 3433276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.032391 
total_CMD = 3447616 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3218948 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3447616 
n_nop = 3387565 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.016196 
Either_Row_CoL_Bus_Util = 0.017418 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000450 
queue_avg = 0.203636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203636
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3447616 n_nop=3392893 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.029
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3426522i bk1: 2136a 3430229i bk2: 2296a 3429902i bk3: 1812a 3432998i bk4: 2808a 3424437i bk5: 2222a 3428144i bk6: 2640a 3426666i bk7: 2040a 3429505i bk8: 3082a 3422560i bk9: 2266a 3426358i bk10: 2308a 3428929i bk11: 1608a 3432806i bk12: 2228a 3429654i bk13: 1602a 3433953i bk14: 1984a 3433670i bk15: 1416a 3436969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029003 
total_CMD = 3447616 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3234803 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3447616 
n_nop = 3392893 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001384 
CoL_Bus_Util = 0.014501 
Either_Row_CoL_Bus_Util = 0.015873 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000804 
queue_avg = 0.176533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3447616 n_nop=3387605 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03241
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3425870i bk1: 2488a 3427860i bk2: 2320a 3429917i bk3: 2114a 3430626i bk4: 2852a 3423759i bk5: 2616a 3425223i bk6: 2668a 3425995i bk7: 2472a 3427581i bk8: 3128a 3421228i bk9: 3006a 3420834i bk10: 2320a 3429163i bk11: 2100a 3428822i bk12: 2264a 3428934i bk13: 1980a 3430646i bk14: 1984a 3433348i bk15: 1754a 3434108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.032413 
total_CMD = 3447616 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3219221 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3447616 
n_nop = 3387605 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001207 
CoL_Bus_Util = 0.016206 
Either_Row_CoL_Bus_Util = 0.017407 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.198146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3447616 n_nop=3393268 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02886
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3430415i bk1: 2718a 3426639i bk2: 1844a 3432529i bk3: 2272a 3429201i bk4: 2204a 3428920i bk5: 2800a 3423796i bk6: 2054a 3430740i bk7: 2612a 3426657i bk8: 2236a 3426639i bk9: 3078a 3422241i bk10: 1668a 3433124i bk11: 2220a 3429707i bk12: 1596a 3433010i bk13: 2224a 3429389i bk14: 1450a 3436668i bk15: 1952a 3434166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.028862 
total_CMD = 3447616 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3237525 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3447616 
n_nop = 3393268 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001344 
CoL_Bus_Util = 0.014431 
Either_Row_CoL_Bus_Util = 0.015764 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000662 
queue_avg = 0.176960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.17696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3447616 n_nop=3388147 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.03214
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3427676i bk1: 2728a 3426059i bk2: 2132a 3431356i bk3: 2296a 3430098i bk4: 2590a 3425600i bk5: 2820a 3424463i bk6: 2500a 3427772i bk7: 2648a 3426306i bk8: 2972a 3421539i bk9: 3104a 3421521i bk10: 2098a 3429346i bk11: 2232a 3429005i bk12: 1970a 3430571i bk13: 2240a 3428807i bk14: 1782a 3434391i bk15: 1952a 3433432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032138 
total_CMD = 3447616 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3220501 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3447616 
n_nop = 3388147 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001190 
CoL_Bus_Util = 0.016069 
Either_Row_CoL_Bus_Util = 0.017249 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000589 
queue_avg = 0.195548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124156, Miss = 16142, Miss_rate = 0.130, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 151606, Miss = 19928, Miss_rate = 0.131, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 136918, Miss = 18980, Miss_rate = 0.139, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 141828, Miss = 20204, Miss_rate = 0.142, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 150284, Miss = 20128, Miss_rate = 0.134, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 124392, Miss = 15958, Miss_rate = 0.128, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 140632, Miss = 20376, Miss_rate = 0.145, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 138022, Miss = 18832, Miss_rate = 0.136, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 123078, Miss = 16038, Miss_rate = 0.130, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 150750, Miss = 19884, Miss_rate = 0.132, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 137512, Miss = 18846, Miss_rate = 0.137, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 140116, Miss = 20020, Miss_rate = 0.143, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1659294
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1358
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1010296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53916
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1307588
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286364
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1659294
icnt_total_pkts_simt_to_mem=629604
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.1309
	minimum = 5
	maximum = 1048
Network latency average = 64.6235
	minimum = 5
	maximum = 1048
Slowest packet = 2119745
Flit latency average = 63.4814
	minimum = 5
	maximum = 1048
Slowest flit = 2260793
Fragmentation average = 0.0255559
	minimum = 0
	maximum = 433
Injected packet rate average = 0.184971
	minimum = 0.0640145 (at node 9)
	maximum = 0.641167 (at node 18)
Accepted packet rate average = 0.184971
	minimum = 0.0639578 (at node 15)
	maximum = 0.290335 (at node 1)
Injected flit rate average = 0.197111
	minimum = 0.0830827 (at node 9)
	maximum = 0.641167 (at node 18)
Accepted flit rate average= 0.197111
	minimum = 0.087112 (at node 15)
	maximum = 0.290335 (at node 1)
Injected packet length average = 1.06563
Accepted packet length average = 1.06563
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8284 (39 samples)
	minimum = 5 (39 samples)
	maximum = 247.718 (39 samples)
Network latency average = 21.4906 (39 samples)
	minimum = 5 (39 samples)
	maximum = 245.41 (39 samples)
Flit latency average = 20.6624 (39 samples)
	minimum = 5 (39 samples)
	maximum = 244.795 (39 samples)
Fragmentation average = 0.00305712 (39 samples)
	minimum = 0 (39 samples)
	maximum = 81.0256 (39 samples)
Injected packet rate average = 0.0767992 (39 samples)
	minimum = 0.0290553 (39 samples)
	maximum = 0.208809 (39 samples)
Accepted packet rate average = 0.0767992 (39 samples)
	minimum = 0.026145 (39 samples)
	maximum = 0.11535 (39 samples)
Injected flit rate average = 0.0819129 (39 samples)
	minimum = 0.0377732 (39 samples)
	maximum = 0.208986 (39 samples)
Accepted flit rate average = 0.0819129 (39 samples)
	minimum = 0.0354087 (39 samples)
	maximum = 0.11535 (39 samples)
Injected packet size average = 1.06658 (39 samples)
Accepted packet size average = 1.06658 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 39 sec (459 sec)
gpgpu_simulation_rate = 445375 (inst/sec)
gpgpu_simulation_rate = 2438 (cycle/sec)
gpgpu_silicon_slowdown = 123051x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1145788
gpu_tot_sim_insn = 204447376
gpu_tot_ipc =     178.4339
gpu_tot_issued_cta = 8646
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.6073% 
max_total_param_size = 0
gpu_stall_dramfull = 765927
gpu_stall_icnt2sh    = 302977
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4246
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7518
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      13.9036 GB/Sec
gpu_total_sim_rate=442526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3345090
	L1I_total_cache_misses = 48323
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27299
L1D_cache:
	L1D_cache_core[0]: Access = 37034, Miss = 22149, Miss_rate = 0.598, Pending_hits = 2290, Reservation_fails = 12017
	L1D_cache_core[1]: Access = 37066, Miss = 22358, Miss_rate = 0.603, Pending_hits = 2480, Reservation_fails = 11733
	L1D_cache_core[2]: Access = 37259, Miss = 22381, Miss_rate = 0.601, Pending_hits = 2407, Reservation_fails = 11546
	L1D_cache_core[3]: Access = 36762, Miss = 22320, Miss_rate = 0.607, Pending_hits = 2537, Reservation_fails = 12474
	L1D_cache_core[4]: Access = 37451, Miss = 22805, Miss_rate = 0.609, Pending_hits = 2339, Reservation_fails = 13256
	L1D_cache_core[5]: Access = 37016, Miss = 21928, Miss_rate = 0.592, Pending_hits = 2580, Reservation_fails = 13490
	L1D_cache_core[6]: Access = 37672, Miss = 22702, Miss_rate = 0.603, Pending_hits = 2371, Reservation_fails = 11133
	L1D_cache_core[7]: Access = 37401, Miss = 22577, Miss_rate = 0.604, Pending_hits = 2385, Reservation_fails = 10906
	L1D_cache_core[8]: Access = 37335, Miss = 22392, Miss_rate = 0.600, Pending_hits = 2507, Reservation_fails = 10052
	L1D_cache_core[9]: Access = 36935, Miss = 22260, Miss_rate = 0.603, Pending_hits = 2434, Reservation_fails = 13904
	L1D_cache_core[10]: Access = 37270, Miss = 22211, Miss_rate = 0.596, Pending_hits = 2429, Reservation_fails = 10772
	L1D_cache_core[11]: Access = 37593, Miss = 22541, Miss_rate = 0.600, Pending_hits = 2403, Reservation_fails = 10691
	L1D_cache_core[12]: Access = 37371, Miss = 22284, Miss_rate = 0.596, Pending_hits = 2499, Reservation_fails = 9556
	L1D_cache_core[13]: Access = 36988, Miss = 22245, Miss_rate = 0.601, Pending_hits = 2397, Reservation_fails = 13197
	L1D_cache_core[14]: Access = 36604, Miss = 22111, Miss_rate = 0.604, Pending_hits = 2645, Reservation_fails = 11536
	L1D_total_cache_accesses = 557757
	L1D_total_cache_misses = 335264
	L1D_total_cache_miss_rate = 0.6011
	L1D_total_cache_pending_hits = 36703
	L1D_total_cache_reservation_fails = 176263
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 202377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 176165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3296767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48323
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27299
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 414560
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143197
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3345090

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 158396
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17716
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27299
ctas_completed 8646, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31992, 18858, 10416, 10416, 10416, 10416, 10416, 10416, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 211636608
gpgpu_n_tot_w_icount = 6613644
gpgpu_n_stall_shd_mem = 362910
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326913
gpgpu_n_mem_write_global = 143197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632960
gpgpu_n_store_insn = 2291152
gpgpu_n_shmem_insn = 74439472
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17230
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1336210	W0_Idle:7870693	W0_Scoreboard:7326117	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:387529	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3367866	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2615304 {8:326913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10310184 {72:143197,}
traffic_breakdown_coretomem[INST_ACC_R] = 130720 {8:16340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52306080 {40:1307652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2291152 {8:286394,}
traffic_breakdown_memtocore[INST_ACC_R] = 2614400 {40:65360,}
maxmflatency = 953 
max_icnt2mem_latency = 1389 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 260 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	53598 	895645 	554217 	90616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15312 	788 	182 	407869 	24558 	23338 	10312 	4057 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149039 	193307 	198272 	261934 	603560 	187753 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	59 	898 	295 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6930      4834      6234      4968      4866      4155      5168      4351      4600      3547      4897      4822      4635      3984      5409      4764
dram[1]:       4757      4276      4542      4002      4258      3223      4744      3476      3669      3022      4296      3671      3930      3362      4344      4155
dram[2]:       4847      6728      5030      6572      4362      4744      4415      5349      3721      4549      4428      5258      4257      4700      4878      5807
dram[3]:       4684      4600      4004      4717      3419      4255      3636      5146      3172      3700      3688      4399      3399      3890      4161      4468
dram[4]:       6484      4810      6149      5240      4931      4225      5124      4568      4582      3679      4751      5121      4532      4255      5231      5080
dram[5]:       4686      4522      4519      4169      4070      3393      4579      3731      3646      3148      4158      3880      3816      3518      4323      4491
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       894       747       919       746       916       802       910       808       899       899       715       862       739       865       781
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       917       788       935       784       885       818       909       811       882       850       819       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       813       675       860       744       857       825       851       836       836       866       799       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528922 n_nop=3474273 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02831
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3511361i bk1: 2748a 3507306i bk2: 1830a 3514259i bk3: 2280a 3511237i bk4: 2232a 3509762i bk5: 2792a 3506077i bk6: 2066a 3510999i bk7: 2620a 3508756i bk8: 2268a 3507527i bk9: 3072a 3504226i bk10: 1696a 3514292i bk11: 2224a 3510400i bk12: 1608a 3514556i bk13: 2224a 3510897i bk14: 1450a 3517921i bk15: 1952a 3515147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028307 
total_CMD = 3528922 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3316534 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3528922 
n_nop = 3474273 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001343 
CoL_Bus_Util = 0.014154 
Either_Row_CoL_Bus_Util = 0.015486 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000659 
queue_avg = 0.175999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.175999
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528922 n_nop=3468871 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03164
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3508667i bk1: 2840a 3506712i bk2: 2138a 3512097i bk3: 2296a 3511675i bk4: 2598a 3506512i bk5: 2848a 3505864i bk6: 2500a 3508355i bk7: 2644a 3507860i bk8: 2994a 3502256i bk9: 3128a 3502417i bk10: 2188a 3509812i bk11: 2232a 3510017i bk12: 1976a 3511109i bk13: 2264a 3509973i bk14: 1786a 3515358i bk15: 1952a 3514582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.031645 
total_CMD = 3528922 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3300254 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3528922 
n_nop = 3468871 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001202 
CoL_Bus_Util = 0.015822 
Either_Row_CoL_Bus_Util = 0.017017 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000450 
queue_avg = 0.198944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528922 n_nop=3474199 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02833
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3507828i bk1: 2136a 3511535i bk2: 2296a 3511208i bk3: 1812a 3514304i bk4: 2808a 3505743i bk5: 2222a 3509450i bk6: 2640a 3507972i bk7: 2040a 3510811i bk8: 3082a 3503866i bk9: 2266a 3507664i bk10: 2308a 3510235i bk11: 1608a 3514112i bk12: 2228a 3510960i bk13: 1602a 3515259i bk14: 1984a 3514976i bk15: 1416a 3518275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028334 
total_CMD = 3528922 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3316109 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3528922 
n_nop = 3474199 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001352 
CoL_Bus_Util = 0.014167 
Either_Row_CoL_Bus_Util = 0.015507 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000804 
queue_avg = 0.172466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172466
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528922 n_nop=3468911 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03167
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3507176i bk1: 2488a 3509166i bk2: 2320a 3511223i bk3: 2114a 3511932i bk4: 2852a 3505065i bk5: 2616a 3506529i bk6: 2668a 3507301i bk7: 2472a 3508887i bk8: 3128a 3502534i bk9: 3006a 3502140i bk10: 2320a 3510469i bk11: 2100a 3510128i bk12: 2264a 3510240i bk13: 1980a 3511952i bk14: 1984a 3514654i bk15: 1754a 3515414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.031666 
total_CMD = 3528922 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3300527 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3528922 
n_nop = 3468911 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001179 
CoL_Bus_Util = 0.015833 
Either_Row_CoL_Bus_Util = 0.017005 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.193581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.193581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528922 n_nop=3474574 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.0282
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3511721i bk1: 2718a 3507945i bk2: 1844a 3513835i bk3: 2272a 3510507i bk4: 2204a 3510226i bk5: 2800a 3505102i bk6: 2054a 3512046i bk7: 2612a 3507963i bk8: 2236a 3507945i bk9: 3078a 3503547i bk10: 1668a 3514430i bk11: 2220a 3511013i bk12: 1596a 3514316i bk13: 2224a 3510695i bk14: 1450a 3517974i bk15: 1952a 3515472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.028197 
total_CMD = 3528922 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3318831 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3528922 
n_nop = 3474574 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001313 
CoL_Bus_Util = 0.014098 
Either_Row_CoL_Bus_Util = 0.015401 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000662 
queue_avg = 0.172883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172883
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3528922 n_nop=3469453 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.0314
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3508982i bk1: 2728a 3507365i bk2: 2132a 3512662i bk3: 2296a 3511404i bk4: 2590a 3506906i bk5: 2820a 3505769i bk6: 2500a 3509078i bk7: 2648a 3507612i bk8: 2972a 3502845i bk9: 3104a 3502827i bk10: 2098a 3510652i bk11: 2232a 3510311i bk12: 1970a 3511877i bk13: 2240a 3510113i bk14: 1782a 3515697i bk15: 1952a 3514738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031398 
total_CMD = 3528922 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3301807 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3528922 
n_nop = 3469453 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001163 
CoL_Bus_Util = 0.015699 
Either_Row_CoL_Bus_Util = 0.016852 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000589 
queue_avg = 0.191043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124164, Miss = 16142, Miss_rate = 0.130, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 151606, Miss = 19928, Miss_rate = 0.131, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 136926, Miss = 18980, Miss_rate = 0.139, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 141858, Miss = 20204, Miss_rate = 0.142, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 150292, Miss = 20128, Miss_rate = 0.134, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 124392, Miss = 15958, Miss_rate = 0.128, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 140670, Miss = 20376, Miss_rate = 0.145, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 138022, Miss = 18832, Miss_rate = 0.136, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 123086, Miss = 16038, Miss_rate = 0.130, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 150750, Miss = 19884, Miss_rate = 0.132, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 137520, Miss = 18846, Miss_rate = 0.137, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 140150, Miss = 20020, Miss_rate = 0.143, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1659436
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1358
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1010360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1307652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286394
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1659436
icnt_total_pkts_simt_to_mem=629662
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2145852
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2288898
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 8)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 8)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 8)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3902 (40 samples)
	minimum = 5 (40 samples)
	maximum = 241.825 (40 samples)
Network latency average = 21.0803 (40 samples)
	minimum = 5 (40 samples)
	maximum = 239.425 (40 samples)
Flit latency average = 20.2708 (40 samples)
	minimum = 5 (40 samples)
	maximum = 238.8 (40 samples)
Fragmentation average = 0.00298069 (40 samples)
	minimum = 0 (40 samples)
	maximum = 79 (40 samples)
Injected packet rate average = 0.0748857 (40 samples)
	minimum = 0.028329 (40 samples)
	maximum = 0.20363 (40 samples)
Accepted packet rate average = 0.0748857 (40 samples)
	minimum = 0.0254914 (40 samples)
	maximum = 0.112601 (40 samples)
Injected flit rate average = 0.079872 (40 samples)
	minimum = 0.0368288 (40 samples)
	maximum = 0.203816 (40 samples)
Accepted flit rate average = 0.079872 (40 samples)
	minimum = 0.0345235 (40 samples)
	maximum = 0.112601 (40 samples)
Injected packet size average = 1.06659 (40 samples)
Accepted packet size average = 1.06659 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 42 sec (462 sec)
gpgpu_simulation_rate = 442526 (inst/sec)
gpgpu_simulation_rate = 2480 (cycle/sec)
gpgpu_silicon_slowdown = 120967x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (18,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 25664
gpu_sim_insn = 354240
gpu_ipc =      13.8030
gpu_tot_sim_cycle = 1171452
gpu_tot_sim_insn = 204801616
gpu_tot_ipc =     174.8271
gpu_tot_issued_cta = 8664
gpu_occupancy = 2.5038% 
gpu_tot_occupancy = 34.5522% 
max_total_param_size = 0
gpu_stall_dramfull = 765927
gpu_stall_icnt2sh    = 302977
partiton_level_parallism =       0.0991
partiton_level_parallism_total  =       0.4174
partiton_level_parallism_util =       1.0734
partiton_level_parallism_util_total  =       1.7461
L2_BW  =       3.3875 GB/Sec
L2_BW_total  =      13.6732 GB/Sec
gpu_total_sim_rate=439488

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3356070
	L1I_total_cache_misses = 49726
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27299
L1D_cache:
	L1D_cache_core[0]: Access = 37113, Miss = 22197, Miss_rate = 0.598, Pending_hits = 2290, Reservation_fails = 12017
	L1D_cache_core[1]: Access = 37145, Miss = 22406, Miss_rate = 0.603, Pending_hits = 2480, Reservation_fails = 11733
	L1D_cache_core[2]: Access = 37338, Miss = 22429, Miss_rate = 0.601, Pending_hits = 2407, Reservation_fails = 11546
	L1D_cache_core[3]: Access = 36841, Miss = 22368, Miss_rate = 0.607, Pending_hits = 2537, Reservation_fails = 12474
	L1D_cache_core[4]: Access = 37530, Miss = 22853, Miss_rate = 0.609, Pending_hits = 2339, Reservation_fails = 13256
	L1D_cache_core[5]: Access = 37095, Miss = 21976, Miss_rate = 0.592, Pending_hits = 2580, Reservation_fails = 13490
	L1D_cache_core[6]: Access = 37751, Miss = 22750, Miss_rate = 0.603, Pending_hits = 2371, Reservation_fails = 11133
	L1D_cache_core[7]: Access = 37480, Miss = 22625, Miss_rate = 0.604, Pending_hits = 2385, Reservation_fails = 10906
	L1D_cache_core[8]: Access = 37414, Miss = 22440, Miss_rate = 0.600, Pending_hits = 2507, Reservation_fails = 10052
	L1D_cache_core[9]: Access = 37093, Miss = 22348, Miss_rate = 0.602, Pending_hits = 2450, Reservation_fails = 13904
	L1D_cache_core[10]: Access = 37428, Miss = 22299, Miss_rate = 0.596, Pending_hits = 2445, Reservation_fails = 10772
	L1D_cache_core[11]: Access = 37751, Miss = 22621, Miss_rate = 0.599, Pending_hits = 2419, Reservation_fails = 10691
	L1D_cache_core[12]: Access = 37450, Miss = 22332, Miss_rate = 0.596, Pending_hits = 2499, Reservation_fails = 9556
	L1D_cache_core[13]: Access = 37067, Miss = 22293, Miss_rate = 0.601, Pending_hits = 2397, Reservation_fails = 13197
	L1D_cache_core[14]: Access = 36683, Miss = 22159, Miss_rate = 0.604, Pending_hits = 2645, Reservation_fails = 11536
	L1D_total_cache_accesses = 559179
	L1D_total_cache_misses = 336096
	L1D_total_cache_miss_rate = 0.6011
	L1D_total_cache_pending_hits = 36751
	L1D_total_cache_reservation_fails = 176263
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202539
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 327729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 176165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3306344
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 49726
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27299
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 415424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143755
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3356070

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 158396
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 17716
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27299
ctas_completed 8664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33198, 18858, 10416, 10416, 10416, 10416, 10416, 10416, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 212331264
gpgpu_n_tot_w_icount = 6635352
gpgpu_n_stall_shd_mem = 366942
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 327729
gpgpu_n_mem_write_global = 143755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6646784
gpgpu_n_store_insn = 2300080
gpgpu_n_shmem_insn = 74554096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6446976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17230
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1338749	W0_Idle:8382491	W0_Scoreboard:7552146	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189669
single_issue_nums: WS0:3385956	WS1:3249396	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2621832 {8:327729,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10350360 {72:143755,}
traffic_breakdown_coretomem[INST_ACC_R] = 140072 {8:17509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52436640 {40:1310916,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2300080 {8:287510,}
traffic_breakdown_memtocore[INST_ACC_R] = 2801440 {40:70036,}
maxmflatency = 953 
max_icnt2mem_latency = 1389 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 259 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	54811 	898812 	554217 	90616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16447 	816 	188 	409243 	24558 	23338 	10312 	4057 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152917 	193781 	198300 	261934 	603560 	187753 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	63 	922 	295 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       6941      4840      6247      4977      4866      4155      5168      4351      4600      3547      4897      4822      4635      3984      5409      4764
dram[1]:       4765      4313      4551      4041      4258      3233      4744      3487      3669      3031      4296      3679      3930      3369      4344      4163
dram[2]:       4855      6741      5040      6580      4362      4744      4415      5349      3721      4549      4428      5258      4257      4700      4878      5807
dram[3]:       4714      4609      4050      4724      3429      4255      3646      5146      3181      3700      3696      4399      3405      3890      4168      4468
dram[4]:       6492      4818      6162      5247      4931      4225      5124      4568      4582      3679      4751      5121      4532      4255      5231      5080
dram[5]:       4693      4561      4529      4213      4070      3402      4579      3742      3646      3157      4158      3888      3816      3524      4323      4498
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       894       747       919       746       916       802       910       808       899       899       715       862       739       865       781
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       917       788       935       784       885       818       909       811       882       850       819       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       813       675       860       744       857       825       851       836       836       866       799       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607965 n_nop=3553316 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02769
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3590404i bk1: 2748a 3586349i bk2: 1830a 3593302i bk3: 2280a 3590280i bk4: 2232a 3588805i bk5: 2792a 3585120i bk6: 2066a 3590042i bk7: 2620a 3587799i bk8: 2268a 3586570i bk9: 3072a 3583269i bk10: 1696a 3593335i bk11: 2224a 3589443i bk12: 1608a 3593599i bk13: 2224a 3589940i bk14: 1450a 3596964i bk15: 1952a 3594190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027687 
total_CMD = 3607965 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3395577 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3607965 
n_nop = 3553316 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001313 
CoL_Bus_Util = 0.013844 
Either_Row_CoL_Bus_Util = 0.015147 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000659 
queue_avg = 0.172143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172143
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607965 n_nop=3547914 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03095
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3587710i bk1: 2840a 3585755i bk2: 2138a 3591140i bk3: 2296a 3590718i bk4: 2598a 3585555i bk5: 2848a 3584907i bk6: 2500a 3587398i bk7: 2644a 3586903i bk8: 2994a 3581299i bk9: 3128a 3581460i bk10: 2188a 3588855i bk11: 2232a 3589060i bk12: 1976a 3590152i bk13: 2264a 3589016i bk14: 1786a 3594401i bk15: 1952a 3593625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.030952 
total_CMD = 3607965 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3379297 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3607965 
n_nop = 3547914 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001176 
CoL_Bus_Util = 0.015476 
Either_Row_CoL_Bus_Util = 0.016644 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.194586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607965 n_nop=3553242 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02771
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3586871i bk1: 2136a 3590578i bk2: 2296a 3590251i bk3: 1812a 3593347i bk4: 2808a 3584786i bk5: 2222a 3588493i bk6: 2640a 3587015i bk7: 2040a 3589854i bk8: 3082a 3582909i bk9: 2266a 3586707i bk10: 2308a 3589278i bk11: 1608a 3593155i bk12: 2228a 3590003i bk13: 1602a 3594302i bk14: 1984a 3594019i bk15: 1416a 3597318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027714 
total_CMD = 3607965 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3395152 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3607965 
n_nop = 3553242 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.013857 
Either_Row_CoL_Bus_Util = 0.015167 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000804 
queue_avg = 0.168687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168687
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607965 n_nop=3547954 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03097
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3586219i bk1: 2488a 3588209i bk2: 2320a 3590266i bk3: 2114a 3590975i bk4: 2852a 3584108i bk5: 2616a 3585572i bk6: 2668a 3586344i bk7: 2472a 3587930i bk8: 3128a 3581577i bk9: 3006a 3581183i bk10: 2320a 3589512i bk11: 2100a 3589171i bk12: 2264a 3589283i bk13: 1980a 3590995i bk14: 1984a 3593697i bk15: 1754a 3594457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.030972 
total_CMD = 3607965 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3379570 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3607965 
n_nop = 3547954 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001153 
CoL_Bus_Util = 0.015486 
Either_Row_CoL_Bus_Util = 0.016633 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.189340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18934
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607965 n_nop=3553617 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02758
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3590764i bk1: 2718a 3586988i bk2: 1844a 3592878i bk3: 2272a 3589550i bk4: 2204a 3589269i bk5: 2800a 3584145i bk6: 2054a 3591089i bk7: 2612a 3587006i bk8: 2236a 3586988i bk9: 3078a 3582590i bk10: 1668a 3593473i bk11: 2220a 3590056i bk12: 1596a 3593359i bk13: 2224a 3589738i bk14: 1450a 3597017i bk15: 1952a 3594515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.027579 
total_CMD = 3607965 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3397874 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3607965 
n_nop = 3553617 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001284 
CoL_Bus_Util = 0.013789 
Either_Row_CoL_Bus_Util = 0.015063 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000662 
queue_avg = 0.169096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3607965 n_nop=3548496 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.03071
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3588025i bk1: 2728a 3586408i bk2: 2132a 3591705i bk3: 2296a 3590447i bk4: 2590a 3585949i bk5: 2820a 3584812i bk6: 2500a 3588121i bk7: 2648a 3586655i bk8: 2972a 3581888i bk9: 3104a 3581870i bk10: 2098a 3589695i bk11: 2232a 3589354i bk12: 1970a 3590920i bk13: 2240a 3589156i bk14: 1782a 3594740i bk15: 1952a 3593781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030710 
total_CMD = 3607965 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3380850 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3607965 
n_nop = 3548496 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001137 
CoL_Bus_Util = 0.015355 
Either_Row_CoL_Bus_Util = 0.016483 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000589 
queue_avg = 0.186858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124720, Miss = 16142, Miss_rate = 0.129, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 152206, Miss = 19928, Miss_rate = 0.131, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 137422, Miss = 18980, Miss_rate = 0.138, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 143394, Miss = 20204, Miss_rate = 0.141, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 150788, Miss = 20128, Miss_rate = 0.133, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 124872, Miss = 15958, Miss_rate = 0.128, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 142102, Miss = 20376, Miss_rate = 0.143, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 138502, Miss = 18832, Miss_rate = 0.136, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 123566, Miss = 16038, Miss_rate = 0.130, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 151230, Miss = 19884, Miss_rate = 0.131, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 138056, Miss = 18846, Miss_rate = 0.137, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 141634, Miss = 20020, Miss_rate = 0.141, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1668492
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1351
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1013624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1310916
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287510
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70036
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1668492
icnt_total_pkts_simt_to_mem=632763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.22666
	minimum = 5
	maximum = 18
Network latency average = 5.22174
	minimum = 5
	maximum = 18
Slowest packet = 2145908
Flit latency average = 5.18508
	minimum = 5
	maximum = 18
Slowest flit = 2289105
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0167391
	minimum = 0.00607855 (at node 8)
	maximum = 0.0598504 (at node 18)
Accepted packet rate average = 0.0167391
	minimum = 0.00506546 (at node 20)
	maximum = 0.0294576 (at node 9)
Injected flit rate average = 0.0175444
	minimum = 0.00728647 (at node 8)
	maximum = 0.0598504 (at node 18)
Accepted flit rate average= 0.0175444
	minimum = 0.00584476 (at node 20)
	maximum = 0.0294576 (at node 9)
Injected packet length average = 1.04811
Accepted packet length average = 1.04811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9716 (41 samples)
	minimum = 5 (41 samples)
	maximum = 236.366 (41 samples)
Network latency average = 20.6935 (41 samples)
	minimum = 5 (41 samples)
	maximum = 234.024 (41 samples)
Flit latency average = 19.9029 (41 samples)
	minimum = 5 (41 samples)
	maximum = 233.415 (41 samples)
Fragmentation average = 0.00290799 (41 samples)
	minimum = 0 (41 samples)
	maximum = 77.0732 (41 samples)
Injected packet rate average = 0.0734675 (41 samples)
	minimum = 0.0277863 (41 samples)
	maximum = 0.200123 (41 samples)
Accepted packet rate average = 0.0734675 (41 samples)
	minimum = 0.0249932 (41 samples)
	maximum = 0.110573 (41 samples)
Injected flit rate average = 0.0783519 (41 samples)
	minimum = 0.0361083 (41 samples)
	maximum = 0.200305 (41 samples)
Accepted flit rate average = 0.0783519 (41 samples)
	minimum = 0.033824 (41 samples)
	maximum = 0.110573 (41 samples)
Injected packet size average = 1.06648 (41 samples)
Accepted packet size average = 1.06648 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 46 sec (466 sec)
gpgpu_simulation_rate = 439488 (inst/sec)
gpgpu_simulation_rate = 2513 (cycle/sec)
gpgpu_silicon_slowdown = 119379x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (18,18,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 16252
gpu_sim_insn = 7713792
gpu_ipc =     474.6365
gpu_tot_sim_cycle = 1187704
gpu_tot_sim_insn = 212515408
gpu_tot_ipc =     178.9296
gpu_tot_issued_cta = 8988
gpu_occupancy = 77.1421% 
gpu_tot_occupancy = 35.3660% 
max_total_param_size = 0
gpu_stall_dramfull = 847424
gpu_stall_icnt2sh    = 316932
partiton_level_parallism =       1.1330
partiton_level_parallism_total  =       0.4272
partiton_level_parallism_util =       1.7442
partiton_level_parallism_util_total  =       1.7460
L2_BW  =      37.3816 GB/Sec
L2_BW_total  =      13.9976 GB/Sec
gpu_total_sim_rate=442740

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3477894
	L1I_total_cache_misses = 51218
	L1I_total_cache_miss_rate = 0.0147
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27460
L1D_cache:
	L1D_cache_core[0]: Access = 38521, Miss = 23093, Miss_rate = 0.599, Pending_hits = 2378, Reservation_fails = 12876
	L1D_cache_core[1]: Access = 38553, Miss = 23293, Miss_rate = 0.604, Pending_hits = 2586, Reservation_fails = 13464
	L1D_cache_core[2]: Access = 38810, Miss = 23357, Miss_rate = 0.602, Pending_hits = 2493, Reservation_fails = 12322
	L1D_cache_core[3]: Access = 38185, Miss = 23241, Miss_rate = 0.609, Pending_hits = 2622, Reservation_fails = 13165
	L1D_cache_core[4]: Access = 38938, Miss = 23694, Miss_rate = 0.609, Pending_hits = 2437, Reservation_fails = 13651
	L1D_cache_core[5]: Access = 38375, Miss = 22835, Miss_rate = 0.595, Pending_hits = 2652, Reservation_fails = 14350
	L1D_cache_core[6]: Access = 39223, Miss = 23664, Miss_rate = 0.603, Pending_hits = 2482, Reservation_fails = 11486
	L1D_cache_core[7]: Access = 38696, Miss = 23387, Miss_rate = 0.604, Pending_hits = 2489, Reservation_fails = 11267
	L1D_cache_core[8]: Access = 38758, Miss = 23375, Miss_rate = 0.603, Pending_hits = 2573, Reservation_fails = 12069
	L1D_cache_core[9]: Access = 38501, Miss = 23274, Miss_rate = 0.605, Pending_hits = 2530, Reservation_fails = 14912
	L1D_cache_core[10]: Access = 38708, Miss = 23143, Miss_rate = 0.598, Pending_hits = 2477, Reservation_fails = 11644
	L1D_cache_core[11]: Access = 39287, Miss = 23619, Miss_rate = 0.601, Pending_hits = 2482, Reservation_fails = 11664
	L1D_cache_core[12]: Access = 38794, Miss = 23232, Miss_rate = 0.599, Pending_hits = 2581, Reservation_fails = 10033
	L1D_cache_core[13]: Access = 38475, Miss = 23180, Miss_rate = 0.602, Pending_hits = 2499, Reservation_fails = 14162
	L1D_cache_core[14]: Access = 38091, Miss = 23102, Miss_rate = 0.606, Pending_hits = 2718, Reservation_fails = 12846
	L1D_total_cache_accesses = 579915
	L1D_total_cache_misses = 349489
	L1D_total_cache_miss_rate = 0.6027
	L1D_total_cache_pending_hits = 37999
	L1D_total_cache_reservation_fails = 189911
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 210315
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 340883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 189813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210225
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3426676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51218
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 430976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148939
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3477894

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 169133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20627
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27460
ctas_completed 8988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33663, 19323, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 
gpgpu_n_tot_thrd_icount = 220045056
gpgpu_n_tot_w_icount = 6876408
gpgpu_n_stall_shd_mem = 378565
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340883
gpgpu_n_mem_write_global = 148939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895616
gpgpu_n_store_insn = 2383024
gpgpu_n_shmem_insn = 77374192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695808
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18485
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1389348	W0_Idle:8388732	W0_Scoreboard:7720002	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3506484	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2727064 {8:340883,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10723608 {72:148939,}
traffic_breakdown_coretomem[INST_ACC_R] = 140672 {8:17584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54541280 {40:1363532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383024 {8:297878,}
traffic_breakdown_memtocore[INST_ACC_R] = 2813440 {40:70336,}
maxmflatency = 973 
max_icnt2mem_latency = 1473 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	56976 	929234 	573422 	101808 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16499 	832 	188 	420420 	26163 	25596 	12724 	4903 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156658 	200646 	204766 	269920 	634470 	194769 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	64 	928 	319 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7199      4958      6555      5173      4951      4206      5269      4403      4666      3588      4957      4862      4682      4017      5466      4800
dram[1]:       4963      4954      4795      4953      4314      3703      4807      4047      3713      3424      4339      4138      3966      3773      4387      4600
dram[2]:       5019      6977      5240      6807      4410      4824      4467      5437      3761      4611      4465      5316      4291      4745      4916      5861
dram[3]:       5307      4789      4898      4898      3876      4305      4143      5200      3498      3741      4093      4439      3772      3923      4519      4507
dram[4]:       6670      4980      6455      5400      5016      4277      5219      4623      4648      3718      4812      5156      4578      4286      5288      5115
dram[5]:       4824      5282      4759      5106      4125      3926      4639      4352      3691      3545      4201      4339      3850      3926      4362      4903
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       895       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       816       675       953       744       941       825       950       836       836       866       808       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3658019 n_nop=3603370 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02731
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3640458i bk1: 2748a 3636403i bk2: 1830a 3643356i bk3: 2280a 3640334i bk4: 2232a 3638859i bk5: 2792a 3635174i bk6: 2066a 3640096i bk7: 2620a 3637853i bk8: 2268a 3636624i bk9: 3072a 3633323i bk10: 1696a 3643389i bk11: 2224a 3639497i bk12: 1608a 3643653i bk13: 2224a 3639994i bk14: 1450a 3647018i bk15: 1952a 3644244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027308 
total_CMD = 3658019 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3445631 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3658019 
n_nop = 3603370 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001295 
CoL_Bus_Util = 0.013654 
Either_Row_CoL_Bus_Util = 0.014940 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000659 
queue_avg = 0.169787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3658019 n_nop=3597968 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.03053
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3637764i bk1: 2840a 3635809i bk2: 2138a 3641194i bk3: 2296a 3640772i bk4: 2598a 3635609i bk5: 2848a 3634961i bk6: 2500a 3637452i bk7: 2644a 3636957i bk8: 2994a 3631353i bk9: 3128a 3631514i bk10: 2188a 3638909i bk11: 2232a 3639114i bk12: 1976a 3640206i bk13: 2264a 3639070i bk14: 1786a 3644455i bk15: 1952a 3643679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.030528 
total_CMD = 3658019 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3429351 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3658019 
n_nop = 3597968 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.015264 
Either_Row_CoL_Bus_Util = 0.016416 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.191923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191923
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3658019 n_nop=3603296 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02733
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3636925i bk1: 2136a 3640632i bk2: 2296a 3640305i bk3: 1812a 3643401i bk4: 2808a 3634840i bk5: 2222a 3638547i bk6: 2640a 3637069i bk7: 2040a 3639908i bk8: 3082a 3632963i bk9: 2266a 3636761i bk10: 2308a 3639332i bk11: 1608a 3643209i bk12: 2228a 3640057i bk13: 1602a 3644356i bk14: 1984a 3644073i bk15: 1416a 3647372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027334 
total_CMD = 3658019 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3445206 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3658019 
n_nop = 3603296 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001305 
CoL_Bus_Util = 0.013667 
Either_Row_CoL_Bus_Util = 0.014960 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000804 
queue_avg = 0.166379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3658019 n_nop=3598008 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.03055
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3636273i bk1: 2488a 3638263i bk2: 2320a 3640320i bk3: 2114a 3641029i bk4: 2852a 3634162i bk5: 2616a 3635626i bk6: 2668a 3636398i bk7: 2472a 3637984i bk8: 3128a 3631631i bk9: 3006a 3631237i bk10: 2320a 3639566i bk11: 2100a 3639225i bk12: 2264a 3639337i bk13: 1980a 3641049i bk14: 1984a 3643751i bk15: 1754a 3644511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.030548 
total_CMD = 3658019 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3429624 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3658019 
n_nop = 3598008 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001137 
CoL_Bus_Util = 0.015274 
Either_Row_CoL_Bus_Util = 0.016405 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.186749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3658019 n_nop=3603671 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.0272
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3640818i bk1: 2718a 3637042i bk2: 1844a 3642932i bk3: 2272a 3639604i bk4: 2204a 3639323i bk5: 2800a 3634199i bk6: 2054a 3641143i bk7: 2612a 3637060i bk8: 2236a 3637042i bk9: 3078a 3632644i bk10: 1668a 3643527i bk11: 2220a 3640110i bk12: 1596a 3643413i bk13: 2224a 3639792i bk14: 1450a 3647071i bk15: 1952a 3644569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.027202 
total_CMD = 3658019 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3447928 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3658019 
n_nop = 3603671 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001266 
CoL_Bus_Util = 0.013601 
Either_Row_CoL_Bus_Util = 0.014857 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000662 
queue_avg = 0.166782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3658019 n_nop=3598550 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.03029
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3638079i bk1: 2728a 3636462i bk2: 2132a 3641759i bk3: 2296a 3640501i bk4: 2590a 3636003i bk5: 2820a 3634866i bk6: 2500a 3638175i bk7: 2648a 3636709i bk8: 2972a 3631942i bk9: 3104a 3631924i bk10: 2098a 3639749i bk11: 2232a 3639408i bk12: 1970a 3640974i bk13: 2240a 3639210i bk14: 1782a 3644794i bk15: 1952a 3643835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030290 
total_CMD = 3658019 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3430904 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3658019 
n_nop = 3598550 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001122 
CoL_Bus_Util = 0.015145 
Either_Row_CoL_Bus_Util = 0.016257 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000589 
queue_avg = 0.184301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184301

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128504, Miss = 16142, Miss_rate = 0.126, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 155778, Miss = 19928, Miss_rate = 0.128, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 141246, Miss = 18980, Miss_rate = 0.134, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 153330, Miss = 20204, Miss_rate = 0.132, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 154620, Miss = 20128, Miss_rate = 0.130, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 128532, Miss = 15958, Miss_rate = 0.124, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 152298, Miss = 20376, Miss_rate = 0.134, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 142202, Miss = 18832, Miss_rate = 0.132, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 127114, Miss = 16038, Miss_rate = 0.126, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 154870, Miss = 19884, Miss_rate = 0.128, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 141636, Miss = 18846, Miss_rate = 0.133, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 151646, Miss = 20020, Miss_rate = 0.132, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1731776
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1301
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294332
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58940
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1363532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 297878
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1731776
icnt_total_pkts_simt_to_mem=656360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.3093
	minimum = 5
	maximum = 1038
Network latency average = 67.6587
	minimum = 5
	maximum = 1038
Slowest packet = 2164237
Flit latency average = 66.3547
	minimum = 5
	maximum = 1038
Slowest flit = 2307992
Fragmentation average = 0.0243216
	minimum = 0
	maximum = 499
Injected packet rate average = 0.186181
	minimum = 0.0658996 (at node 7)
	maximum = 0.627369 (at node 21)
Accepted packet rate average = 0.186181
	minimum = 0.0663918 (at node 23)
	maximum = 0.291164 (at node 11)
Injected flit rate average = 0.197995
	minimum = 0.084605 (at node 7)
	maximum = 0.627369 (at node 21)
Accepted flit rate average= 0.197995
	minimum = 0.0900197 (at node 23)
	maximum = 0.291164 (at node 11)
Injected packet length average = 1.06345
Accepted packet length average = 1.06345
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1701 (42 samples)
	minimum = 5 (42 samples)
	maximum = 255.452 (42 samples)
Network latency average = 21.8117 (42 samples)
	minimum = 5 (42 samples)
	maximum = 253.167 (42 samples)
Flit latency average = 21.0089 (42 samples)
	minimum = 5 (42 samples)
	maximum = 252.571 (42 samples)
Fragmentation average = 0.00341784 (42 samples)
	minimum = 0 (42 samples)
	maximum = 87.119 (42 samples)
Injected packet rate average = 0.0761512 (42 samples)
	minimum = 0.0286937 (42 samples)
	maximum = 0.210296 (42 samples)
Accepted packet rate average = 0.0761512 (42 samples)
	minimum = 0.0259789 (42 samples)
	maximum = 0.114873 (42 samples)
Injected flit rate average = 0.0812005 (42 samples)
	minimum = 0.037263 (42 samples)
	maximum = 0.210473 (42 samples)
Accepted flit rate average = 0.0812005 (42 samples)
	minimum = 0.035162 (42 samples)
	maximum = 0.114873 (42 samples)
Injected packet size average = 1.06631 (42 samples)
Accepted packet size average = 1.06631 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 0 sec (480 sec)
gpgpu_simulation_rate = 442740 (inst/sec)
gpgpu_simulation_rate = 2474 (cycle/sec)
gpgpu_silicon_slowdown = 121261x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1214103
gpu_tot_sim_insn = 212535288
gpu_tot_ipc =     175.0554
gpu_tot_issued_cta = 8989
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.2940% 
max_total_param_size = 0
gpu_stall_dramfull = 847424
gpu_stall_icnt2sh    = 316932
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4180
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7459
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      13.6944 GB/Sec
gpu_total_sim_rate=440031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3479566
	L1I_total_cache_misses = 51230
	L1I_total_cache_miss_rate = 0.0147
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27460
L1D_cache:
	L1D_cache_core[0]: Access = 38521, Miss = 23093, Miss_rate = 0.599, Pending_hits = 2378, Reservation_fails = 12876
	L1D_cache_core[1]: Access = 38553, Miss = 23293, Miss_rate = 0.604, Pending_hits = 2586, Reservation_fails = 13464
	L1D_cache_core[2]: Access = 38810, Miss = 23357, Miss_rate = 0.602, Pending_hits = 2493, Reservation_fails = 12322
	L1D_cache_core[3]: Access = 38185, Miss = 23241, Miss_rate = 0.609, Pending_hits = 2622, Reservation_fails = 13165
	L1D_cache_core[4]: Access = 38938, Miss = 23694, Miss_rate = 0.609, Pending_hits = 2437, Reservation_fails = 13651
	L1D_cache_core[5]: Access = 38375, Miss = 22835, Miss_rate = 0.595, Pending_hits = 2652, Reservation_fails = 14350
	L1D_cache_core[6]: Access = 39223, Miss = 23664, Miss_rate = 0.603, Pending_hits = 2482, Reservation_fails = 11486
	L1D_cache_core[7]: Access = 38696, Miss = 23387, Miss_rate = 0.604, Pending_hits = 2489, Reservation_fails = 11267
	L1D_cache_core[8]: Access = 38758, Miss = 23375, Miss_rate = 0.603, Pending_hits = 2573, Reservation_fails = 12069
	L1D_cache_core[9]: Access = 38532, Miss = 23290, Miss_rate = 0.604, Pending_hits = 2530, Reservation_fails = 14912
	L1D_cache_core[10]: Access = 38708, Miss = 23143, Miss_rate = 0.598, Pending_hits = 2477, Reservation_fails = 11644
	L1D_cache_core[11]: Access = 39287, Miss = 23619, Miss_rate = 0.601, Pending_hits = 2482, Reservation_fails = 11664
	L1D_cache_core[12]: Access = 38794, Miss = 23232, Miss_rate = 0.599, Pending_hits = 2581, Reservation_fails = 10033
	L1D_cache_core[13]: Access = 38475, Miss = 23180, Miss_rate = 0.602, Pending_hits = 2499, Reservation_fails = 14162
	L1D_cache_core[14]: Access = 38091, Miss = 23102, Miss_rate = 0.606, Pending_hits = 2718, Reservation_fails = 12846
	L1D_total_cache_accesses = 579946
	L1D_total_cache_misses = 349505
	L1D_total_cache_miss_rate = 0.6027
	L1D_total_cache_pending_hits = 37999
	L1D_total_cache_reservation_fails = 189911
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 210321
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 340899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 189813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210231
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3428336
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51230
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 430992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148954
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3479566

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 169133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20627
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27460
ctas_completed 8989, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33663, 19323, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 
gpgpu_n_tot_thrd_icount = 220139424
gpgpu_n_tot_w_icount = 6879357
gpgpu_n_stall_shd_mem = 379069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340899
gpgpu_n_mem_write_global = 148954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 2383264
gpgpu_n_shmem_insn = 77378888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84392
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18485
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1389348	W0_Idle:8418839	W0_Scoreboard:7739742	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:409062	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3509433	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2727192 {8:340899,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10724688 {72:148954,}
traffic_breakdown_coretomem[INST_ACC_R] = 140768 {8:17596,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54543840 {40:1363596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383264 {8:297908,}
traffic_breakdown_memtocore[INST_ACC_R] = 2815360 {40:70384,}
maxmflatency = 973 
max_icnt2mem_latency = 1473 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	57007 	929297 	573422 	101808 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16511 	832 	188 	420451 	26163 	25596 	12724 	4903 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156752 	200646 	204766 	269920 	634470 	194769 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	64 	938 	319 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7199      4958      6555      5173      4951      4206      5269      4403      4666      3588      4957      4862      4682      4017      5466      4800
dram[1]:       4963      4954      4795      4958      4314      3703      4807      4047      3713      3424      4339      4138      3966      3773      4387      4600
dram[2]:       5019      6977      5240      6807      4410      4824      4467      5437      3761      4611      4465      5316      4291      4745      4916      5861
dram[3]:       5307      4789      4902      4898      3876      4305      4143      5200      3498      3741      4093      4439      3772      3923      4519      4507
dram[4]:       6670      4980      6455      5400      5016      4277      5219      4623      4648      3718      4812      5156      4578      4286      5288      5115
dram[5]:       4824      5282      4759      5110      4125      3926      4639      4352      3691      3545      4201      4339      3850      3926      4362      4903
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       895       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       816       675       953       744       941       825       950       836       836       866       808       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3739325 n_nop=3684676 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02671
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3721764i bk1: 2748a 3717709i bk2: 1830a 3724662i bk3: 2280a 3721640i bk4: 2232a 3720165i bk5: 2792a 3716480i bk6: 2066a 3721402i bk7: 2620a 3719159i bk8: 2268a 3717930i bk9: 3072a 3714629i bk10: 1696a 3724695i bk11: 2224a 3720803i bk12: 1608a 3724959i bk13: 2224a 3721300i bk14: 1450a 3728324i bk15: 1952a 3725550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026714 
total_CMD = 3739325 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3526937 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3739325 
n_nop = 3684676 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001267 
CoL_Bus_Util = 0.013357 
Either_Row_CoL_Bus_Util = 0.014615 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000659 
queue_avg = 0.166095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166095
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3739325 n_nop=3679274 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02986
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3719070i bk1: 2840a 3717115i bk2: 2138a 3722500i bk3: 2296a 3722078i bk4: 2598a 3716915i bk5: 2848a 3716267i bk6: 2500a 3718758i bk7: 2644a 3718263i bk8: 2994a 3712659i bk9: 3128a 3712820i bk10: 2188a 3720215i bk11: 2232a 3720420i bk12: 1976a 3721512i bk13: 2264a 3720376i bk14: 1786a 3725761i bk15: 1952a 3724985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.029864 
total_CMD = 3739325 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3510657 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3739325 
n_nop = 3679274 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001134 
CoL_Bus_Util = 0.014932 
Either_Row_CoL_Bus_Util = 0.016059 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.187750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3739325 n_nop=3684602 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02674
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3718231i bk1: 2136a 3721938i bk2: 2296a 3721611i bk3: 1812a 3724707i bk4: 2808a 3716146i bk5: 2222a 3719853i bk6: 2640a 3718375i bk7: 2040a 3721214i bk8: 3082a 3714269i bk9: 2266a 3718067i bk10: 2308a 3720638i bk11: 1608a 3724515i bk12: 2228a 3721363i bk13: 1602a 3725662i bk14: 1984a 3725379i bk15: 1416a 3728678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026740 
total_CMD = 3739325 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3526512 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3739325 
n_nop = 3684602 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001276 
CoL_Bus_Util = 0.013370 
Either_Row_CoL_Bus_Util = 0.014634 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000804 
queue_avg = 0.162761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162761
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3739325 n_nop=3679314 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02988
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3717579i bk1: 2488a 3719569i bk2: 2320a 3721626i bk3: 2114a 3722335i bk4: 2852a 3715468i bk5: 2616a 3716932i bk6: 2668a 3717704i bk7: 2472a 3719290i bk8: 3128a 3712937i bk9: 3006a 3712543i bk10: 2320a 3720872i bk11: 2100a 3720531i bk12: 2264a 3720643i bk13: 1980a 3722355i bk14: 1984a 3725057i bk15: 1754a 3725817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.029884 
total_CMD = 3739325 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3510930 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3739325 
n_nop = 3679314 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001113 
CoL_Bus_Util = 0.014942 
Either_Row_CoL_Bus_Util = 0.016049 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.182688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3739325 n_nop=3684977 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02661
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3722124i bk1: 2718a 3718348i bk2: 1844a 3724238i bk3: 2272a 3720910i bk4: 2204a 3720629i bk5: 2800a 3715505i bk6: 2054a 3722449i bk7: 2612a 3718366i bk8: 2236a 3718348i bk9: 3078a 3713950i bk10: 1668a 3724833i bk11: 2220a 3721416i bk12: 1596a 3724719i bk13: 2224a 3721098i bk14: 1450a 3728377i bk15: 1952a 3725875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.026610 
total_CMD = 3739325 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3529234 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3739325 
n_nop = 3684977 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001239 
CoL_Bus_Util = 0.013305 
Either_Row_CoL_Bus_Util = 0.014534 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000662 
queue_avg = 0.163155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163155
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3739325 n_nop=3679856 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02963
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3719385i bk1: 2728a 3717768i bk2: 2132a 3723065i bk3: 2296a 3721807i bk4: 2590a 3717309i bk5: 2820a 3716172i bk6: 2500a 3719481i bk7: 2648a 3718015i bk8: 2972a 3713248i bk9: 3104a 3713230i bk10: 2098a 3721055i bk11: 2232a 3720714i bk12: 1970a 3722280i bk13: 2240a 3720516i bk14: 1782a 3726100i bk15: 1952a 3725141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029631 
total_CMD = 3739325 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3512210 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3739325 
n_nop = 3679856 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001098 
CoL_Bus_Util = 0.014816 
Either_Row_CoL_Bus_Util = 0.015904 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000589 
queue_avg = 0.180294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.180294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128512, Miss = 16142, Miss_rate = 0.126, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 155778, Miss = 19928, Miss_rate = 0.128, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 141254, Miss = 18980, Miss_rate = 0.134, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 153364, Miss = 20204, Miss_rate = 0.132, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 154628, Miss = 20128, Miss_rate = 0.130, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 128532, Miss = 15958, Miss_rate = 0.124, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 152336, Miss = 20376, Miss_rate = 0.134, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 142202, Miss = 18832, Miss_rate = 0.132, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 127122, Miss = 16038, Miss_rate = 0.126, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 154870, Miss = 19884, Miss_rate = 0.128, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 141644, Miss = 18846, Miss_rate = 0.133, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 151676, Miss = 20020, Miss_rate = 0.132, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1731918
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1301
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58988
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1363596
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 297908
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1731918
icnt_total_pkts_simt_to_mem=656418
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2239333
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2388136
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 9)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 9)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 9)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7546 (43 samples)
	minimum = 5 (43 samples)
	maximum = 249.791 (43 samples)
Network latency average = 21.4227 (43 samples)
	minimum = 5 (43 samples)
	maximum = 247.419 (43 samples)
Flit latency average = 20.6366 (43 samples)
	minimum = 5 (43 samples)
	maximum = 246.814 (43 samples)
Fragmentation average = 0.00333836 (43 samples)
	minimum = 0 (43 samples)
	maximum = 85.093 (43 samples)
Injected packet rate average = 0.0743863 (43 samples)
	minimum = 0.0280264 (43 samples)
	maximum = 0.205443 (43 samples)
Accepted packet rate average = 0.0743863 (43 samples)
	minimum = 0.0253747 (43 samples)
	maximum = 0.112327 (43 samples)
Injected flit rate average = 0.0793186 (43 samples)
	minimum = 0.0363964 (43 samples)
	maximum = 0.20563 (43 samples)
Accepted flit rate average = 0.0793186 (43 samples)
	minimum = 0.0343443 (43 samples)
	maximum = 0.112327 (43 samples)
Injected packet size average = 1.06631 (43 samples)
Accepted packet size average = 1.06631 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 3 sec (483 sec)
gpgpu_simulation_rate = 440031 (inst/sec)
gpgpu_simulation_rate = 2513 (cycle/sec)
gpgpu_silicon_slowdown = 119379x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (17,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 44 '_Z13lud_perimeterPfii'
Destroy streams for kernel 44: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 25608
gpu_sim_insn = 334560
gpu_ipc =      13.0647
gpu_tot_sim_cycle = 1239711
gpu_tot_sim_insn = 212869848
gpu_tot_ipc =     171.7093
gpu_tot_issued_cta = 9006
gpu_occupancy = 2.3536% 
gpu_tot_occupancy = 34.3042% 
max_total_param_size = 0
gpu_stall_dramfull = 847424
gpu_stall_icnt2sh    = 316932
partiton_level_parallism =       0.0962
partiton_level_parallism_total  =       0.4113
partiton_level_parallism_util =       1.0557
partiton_level_parallism_util_total  =       1.7404
L2_BW  =       3.2997 GB/Sec
L2_BW_total  =      13.4797 GB/Sec
gpu_total_sim_rate=437104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3489936
	L1I_total_cache_misses = 52546
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27460
L1D_cache:
	L1D_cache_core[0]: Access = 38600, Miss = 23141, Miss_rate = 0.600, Pending_hits = 2378, Reservation_fails = 12876
	L1D_cache_core[1]: Access = 38632, Miss = 23341, Miss_rate = 0.604, Pending_hits = 2586, Reservation_fails = 13464
	L1D_cache_core[2]: Access = 38889, Miss = 23405, Miss_rate = 0.602, Pending_hits = 2493, Reservation_fails = 12322
	L1D_cache_core[3]: Access = 38264, Miss = 23289, Miss_rate = 0.609, Pending_hits = 2622, Reservation_fails = 13165
	L1D_cache_core[4]: Access = 39017, Miss = 23742, Miss_rate = 0.609, Pending_hits = 2437, Reservation_fails = 13651
	L1D_cache_core[5]: Access = 38454, Miss = 22883, Miss_rate = 0.595, Pending_hits = 2652, Reservation_fails = 14350
	L1D_cache_core[6]: Access = 39302, Miss = 23712, Miss_rate = 0.603, Pending_hits = 2482, Reservation_fails = 11486
	L1D_cache_core[7]: Access = 38775, Miss = 23435, Miss_rate = 0.604, Pending_hits = 2489, Reservation_fails = 11267
	L1D_cache_core[8]: Access = 38837, Miss = 23423, Miss_rate = 0.603, Pending_hits = 2573, Reservation_fails = 12069
	L1D_cache_core[9]: Access = 38611, Miss = 23338, Miss_rate = 0.604, Pending_hits = 2530, Reservation_fails = 14912
	L1D_cache_core[10]: Access = 38866, Miss = 23207, Miss_rate = 0.597, Pending_hits = 2485, Reservation_fails = 11644
	L1D_cache_core[11]: Access = 39445, Miss = 23699, Miss_rate = 0.601, Pending_hits = 2498, Reservation_fails = 11664
	L1D_cache_core[12]: Access = 38873, Miss = 23280, Miss_rate = 0.599, Pending_hits = 2581, Reservation_fails = 10033
	L1D_cache_core[13]: Access = 38554, Miss = 23228, Miss_rate = 0.602, Pending_hits = 2499, Reservation_fails = 14162
	L1D_cache_core[14]: Access = 38170, Miss = 23150, Miss_rate = 0.606, Pending_hits = 2718, Reservation_fails = 12846
	L1D_total_cache_accesses = 581289
	L1D_total_cache_misses = 350273
	L1D_total_cache_miss_rate = 0.6026
	L1D_total_cache_pending_hits = 38023
	L1D_total_cache_reservation_fails = 189911
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210474
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 341667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 189813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3437390
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52546
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 431808
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149481
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3489936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 169133
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20627
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27460
ctas_completed 9006, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34869, 19323, 10881, 10881, 10881, 10881, 10881, 10881, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 
gpgpu_n_tot_thrd_icount = 220795488
gpgpu_n_tot_w_icount = 6899859
gpgpu_n_stall_shd_mem = 382877
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 341667
gpgpu_n_mem_write_global = 149481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6908928
gpgpu_n_store_insn = 2391696
gpgpu_n_shmem_insn = 77487144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6699168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18485
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1391296	W0_Idle:8942808	W0_Scoreboard:7950111	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6431184
single_issue_nums: WS0:3527523	WS1:3372336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2733336 {8:341667,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10762632 {72:149481,}
traffic_breakdown_coretomem[INST_ACC_R] = 150120 {8:18765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54666720 {40:1366668,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2391696 {8:298962,}
traffic_breakdown_memtocore[INST_ACC_R] = 3002400 {40:75060,}
maxmflatency = 973 
max_icnt2mem_latency = 1473 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	58169 	932261 	573422 	101808 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17646 	861 	193 	421746 	26163 	25596 	12724 	4903 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	160522 	200999 	204769 	269920 	634470 	194769 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	71 	962 	319 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7199      4958      6577      5188      4951      4206      5269      4403      4666      3588      4957      4862      4682      4017      5466      4800
dram[1]:       4963      4960      4812      5026      4314      3713      4807      4057      3713      3432      4339      4146      3966      3780      4387      4608
dram[2]:       5019      6977      5255      6832      4410      4824      4467      5437      3761      4611      4465      5316      4291      4745      4916      5861
dram[3]:       5312      4789      4962      4917      3885      4305      4153      5200      3506      3741      4101      4439      3779      3923      4527      4507
dram[4]:       6670      4980      6477      5417      5016      4277      5219      4623      4648      3718      4812      5156      4578      4286      5288      5115
dram[5]:       4824      5288      4775      5172      4125      3936      4639      4362      3691      3553      4201      4347      3850      3932      4362      4910
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       895       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       816       675       953       744       941       825       950       836       836       866       808       832       840       813       838
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3818195 n_nop=3763546 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02616
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3800634i bk1: 2748a 3796579i bk2: 1830a 3803532i bk3: 2280a 3800510i bk4: 2232a 3799035i bk5: 2792a 3795350i bk6: 2066a 3800272i bk7: 2620a 3798029i bk8: 2268a 3796800i bk9: 3072a 3793499i bk10: 1696a 3803565i bk11: 2224a 3799673i bk12: 1608a 3803829i bk13: 2224a 3800170i bk14: 1450a 3807194i bk15: 1952a 3804420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026163 
total_CMD = 3818195 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3605807 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3818195 
n_nop = 3763546 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001241 
CoL_Bus_Util = 0.013081 
Either_Row_CoL_Bus_Util = 0.014313 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000659 
queue_avg = 0.162665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162665
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3818195 n_nop=3758144 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02925
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3797940i bk1: 2840a 3795985i bk2: 2138a 3801370i bk3: 2296a 3800948i bk4: 2598a 3795785i bk5: 2848a 3795137i bk6: 2500a 3797628i bk7: 2644a 3797133i bk8: 2994a 3791529i bk9: 3128a 3791690i bk10: 2188a 3799085i bk11: 2232a 3799290i bk12: 1976a 3800382i bk13: 2264a 3799246i bk14: 1786a 3804631i bk15: 1952a 3803855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.029247 
total_CMD = 3818195 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3589527 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3818195 
n_nop = 3758144 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001111 
CoL_Bus_Util = 0.014624 
Either_Row_CoL_Bus_Util = 0.015728 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.183872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183872
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3818195 n_nop=3763472 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02619
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3797101i bk1: 2136a 3800808i bk2: 2296a 3800481i bk3: 1812a 3803577i bk4: 2808a 3795016i bk5: 2222a 3798723i bk6: 2640a 3797245i bk7: 2040a 3800084i bk8: 3082a 3793139i bk9: 2266a 3796937i bk10: 2308a 3799508i bk11: 1608a 3803385i bk12: 2228a 3800233i bk13: 1602a 3804532i bk14: 1984a 3804249i bk15: 1416a 3807548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026188 
total_CMD = 3818195 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3605382 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3818195 
n_nop = 3763472 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001250 
CoL_Bus_Util = 0.013094 
Either_Row_CoL_Bus_Util = 0.014332 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000804 
queue_avg = 0.159399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3818195 n_nop=3758184 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02927
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3796449i bk1: 2488a 3798439i bk2: 2320a 3800496i bk3: 2114a 3801205i bk4: 2852a 3794338i bk5: 2616a 3795802i bk6: 2668a 3796574i bk7: 2472a 3798160i bk8: 3128a 3791807i bk9: 3006a 3791413i bk10: 2320a 3799742i bk11: 2100a 3799401i bk12: 2264a 3799513i bk13: 1980a 3801225i bk14: 1984a 3803927i bk15: 1754a 3804687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.029267 
total_CMD = 3818195 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3589800 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3818195 
n_nop = 3758184 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001090 
CoL_Bus_Util = 0.014633 
Either_Row_CoL_Bus_Util = 0.015717 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.178915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3818195 n_nop=3763847 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02606
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3800994i bk1: 2718a 3797218i bk2: 1844a 3803108i bk3: 2272a 3799780i bk4: 2204a 3799499i bk5: 2800a 3794375i bk6: 2054a 3801319i bk7: 2612a 3797236i bk8: 2236a 3797218i bk9: 3078a 3792820i bk10: 1668a 3803703i bk11: 2220a 3800286i bk12: 1596a 3803589i bk13: 2224a 3799968i bk14: 1450a 3807247i bk15: 1952a 3804745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.026060 
total_CMD = 3818195 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3608104 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3818195 
n_nop = 3763847 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001213 
CoL_Bus_Util = 0.013030 
Either_Row_CoL_Bus_Util = 0.014234 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000662 
queue_avg = 0.159785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159785
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3818195 n_nop=3758726 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02902
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3798255i bk1: 2728a 3796638i bk2: 2132a 3801935i bk3: 2296a 3800677i bk4: 2590a 3796179i bk5: 2820a 3795042i bk6: 2500a 3798351i bk7: 2648a 3796885i bk8: 2972a 3792118i bk9: 3104a 3792100i bk10: 2098a 3799925i bk11: 2232a 3799584i bk12: 1970a 3801150i bk13: 2240a 3799386i bk14: 1782a 3804970i bk15: 1952a 3804011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029019 
total_CMD = 3818195 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3591080 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3818195 
n_nop = 3758726 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001075 
CoL_Bus_Util = 0.014509 
Either_Row_CoL_Bus_Util = 0.015575 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000589 
queue_avg = 0.176569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129052, Miss = 16142, Miss_rate = 0.125, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 156378, Miss = 19928, Miss_rate = 0.127, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 141734, Miss = 18980, Miss_rate = 0.134, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 154874, Miss = 20204, Miss_rate = 0.130, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 155108, Miss = 20128, Miss_rate = 0.130, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 129028, Miss = 15958, Miss_rate = 0.124, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 153672, Miss = 20376, Miss_rate = 0.133, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 142698, Miss = 18832, Miss_rate = 0.132, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 127602, Miss = 16038, Miss_rate = 0.126, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 155366, Miss = 19884, Miss_rate = 0.128, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 142180, Miss = 18846, Miss_rate = 0.133, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 153028, Miss = 20020, Miss_rate = 0.131, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1740720
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1294
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1069376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63664
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1366668
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 298962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75060
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1740720
icnt_total_pkts_simt_to_mem=659409
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17495
	minimum = 5
	maximum = 18
Network latency average = 5.17158
	minimum = 5
	maximum = 18
Slowest packet = 2239390
Flit latency average = 5.12847
	minimum = 5
	maximum = 18
Slowest flit = 2388344
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162941
	minimum = 0.00609185 (at node 9)
	maximum = 0.0589659 (at node 18)
Accepted packet rate average = 0.0162941
	minimum = 0.00507654 (at node 17)
	maximum = 0.029522 (at node 11)
Injected flit rate average = 0.0170563
	minimum = 0.00730241 (at node 9)
	maximum = 0.0589659 (at node 18)
Accepted flit rate average= 0.0170563
	minimum = 0.00585754 (at node 17)
	maximum = 0.029522 (at node 11)
Injected packet length average = 1.04678
Accepted packet length average = 1.04678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3551 (44 samples)
	minimum = 5 (44 samples)
	maximum = 244.523 (44 samples)
Network latency average = 21.0533 (44 samples)
	minimum = 5 (44 samples)
	maximum = 242.205 (44 samples)
Flit latency average = 20.2841 (44 samples)
	minimum = 5 (44 samples)
	maximum = 241.614 (44 samples)
Fragmentation average = 0.00326248 (44 samples)
	minimum = 0 (44 samples)
	maximum = 83.1591 (44 samples)
Injected packet rate average = 0.073066 (44 samples)
	minimum = 0.0275279 (44 samples)
	maximum = 0.202114 (44 samples)
Accepted packet rate average = 0.073066 (44 samples)
	minimum = 0.0249134 (44 samples)
	maximum = 0.110445 (44 samples)
Injected flit rate average = 0.0779036 (44 samples)
	minimum = 0.0357352 (44 samples)
	maximum = 0.202296 (44 samples)
Accepted flit rate average = 0.0779036 (44 samples)
	minimum = 0.0336969 (44 samples)
	maximum = 0.110445 (44 samples)
Injected packet size average = 1.06621 (44 samples)
Accepted packet size average = 1.06621 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 7 sec (487 sec)
gpgpu_simulation_rate = 437104 (inst/sec)
gpgpu_simulation_rate = 2545 (cycle/sec)
gpgpu_silicon_slowdown = 117878x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (17,17,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z12lud_internalPfii'
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 14075
gpu_sim_insn = 6880512
gpu_ipc =     488.8463
gpu_tot_sim_cycle = 1253786
gpu_tot_sim_insn = 219750360
gpu_tot_ipc =     175.2694
gpu_tot_issued_cta = 9295
gpu_occupancy = 76.1506% 
gpu_tot_occupancy = 34.9647% 
max_total_param_size = 0
gpu_stall_dramfull = 905493
gpu_stall_icnt2sh    = 328105
partiton_level_parallism =       1.1530
partiton_level_parallism_total  =       0.4197
partiton_level_parallism_util =       1.6907
partiton_level_parallism_util_total  =       1.7388
L2_BW  =      37.9689 GB/Sec
L2_BW_total  =      13.7546 GB/Sec
gpu_total_sim_rate=439500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3598600
	L1I_total_cache_misses = 53999
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27619
L1D_cache:
	L1D_cache_core[0]: Access = 40008, Miss = 24039, Miss_rate = 0.601, Pending_hits = 2432, Reservation_fails = 13779
	L1D_cache_core[1]: Access = 39720, Miss = 24011, Miss_rate = 0.605, Pending_hits = 2649, Reservation_fails = 14178
	L1D_cache_core[2]: Access = 40105, Miss = 24221, Miss_rate = 0.604, Pending_hits = 2534, Reservation_fails = 13568
	L1D_cache_core[3]: Access = 39480, Miss = 24059, Miss_rate = 0.609, Pending_hits = 2729, Reservation_fails = 14454
	L1D_cache_core[4]: Access = 40169, Miss = 24414, Miss_rate = 0.608, Pending_hits = 2545, Reservation_fails = 14146
	L1D_cache_core[5]: Access = 39734, Miss = 23704, Miss_rate = 0.597, Pending_hits = 2681, Reservation_fails = 16088
	L1D_cache_core[6]: Access = 40518, Miss = 24473, Miss_rate = 0.604, Pending_hits = 2523, Reservation_fails = 13273
	L1D_cache_core[7]: Access = 39927, Miss = 24187, Miss_rate = 0.606, Pending_hits = 2537, Reservation_fails = 12957
	L1D_cache_core[8]: Access = 40117, Miss = 24227, Miss_rate = 0.604, Pending_hits = 2630, Reservation_fails = 13255
	L1D_cache_core[9]: Access = 39827, Miss = 24145, Miss_rate = 0.606, Pending_hits = 2594, Reservation_fails = 17011
	L1D_cache_core[10]: Access = 40082, Miss = 23991, Miss_rate = 0.599, Pending_hits = 2538, Reservation_fails = 12474
	L1D_cache_core[11]: Access = 40533, Miss = 24401, Miss_rate = 0.602, Pending_hits = 2552, Reservation_fails = 14118
	L1D_cache_core[12]: Access = 40217, Miss = 24121, Miss_rate = 0.600, Pending_hits = 2684, Reservation_fails = 11294
	L1D_cache_core[13]: Access = 39834, Miss = 24055, Miss_rate = 0.604, Pending_hits = 2552, Reservation_fails = 14914
	L1D_cache_core[14]: Access = 39514, Miss = 24048, Miss_rate = 0.609, Pending_hits = 2771, Reservation_fails = 13718
	L1D_total_cache_accesses = 599785
	L1D_total_cache_misses = 362096
	L1D_total_cache_miss_rate = 0.6037
	L1D_total_cache_pending_hits = 38951
	L1D_total_cache_reservation_fails = 209227
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 217410
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3544601
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 53999
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27619
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 445680
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154105
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3598600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 183351
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25715
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27619
ctas_completed 9295, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35334, 19788, 11346, 11346, 11346, 11346, 11346, 11346, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 
gpgpu_n_tot_thrd_icount = 227676000
gpgpu_n_tot_w_icount = 7114875
gpgpu_n_stall_shd_mem = 394555
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353197
gpgpu_n_mem_write_global = 154105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7130880
gpgpu_n_store_insn = 2465680
gpgpu_n_shmem_insn = 80002600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20915
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1438305	W0_Idle:8948879	W0_Scoreboard:8085901	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3635031	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2825576 {8:353197,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11095560 {72:154105,}
traffic_breakdown_coretomem[INST_ACC_R] = 150720 {8:18840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56511520 {40:1412788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465680 {8:308210,}
traffic_breakdown_memtocore[INST_ACC_R] = 3014400 {40:75360,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	60163 	961453 	590424 	108970 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17698 	875 	193 	432860 	27339 	27445 	13940 	5490 	317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	163826 	208296 	211723 	276687 	660271 	200014 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	72 	970 	335 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7238      4986      6903      5417      5024      4259      5344      4463      4735      3633      5017      4900      4725      4043      5515      4831
dram[1]:       4992      5209      5131      5942      4372      4138      4879      4476      3773      3737      4386      4436      4002      4073      4429      4916
dram[2]:       5045      7015      5480      7273      4463      4896      4527      5512      3804      4680      4501      5374      4319      4792      4947      5910
dram[3]:       5490      4817      5644      5309      4250      4362      4520      5273      3800      3801      4374      4482      4037      3959      4798      4546
dram[4]:       6709      5007      6794      5700      5085      4328      5292      4679      4719      3761      4873      5191      4623      4313      5336      5147
dram[5]:       4855      5561      5085      6232      4183      4442      4710      4897      3749      3919      4248      4679      3884      4246      4402      5217
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       895       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3861543 n_nop=3806894 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02587
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3843982i bk1: 2748a 3839927i bk2: 1830a 3846880i bk3: 2280a 3843858i bk4: 2232a 3842383i bk5: 2792a 3838698i bk6: 2066a 3843620i bk7: 2620a 3841377i bk8: 2268a 3840148i bk9: 3072a 3836847i bk10: 1696a 3846913i bk11: 2224a 3843021i bk12: 1608a 3847177i bk13: 2224a 3843518i bk14: 1450a 3850542i bk15: 1952a 3847768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025869 
total_CMD = 3861543 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3649155 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3861543 
n_nop = 3806894 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001227 
CoL_Bus_Util = 0.012934 
Either_Row_CoL_Bus_Util = 0.014152 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000659 
queue_avg = 0.160839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3861543 n_nop=3801492 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02892
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3841288i bk1: 2840a 3839333i bk2: 2138a 3844718i bk3: 2296a 3844296i bk4: 2598a 3839133i bk5: 2848a 3838485i bk6: 2500a 3840976i bk7: 2644a 3840481i bk8: 2994a 3834877i bk9: 3128a 3835038i bk10: 2188a 3842433i bk11: 2232a 3842638i bk12: 1976a 3843730i bk13: 2264a 3842594i bk14: 1786a 3847979i bk15: 1952a 3847203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.028919 
total_CMD = 3861543 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3632875 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3861543 
n_nop = 3801492 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001099 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015551 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.181808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3861543 n_nop=3806820 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02589
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3840449i bk1: 2136a 3844156i bk2: 2296a 3843829i bk3: 1812a 3846925i bk4: 2808a 3838364i bk5: 2222a 3842071i bk6: 2640a 3840593i bk7: 2040a 3843432i bk8: 3082a 3836487i bk9: 2266a 3840285i bk10: 2308a 3842856i bk11: 1608a 3846733i bk12: 2228a 3843581i bk13: 1602a 3847880i bk14: 1984a 3847597i bk15: 1416a 3850896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025894 
total_CMD = 3861543 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3648730 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3861543 
n_nop = 3806820 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001236 
CoL_Bus_Util = 0.012947 
Either_Row_CoL_Bus_Util = 0.014171 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000804 
queue_avg = 0.157610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15761
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3861543 n_nop=3801532 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02894
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3839797i bk1: 2488a 3841787i bk2: 2320a 3843844i bk3: 2114a 3844553i bk4: 2852a 3837686i bk5: 2616a 3839150i bk6: 2668a 3839922i bk7: 2472a 3841508i bk8: 3128a 3835155i bk9: 3006a 3834761i bk10: 2320a 3843090i bk11: 2100a 3842749i bk12: 2264a 3842861i bk13: 1980a 3844573i bk14: 1984a 3847275i bk15: 1754a 3848035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.028938 
total_CMD = 3861543 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3633148 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3861543 
n_nop = 3801532 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001077 
CoL_Bus_Util = 0.014469 
Either_Row_CoL_Bus_Util = 0.015541 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.176906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3861543 n_nop=3807195 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02577
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3844342i bk1: 2718a 3840566i bk2: 1844a 3846456i bk3: 2272a 3843128i bk4: 2204a 3842847i bk5: 2800a 3837723i bk6: 2054a 3844667i bk7: 2612a 3840584i bk8: 2236a 3840566i bk9: 3078a 3836168i bk10: 1668a 3847051i bk11: 2220a 3843634i bk12: 1596a 3846937i bk13: 2224a 3843316i bk14: 1450a 3850595i bk15: 1952a 3848093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.025768 
total_CMD = 3861543 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3651452 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3861543 
n_nop = 3807195 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001200 
CoL_Bus_Util = 0.012884 
Either_Row_CoL_Bus_Util = 0.014074 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000662 
queue_avg = 0.157992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157992
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3861543 n_nop=3802074 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02869
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3841603i bk1: 2728a 3839986i bk2: 2132a 3845283i bk3: 2296a 3844025i bk4: 2590a 3839527i bk5: 2820a 3838390i bk6: 2500a 3841699i bk7: 2648a 3840233i bk8: 2972a 3835466i bk9: 3104a 3835448i bk10: 2098a 3843273i bk11: 2232a 3842932i bk12: 1970a 3844498i bk13: 2240a 3842734i bk14: 1782a 3848318i bk15: 1952a 3847359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028693 
total_CMD = 3861543 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3634428 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3861543 
n_nop = 3802074 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001063 
CoL_Bus_Util = 0.014347 
Either_Row_CoL_Bus_Util = 0.015400 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000589 
queue_avg = 0.174587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132348, Miss = 16142, Miss_rate = 0.122, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 159662, Miss = 19928, Miss_rate = 0.125, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 145018, Miss = 18980, Miss_rate = 0.131, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 163174, Miss = 20204, Miss_rate = 0.124, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 158404, Miss = 20128, Miss_rate = 0.127, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 132636, Miss = 15958, Miss_rate = 0.120, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 162050, Miss = 20376, Miss_rate = 0.126, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 146318, Miss = 18832, Miss_rate = 0.129, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 130886, Miss = 16038, Miss_rate = 0.123, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 158906, Miss = 19884, Miss_rate = 0.125, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 145468, Miss = 18846, Miss_rate = 0.130, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 161518, Miss = 20020, Miss_rate = 0.124, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1796388
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1254
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1115496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1412788
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 308210
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1796388
icnt_total_pkts_simt_to_mem=680262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.8643
	minimum = 5
	maximum = 1300
Network latency average = 60.6412
	minimum = 5
	maximum = 1300
Slowest packet = 2257443
Flit latency average = 58.0696
	minimum = 5
	maximum = 1300
Slowest flit = 2406924
Fragmentation average = 0.0161342
	minimum = 0
	maximum = 270
Injected packet rate average = 0.18919
	minimum = 0.0664298 (at node 1)
	maximum = 0.603197 (at node 26)
Accepted packet rate average = 0.18919
	minimum = 0.0712611 (at node 16)
	maximum = 0.301528 (at node 0)
Injected flit rate average = 0.201358
	minimum = 0.0857549 (at node 1)
	maximum = 0.603197 (at node 26)
Accepted flit rate average= 0.201358
	minimum = 0.0971226 (at node 16)
	maximum = 0.301528 (at node 0)
Injected packet length average = 1.06431
Accepted packet length average = 1.06431
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2997 (45 samples)
	minimum = 5 (45 samples)
	maximum = 267.978 (45 samples)
Network latency average = 21.933 (45 samples)
	minimum = 5 (45 samples)
	maximum = 265.711 (45 samples)
Flit latency average = 21.1238 (45 samples)
	minimum = 5 (45 samples)
	maximum = 265.133 (45 samples)
Fragmentation average = 0.00354852 (45 samples)
	minimum = 0 (45 samples)
	maximum = 87.3111 (45 samples)
Injected packet rate average = 0.0756465 (45 samples)
	minimum = 0.0283924 (45 samples)
	maximum = 0.211027 (45 samples)
Accepted packet rate average = 0.0756465 (45 samples)
	minimum = 0.0259433 (45 samples)
	maximum = 0.114691 (45 samples)
Injected flit rate average = 0.080647 (45 samples)
	minimum = 0.0368467 (45 samples)
	maximum = 0.211205 (45 samples)
Accepted flit rate average = 0.080647 (45 samples)
	minimum = 0.0351063 (45 samples)
	maximum = 0.114691 (45 samples)
Injected packet size average = 1.0661 (45 samples)
Accepted packet size average = 1.0661 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 20 sec (500 sec)
gpgpu_simulation_rate = 439500 (inst/sec)
gpgpu_simulation_rate = 2507 (cycle/sec)
gpgpu_silicon_slowdown = 119664x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (16,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1280185
gpu_tot_sim_insn = 219770240
gpu_tot_ipc =     171.6707
gpu_tot_issued_cta = 9296
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.8970% 
max_total_param_size = 0
gpu_stall_dramfull = 905493
gpu_stall_icnt2sh    = 328105
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4110
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7387
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      13.4720 GB/Sec
gpu_total_sim_rate=436918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3600272
	L1I_total_cache_misses = 54011
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27619
L1D_cache:
	L1D_cache_core[0]: Access = 40008, Miss = 24039, Miss_rate = 0.601, Pending_hits = 2432, Reservation_fails = 13779
	L1D_cache_core[1]: Access = 39720, Miss = 24011, Miss_rate = 0.605, Pending_hits = 2649, Reservation_fails = 14178
	L1D_cache_core[2]: Access = 40105, Miss = 24221, Miss_rate = 0.604, Pending_hits = 2534, Reservation_fails = 13568
	L1D_cache_core[3]: Access = 39480, Miss = 24059, Miss_rate = 0.609, Pending_hits = 2729, Reservation_fails = 14454
	L1D_cache_core[4]: Access = 40169, Miss = 24414, Miss_rate = 0.608, Pending_hits = 2545, Reservation_fails = 14146
	L1D_cache_core[5]: Access = 39734, Miss = 23704, Miss_rate = 0.597, Pending_hits = 2681, Reservation_fails = 16088
	L1D_cache_core[6]: Access = 40518, Miss = 24473, Miss_rate = 0.604, Pending_hits = 2523, Reservation_fails = 13273
	L1D_cache_core[7]: Access = 39927, Miss = 24187, Miss_rate = 0.606, Pending_hits = 2537, Reservation_fails = 12957
	L1D_cache_core[8]: Access = 40117, Miss = 24227, Miss_rate = 0.604, Pending_hits = 2630, Reservation_fails = 13255
	L1D_cache_core[9]: Access = 39827, Miss = 24145, Miss_rate = 0.606, Pending_hits = 2594, Reservation_fails = 17011
	L1D_cache_core[10]: Access = 40082, Miss = 23991, Miss_rate = 0.599, Pending_hits = 2538, Reservation_fails = 12474
	L1D_cache_core[11]: Access = 40533, Miss = 24401, Miss_rate = 0.602, Pending_hits = 2552, Reservation_fails = 14118
	L1D_cache_core[12]: Access = 40248, Miss = 24137, Miss_rate = 0.600, Pending_hits = 2684, Reservation_fails = 11294
	L1D_cache_core[13]: Access = 39834, Miss = 24055, Miss_rate = 0.604, Pending_hits = 2552, Reservation_fails = 14914
	L1D_cache_core[14]: Access = 39514, Miss = 24048, Miss_rate = 0.609, Pending_hits = 2771, Reservation_fails = 13718
	L1D_total_cache_accesses = 599816
	L1D_total_cache_misses = 362112
	L1D_total_cache_miss_rate = 0.6037
	L1D_total_cache_pending_hits = 38951
	L1D_total_cache_reservation_fails = 209227
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 217416
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217326
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3546261
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54011
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27619
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 445696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3600272

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 183351
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25715
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27619
ctas_completed 9296, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35334, 19788, 11346, 11346, 11346, 11346, 11346, 11346, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 
gpgpu_n_tot_thrd_icount = 227770368
gpgpu_n_tot_w_icount = 7117824
gpgpu_n_stall_shd_mem = 395059
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353213
gpgpu_n_mem_write_global = 154120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7131136
gpgpu_n_store_insn = 2465920
gpgpu_n_shmem_insn = 80007296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20915
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1438305	W0_Idle:8978986	W0_Scoreboard:8105641	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:429416	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3637980	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2825704 {8:353213,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11096640 {72:154120,}
traffic_breakdown_coretomem[INST_ACC_R] = 150816 {8:18852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56514080 {40:1412852,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465920 {8:308240,}
traffic_breakdown_memtocore[INST_ACC_R] = 3016320 {40:75408,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	60194 	961516 	590424 	108970 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17710 	875 	193 	432891 	27339 	27445 	13940 	5490 	317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	163920 	208296 	211723 	276687 	660271 	200014 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	73 	979 	335 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7238      4986      6903      5417      5024      4259      5344      4463      4735      3633      5017      4900      4725      4043      5515      4831
dram[1]:       4992      5209      5131      5942      4372      4141      4879      4476      3773      3737      4386      4436      4002      4073      4429      4916
dram[2]:       5045      7015      5480      7273      4463      4896      4527      5512      3804      4680      4501      5374      4319      4792      4947      5910
dram[3]:       5490      4817      5644      5309      4253      4362      4520      5273      3800      3801      4374      4482      4037      3959      4798      4546
dram[4]:       6709      5007      6794      5700      5085      4328      5292      4679      4719      3761      4873      5191      4623      4313      5336      5147
dram[5]:       4855      5561      5085      6232      4183      4445      4710      4897      3749      3919      4248      4679      3884      4246      4402      5217
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       895       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3942849 n_nop=3888200 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02534
n_activity=266849 dram_eff=0.3743
bk0: 2132a 3925288i bk1: 2748a 3921233i bk2: 1830a 3928186i bk3: 2280a 3925164i bk4: 2232a 3923689i bk5: 2792a 3920004i bk6: 2066a 3924926i bk7: 2620a 3922683i bk8: 2268a 3921454i bk9: 3072a 3918153i bk10: 1696a 3928219i bk11: 2224a 3924327i bk12: 1608a 3928483i bk13: 2224a 3924824i bk14: 1450a 3931848i bk15: 1952a 3929074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025335 
total_CMD = 3942849 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3730461 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 3942849 
n_nop = 3888200 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001202 
CoL_Bus_Util = 0.012668 
Either_Row_CoL_Bus_Util = 0.013860 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000659 
queue_avg = 0.157522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3942849 n_nop=3882798 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02832
n_activity=284711 dram_eff=0.3922
bk0: 2492a 3922594i bk1: 2840a 3920639i bk2: 2138a 3926024i bk3: 2296a 3925602i bk4: 2598a 3920439i bk5: 2848a 3919791i bk6: 2500a 3922282i bk7: 2644a 3921787i bk8: 2994a 3916183i bk9: 3128a 3916344i bk10: 2188a 3923739i bk11: 2232a 3923944i bk12: 1976a 3925036i bk13: 2264a 3923900i bk14: 1786a 3929285i bk15: 1952a 3928509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.028323 
total_CMD = 3942849 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3714181 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 3942849 
n_nop = 3882798 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001076 
CoL_Bus_Util = 0.014161 
Either_Row_CoL_Bus_Util = 0.015230 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.178059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3942849 n_nop=3888126 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02536
n_activity=267823 dram_eff=0.3733
bk0: 2774a 3921755i bk1: 2136a 3925462i bk2: 2296a 3925135i bk3: 1812a 3928231i bk4: 2808a 3919670i bk5: 2222a 3923377i bk6: 2640a 3921899i bk7: 2040a 3924738i bk8: 3082a 3917793i bk9: 2266a 3921591i bk10: 2308a 3924162i bk11: 1608a 3928039i bk12: 2228a 3924887i bk13: 1602a 3929186i bk14: 1984a 3928903i bk15: 1416a 3932202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025360 
total_CMD = 3942849 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3730036 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 3942849 
n_nop = 3888126 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001210 
CoL_Bus_Util = 0.012680 
Either_Row_CoL_Bus_Util = 0.013879 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000804 
queue_avg = 0.154360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15436
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3942849 n_nop=3882838 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02834
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3921103i bk1: 2488a 3923093i bk2: 2320a 3925150i bk3: 2114a 3925859i bk4: 2852a 3918992i bk5: 2616a 3920456i bk6: 2668a 3921228i bk7: 2472a 3922814i bk8: 3128a 3916461i bk9: 3006a 3916067i bk10: 2320a 3924396i bk11: 2100a 3924055i bk12: 2264a 3924167i bk13: 1980a 3925879i bk14: 1984a 3928581i bk15: 1754a 3929341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.028341 
total_CMD = 3942849 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3714454 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 3942849 
n_nop = 3882838 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001055 
CoL_Bus_Util = 0.014171 
Either_Row_CoL_Bus_Util = 0.015220 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000367 
queue_avg = 0.173258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173258
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3942849 n_nop=3888501 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02524
n_activity=263987 dram_eff=0.3769
bk0: 2112a 3925648i bk1: 2718a 3921872i bk2: 1844a 3927762i bk3: 2272a 3924434i bk4: 2204a 3924153i bk5: 2800a 3919029i bk6: 2054a 3925973i bk7: 2612a 3921890i bk8: 2236a 3921872i bk9: 3078a 3917474i bk10: 1668a 3928357i bk11: 2220a 3924940i bk12: 1596a 3928243i bk13: 2224a 3924622i bk14: 1450a 3931901i bk15: 1952a 3929399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.025237 
total_CMD = 3942849 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3732758 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 3942849 
n_nop = 3888501 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001175 
CoL_Bus_Util = 0.012618 
Either_Row_CoL_Bus_Util = 0.013784 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000662 
queue_avg = 0.154734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3942849 n_nop=3883380 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.0281
n_activity=283162 dram_eff=0.3913
bk0: 2488a 3922909i bk1: 2728a 3921292i bk2: 2132a 3926589i bk3: 2296a 3925331i bk4: 2590a 3920833i bk5: 2820a 3919696i bk6: 2500a 3923005i bk7: 2648a 3921539i bk8: 2972a 3916772i bk9: 3104a 3916754i bk10: 2098a 3924579i bk11: 2232a 3924238i bk12: 1970a 3925804i bk13: 2240a 3924040i bk14: 1782a 3929624i bk15: 1952a 3928665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028102 
total_CMD = 3942849 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3715734 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 3942849 
n_nop = 3883380 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001041 
CoL_Bus_Util = 0.014051 
Either_Row_CoL_Bus_Util = 0.015083 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000589 
queue_avg = 0.170987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170987

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132356, Miss = 16142, Miss_rate = 0.122, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 159662, Miss = 19928, Miss_rate = 0.125, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 145026, Miss = 18980, Miss_rate = 0.131, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 163204, Miss = 20204, Miss_rate = 0.124, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 158412, Miss = 20128, Miss_rate = 0.127, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 132636, Miss = 15958, Miss_rate = 0.120, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 162092, Miss = 20376, Miss_rate = 0.126, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 146318, Miss = 18832, Miss_rate = 0.129, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 130894, Miss = 16038, Miss_rate = 0.123, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 158906, Miss = 19884, Miss_rate = 0.125, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 145476, Miss = 18846, Miss_rate = 0.130, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 161548, Miss = 20020, Miss_rate = 0.124, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1796530
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1254
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1115560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64012
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1412852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 308240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1796530
icnt_total_pkts_simt_to_mem=680320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2322681
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2476650
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 12)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 12)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 12)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9085 (46 samples)
	minimum = 5 (46 samples)
	maximum = 262.413 (46 samples)
Network latency average = 21.5667 (46 samples)
	minimum = 5 (46 samples)
	maximum = 260.065 (46 samples)
Flit latency average = 20.7733 (46 samples)
	minimum = 5 (46 samples)
	maximum = 259.478 (46 samples)
Fragmentation average = 0.00347138 (46 samples)
	minimum = 0 (46 samples)
	maximum = 85.413 (46 samples)
Injected packet rate average = 0.0740077 (46 samples)
	minimum = 0.0277752 (46 samples)
	maximum = 0.206475 (46 samples)
Accepted packet rate average = 0.0740077 (46 samples)
	minimum = 0.0253794 (46 samples)
	maximum = 0.112315 (46 samples)
Injected flit rate average = 0.0788999 (46 samples)
	minimum = 0.0360457 (46 samples)
	maximum = 0.206661 (46 samples)
Accepted flit rate average = 0.0788999 (46 samples)
	minimum = 0.0343432 (46 samples)
	maximum = 0.112315 (46 samples)
Injected packet size average = 1.0661 (46 samples)
Accepted packet size average = 1.0661 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 23 sec (503 sec)
gpgpu_simulation_rate = 436918 (inst/sec)
gpgpu_simulation_rate = 2545 (cycle/sec)
gpgpu_silicon_slowdown = 117878x
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z13lud_perimeterPfii'
Destroy streams for kernel 47: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 47 
gpu_sim_cycle = 25598
gpu_sim_insn = 314880
gpu_ipc =      12.3010
gpu_tot_sim_cycle = 1305783
gpu_tot_sim_insn = 220085120
gpu_tot_ipc =     168.5465
gpu_tot_issued_cta = 9312
gpu_occupancy = 2.2236% 
gpu_tot_occupancy = 33.9558% 
max_total_param_size = 0
gpu_stall_dramfull = 905493
gpu_stall_icnt2sh    = 328105
partiton_level_parallism =       0.0944
partiton_level_parallism_total  =       0.4048
partiton_level_parallism_util =       1.0504
partiton_level_parallism_util_total  =       1.7335
L2_BW  =       3.2538 GB/Sec
L2_BW_total  =      13.2717 GB/Sec
gpu_total_sim_rate=434092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3610032
	L1I_total_cache_misses = 55258
	L1I_total_cache_miss_rate = 0.0153
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27619
L1D_cache:
	L1D_cache_core[0]: Access = 40087, Miss = 24087, Miss_rate = 0.601, Pending_hits = 2432, Reservation_fails = 13779
	L1D_cache_core[1]: Access = 39799, Miss = 24059, Miss_rate = 0.605, Pending_hits = 2649, Reservation_fails = 14178
	L1D_cache_core[2]: Access = 40184, Miss = 24269, Miss_rate = 0.604, Pending_hits = 2534, Reservation_fails = 13568
	L1D_cache_core[3]: Access = 39559, Miss = 24107, Miss_rate = 0.609, Pending_hits = 2729, Reservation_fails = 14454
	L1D_cache_core[4]: Access = 40248, Miss = 24462, Miss_rate = 0.608, Pending_hits = 2545, Reservation_fails = 14146
	L1D_cache_core[5]: Access = 39813, Miss = 23752, Miss_rate = 0.597, Pending_hits = 2681, Reservation_fails = 16088
	L1D_cache_core[6]: Access = 40597, Miss = 24521, Miss_rate = 0.604, Pending_hits = 2523, Reservation_fails = 13273
	L1D_cache_core[7]: Access = 40006, Miss = 24235, Miss_rate = 0.606, Pending_hits = 2537, Reservation_fails = 12957
	L1D_cache_core[8]: Access = 40196, Miss = 24275, Miss_rate = 0.604, Pending_hits = 2630, Reservation_fails = 13255
	L1D_cache_core[9]: Access = 39906, Miss = 24193, Miss_rate = 0.606, Pending_hits = 2594, Reservation_fails = 17011
	L1D_cache_core[10]: Access = 40161, Miss = 24039, Miss_rate = 0.599, Pending_hits = 2538, Reservation_fails = 12474
	L1D_cache_core[11]: Access = 40612, Miss = 24449, Miss_rate = 0.602, Pending_hits = 2552, Reservation_fails = 14118
	L1D_cache_core[12]: Access = 40327, Miss = 24185, Miss_rate = 0.600, Pending_hits = 2684, Reservation_fails = 11294
	L1D_cache_core[13]: Access = 39992, Miss = 24135, Miss_rate = 0.603, Pending_hits = 2568, Reservation_fails = 14914
	L1D_cache_core[14]: Access = 39593, Miss = 24096, Miss_rate = 0.609, Pending_hits = 2771, Reservation_fails = 13718
	L1D_total_cache_accesses = 601080
	L1D_total_cache_misses = 362864
	L1D_total_cache_miss_rate = 0.6037
	L1D_total_cache_pending_hits = 38967
	L1D_total_cache_reservation_fails = 209227
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217560
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217470
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3554774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 55258
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27619
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 446464
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154616
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3610032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 183351
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25715
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27619
ctas_completed 9312, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36540, 19788, 11346, 11346, 11346, 11346, 11346, 11346, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 
gpgpu_n_tot_thrd_icount = 228387840
gpgpu_n_tot_w_icount = 7137120
gpgpu_n_stall_shd_mem = 398643
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353965
gpgpu_n_mem_write_global = 154616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2473856
gpgpu_n_shmem_insn = 80109184
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6924288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20915
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1439663	W0_Idle:9518269	W0_Scoreboard:8306158	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646632
single_issue_nums: WS0:3656070	WS1:3481050	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2831720 {8:353965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11132352 {72:154616,}
traffic_breakdown_coretomem[INST_ACC_R] = 160168 {8:20021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56634400 {40:1415860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2473856 {8:309232,}
traffic_breakdown_memtocore[INST_ACC_R] = 3203360 {40:80084,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	61306 	964404 	590424 	108970 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18844 	904 	199 	434139 	27339 	27445 	13940 	5490 	317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	167683 	208523 	211733 	276687 	660271 	200014 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	77 	1003 	335 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7238      4986      6903      5417      5041      4273      5344      4463      4735      3633      5017      4900      4725      4043      5515      4831
dram[1]:       4992      5215      5131      5948      4385      4191      4879      4487      3773      3746      4386      4443      4002      4079      4429      4923
dram[2]:       5045      7015      5480      7273      4475      4914      4527      5512      3804      4680      4501      5374      4319      4792      4947      5910
dram[3]:       5495      4817      5650      5309      4307      4375      4530      5273      3808      3801      4382      4482      4043      3959      4805      4546
dram[4]:       6709      5007      6794      5700      5105      4340      5292      4679      4719      3761      4873      5191      4623      4313      5336      5147
dram[5]:       4855      5566      5085      6239      4198      4493      4710      4907      3749      3928      4248      4688      3884      4252      4402      5224
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       895       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4021688 n_nop=3967039 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02484
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4004127i bk1: 2748a 4000072i bk2: 1830a 4007025i bk3: 2280a 4004003i bk4: 2232a 4002528i bk5: 2792a 3998843i bk6: 2066a 4003765i bk7: 2620a 4001522i bk8: 2268a 4000293i bk9: 3072a 3996992i bk10: 1696a 4007058i bk11: 2224a 4003166i bk12: 1608a 4007322i bk13: 2224a 4003663i bk14: 1450a 4010687i bk15: 1952a 4007913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024839 
total_CMD = 4021688 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3809300 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4021688 
n_nop = 3967039 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.012419 
Either_Row_CoL_Bus_Util = 0.013589 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000659 
queue_avg = 0.154434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4021688 n_nop=3961637 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02777
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4001433i bk1: 2840a 3999478i bk2: 2138a 4004863i bk3: 2296a 4004441i bk4: 2598a 3999278i bk5: 2848a 3998630i bk6: 2500a 4001121i bk7: 2644a 4000626i bk8: 2994a 3995022i bk9: 3128a 3995183i bk10: 2188a 4002578i bk11: 2232a 4002783i bk12: 1976a 4003875i bk13: 2264a 4002739i bk14: 1786a 4008124i bk15: 1952a 4007348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.027767 
total_CMD = 4021688 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3793020 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4021688 
n_nop = 3961637 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001055 
CoL_Bus_Util = 0.013884 
Either_Row_CoL_Bus_Util = 0.014932 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.174568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4021688 n_nop=3966965 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02486
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4000594i bk1: 2136a 4004301i bk2: 2296a 4003974i bk3: 1812a 4007070i bk4: 2808a 3998509i bk5: 2222a 4002216i bk6: 2640a 4000738i bk7: 2040a 4003577i bk8: 3082a 3996632i bk9: 2266a 4000430i bk10: 2308a 4003001i bk11: 1608a 4006878i bk12: 2228a 4003726i bk13: 1602a 4008025i bk14: 1984a 4007742i bk15: 1416a 4011041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024863 
total_CMD = 4021688 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3808875 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4021688 
n_nop = 3966965 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001187 
CoL_Bus_Util = 0.012431 
Either_Row_CoL_Bus_Util = 0.013607 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000804 
queue_avg = 0.151334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4021688 n_nop=3961677 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02779
n_activity=284555 dram_eff=0.3927
bk0: 2840a 3999942i bk1: 2488a 4001932i bk2: 2320a 4003989i bk3: 2114a 4004698i bk4: 2852a 3997831i bk5: 2616a 3999295i bk6: 2668a 4000067i bk7: 2472a 4001653i bk8: 3128a 3995300i bk9: 3006a 3994906i bk10: 2320a 4003235i bk11: 2100a 4002894i bk12: 2264a 4003006i bk13: 1980a 4004718i bk14: 1984a 4007420i bk15: 1754a 4008180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.027786 
total_CMD = 4021688 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3793293 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4021688 
n_nop = 3961677 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001034 
CoL_Bus_Util = 0.013893 
Either_Row_CoL_Bus_Util = 0.014922 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.169862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4021688 n_nop=3967340 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02474
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4004487i bk1: 2718a 4000711i bk2: 1844a 4006601i bk3: 2272a 4003273i bk4: 2204a 4002992i bk5: 2800a 3997868i bk6: 2054a 4004812i bk7: 2612a 4000729i bk8: 2236a 4000711i bk9: 3078a 3996313i bk10: 1668a 4007196i bk11: 2220a 4003779i bk12: 1596a 4007082i bk13: 2224a 4003461i bk14: 1450a 4010740i bk15: 1952a 4008238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.024742 
total_CMD = 4021688 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3811597 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4021688 
n_nop = 3967340 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001152 
CoL_Bus_Util = 0.012371 
Either_Row_CoL_Bus_Util = 0.013514 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000662 
queue_avg = 0.151700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4021688 n_nop=3962219 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02755
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4001748i bk1: 2728a 4000131i bk2: 2132a 4005428i bk3: 2296a 4004170i bk4: 2590a 3999672i bk5: 2820a 3998535i bk6: 2500a 4001844i bk7: 2648a 4000378i bk8: 2972a 3995611i bk9: 3104a 3995593i bk10: 2098a 4003418i bk11: 2232a 4003077i bk12: 1970a 4004643i bk13: 2240a 4002879i bk14: 1782a 4008463i bk15: 1952a 4007504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027551 
total_CMD = 4021688 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3794573 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4021688 
n_nop = 3962219 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001020 
CoL_Bus_Util = 0.013775 
Either_Row_CoL_Bus_Util = 0.014787 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000589 
queue_avg = 0.167635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132896, Miss = 16142, Miss_rate = 0.121, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 160278, Miss = 19928, Miss_rate = 0.124, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 145506, Miss = 18980, Miss_rate = 0.130, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 164630, Miss = 20204, Miss_rate = 0.123, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 158892, Miss = 20128, Miss_rate = 0.127, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 133116, Miss = 15958, Miss_rate = 0.120, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 163442, Miss = 20376, Miss_rate = 0.125, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 146798, Miss = 18832, Miss_rate = 0.128, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 131390, Miss = 16038, Miss_rate = 0.122, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 159386, Miss = 19884, Miss_rate = 0.125, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 146028, Miss = 18846, Miss_rate = 0.129, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 162844, Miss = 20020, Miss_rate = 0.123, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1805206
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1248
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1118568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 305686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68688
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1415860
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 309232
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80084
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1805206
icnt_total_pkts_simt_to_mem=683233
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.16767
	minimum = 5
	maximum = 18
Network latency average = 5.16596
	minimum = 5
	maximum = 18
Slowest packet = 2322741
Flit latency average = 5.13841
	minimum = 5
	maximum = 18
Slowest flit = 2476861
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0160502
	minimum = 0.00609423 (at node 12)
	maximum = 0.0557075 (at node 18)
Accepted packet rate average = 0.0160502
	minimum = 0.00507852 (at node 17)
	maximum = 0.0295336 (at node 13)
Injected flit rate average = 0.0167678
	minimum = 0.00730526 (at node 12)
	maximum = 0.0557075 (at node 18)
Accepted flit rate average= 0.0167678
	minimum = 0.00585983 (at node 17)
	maximum = 0.0295336 (at node 13)
Injected packet length average = 1.04471
Accepted packet length average = 1.04471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.531 (47 samples)
	minimum = 5 (47 samples)
	maximum = 257.213 (47 samples)
Network latency average = 21.2177 (47 samples)
	minimum = 5 (47 samples)
	maximum = 254.915 (47 samples)
Flit latency average = 20.4406 (47 samples)
	minimum = 5 (47 samples)
	maximum = 254.34 (47 samples)
Fragmentation average = 0.00339752 (47 samples)
	minimum = 0 (47 samples)
	maximum = 83.5957 (47 samples)
Injected packet rate average = 0.0727745 (47 samples)
	minimum = 0.0273139 (47 samples)
	maximum = 0.203267 (47 samples)
Accepted packet rate average = 0.0727745 (47 samples)
	minimum = 0.0249474 (47 samples)
	maximum = 0.110553 (47 samples)
Injected flit rate average = 0.077578 (47 samples)
	minimum = 0.0354342 (47 samples)
	maximum = 0.20345 (47 samples)
Accepted flit rate average = 0.077578 (47 samples)
	minimum = 0.0337371 (47 samples)
	maximum = 0.110553 (47 samples)
Injected packet size average = 1.066 (47 samples)
Accepted packet size average = 1.066 (47 samples)
Hops average = 1 (47 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 27 sec (507 sec)
gpgpu_simulation_rate = 434092 (inst/sec)
gpgpu_simulation_rate = 2575 (cycle/sec)
gpgpu_silicon_slowdown = 116504x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (16,16,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z12lud_internalPfii'
Destroy streams for kernel 48: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 48 
gpu_sim_cycle = 11889
gpu_sim_insn = 6094848
gpu_ipc =     512.6460
gpu_tot_sim_cycle = 1317672
gpu_tot_sim_insn = 226179968
gpu_tot_ipc =     171.6512
gpu_tot_issued_cta = 9568
gpu_occupancy = 75.1754% 
gpu_tot_occupancy = 34.4885% 
max_total_param_size = 0
gpu_stall_dramfull = 943108
gpu_stall_icnt2sh    = 335895
partiton_level_parallism =       1.2166
partiton_level_parallism_total  =       0.4122
partiton_level_parallism_util =       1.7899
partiton_level_parallism_util_total  =       1.7350
L2_BW  =      40.1021 GB/Sec
L2_BW_total  =      13.5138 GB/Sec
gpu_total_sim_rate=434961

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706288
	L1I_total_cache_misses = 56909
	L1I_total_cache_miss_rate = 0.0154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27869
L1D_cache:
	L1D_cache_core[0]: Access = 41175, Miss = 24771, Miss_rate = 0.602, Pending_hits = 2521, Reservation_fails = 13779
	L1D_cache_core[1]: Access = 40887, Miss = 24691, Miss_rate = 0.604, Pending_hits = 2782, Reservation_fails = 14274
	L1D_cache_core[2]: Access = 41336, Miss = 25088, Miss_rate = 0.607, Pending_hits = 2597, Reservation_fails = 14230
	L1D_cache_core[3]: Access = 40711, Miss = 24844, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 14757
	L1D_cache_core[4]: Access = 41272, Miss = 25142, Miss_rate = 0.609, Pending_hits = 2622, Reservation_fails = 15349
	L1D_cache_core[5]: Access = 40901, Miss = 24447, Miss_rate = 0.598, Pending_hits = 2775, Reservation_fails = 17612
	L1D_cache_core[6]: Access = 41685, Miss = 25208, Miss_rate = 0.605, Pending_hits = 2596, Reservation_fails = 13835
	L1D_cache_core[7]: Access = 41094, Miss = 24949, Miss_rate = 0.607, Pending_hits = 2594, Reservation_fails = 13601
	L1D_cache_core[8]: Access = 41220, Miss = 24947, Miss_rate = 0.605, Pending_hits = 2707, Reservation_fails = 14548
	L1D_cache_core[9]: Access = 41122, Miss = 24937, Miss_rate = 0.606, Pending_hits = 2678, Reservation_fails = 17533
	L1D_cache_core[10]: Access = 41249, Miss = 24764, Miss_rate = 0.600, Pending_hits = 2596, Reservation_fails = 13182
	L1D_cache_core[11]: Access = 41700, Miss = 25177, Miss_rate = 0.604, Pending_hits = 2608, Reservation_fails = 15305
	L1D_cache_core[12]: Access = 41351, Miss = 24825, Miss_rate = 0.600, Pending_hits = 2764, Reservation_fails = 12386
	L1D_cache_core[13]: Access = 41080, Miss = 24863, Miss_rate = 0.605, Pending_hits = 2638, Reservation_fails = 15564
	L1D_cache_core[14]: Access = 40681, Miss = 24737, Miss_rate = 0.608, Pending_hits = 2907, Reservation_fails = 14054
	L1D_total_cache_accesses = 617464
	L1D_total_cache_misses = 373390
	L1D_total_cache_miss_rate = 0.6047
	L1D_total_cache_pending_hits = 40193
	L1D_total_cache_reservation_fails = 220009
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 223704
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 219904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3649379
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56909
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3706288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 188302
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27869
ctas_completed 9568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36912, 20160, 11718, 11718, 11718, 11718, 11718, 11718, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 234482688
gpgpu_n_tot_w_icount = 7327584
gpgpu_n_stall_shd_mem = 406943
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364258
gpgpu_n_mem_write_global = 158712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340032
gpgpu_n_store_insn = 2539392
gpgpu_n_shmem_insn = 82337408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1480700	W0_Idle:9524570	W0_Scoreboard:8414036	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3751302	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2914064 {8:364258,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11427264 {72:158712,}
traffic_breakdown_coretomem[INST_ACC_R] = 160768 {8:20096,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58281280 {40:1457032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539392 {8:317424,}
traffic_breakdown_memtocore[INST_ACC_R] = 3215360 {40:80384,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	63058 	993133 	605033 	113244 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18902 	917 	199 	445455 	28361 	28438 	14352 	6035 	422 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	170691 	214678 	217746 	284351 	683652 	203157 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	78 	1013 	345 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7279      5016      6938      5453      5287      4494      5421      4519      4802      3676      5085      4946      4767      4071      5562      4866
dram[1]:       5026      5459      5163      6202      4604      4844      4939      4942      3829      4123      4453      4803      4032      4277      4462      5183
dram[2]:       5073      7054      5512      7306      4651      5157      4585      5591      3847      4742      4545      5435      4346      4837      4981      5960
dram[3]:       5713      4854      5864      5343      4816      4601      4923      5336      4151      3860      4720      4551      4224      3988      5056      4581
dram[4]:       6751      5035      6829      5733      5411      4516      5371      4734      4787      3804      4944      5231      4671      4339      5384      5182
dram[5]:       4893      5698      5117      6357      4455      4861      4769      5251      3801      4237      4308      5001      3914      4373      4436      5383
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4058304 n_nop=4003655 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02461
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4040743i bk1: 2748a 4036688i bk2: 1830a 4043641i bk3: 2280a 4040619i bk4: 2232a 4039144i bk5: 2792a 4035459i bk6: 2066a 4040381i bk7: 2620a 4038138i bk8: 2268a 4036909i bk9: 3072a 4033608i bk10: 1696a 4043674i bk11: 2224a 4039782i bk12: 1608a 4043938i bk13: 2224a 4040279i bk14: 1450a 4047303i bk15: 1952a 4044529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024615 
total_CMD = 4058304 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3845916 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4058304 
n_nop = 4003655 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001167 
CoL_Bus_Util = 0.012307 
Either_Row_CoL_Bus_Util = 0.013466 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000659 
queue_avg = 0.153041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4058304 n_nop=3998253 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02752
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4038049i bk1: 2840a 4036094i bk2: 2138a 4041479i bk3: 2296a 4041057i bk4: 2598a 4035894i bk5: 2848a 4035246i bk6: 2500a 4037737i bk7: 2644a 4037242i bk8: 2994a 4031638i bk9: 3128a 4031799i bk10: 2188a 4039194i bk11: 2232a 4039399i bk12: 1976a 4040491i bk13: 2264a 4039355i bk14: 1786a 4044740i bk15: 1952a 4043964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.027517 
total_CMD = 4058304 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3829636 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4058304 
n_nop = 3998253 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001045 
CoL_Bus_Util = 0.013758 
Either_Row_CoL_Bus_Util = 0.014797 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.172993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4058304 n_nop=4003581 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02464
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4037210i bk1: 2136a 4040917i bk2: 2296a 4040590i bk3: 1812a 4043686i bk4: 2808a 4035125i bk5: 2222a 4038832i bk6: 2640a 4037354i bk7: 2040a 4040193i bk8: 3082a 4033248i bk9: 2266a 4037046i bk10: 2308a 4039617i bk11: 1608a 4043494i bk12: 2228a 4040342i bk13: 1602a 4044641i bk14: 1984a 4044358i bk15: 1416a 4047657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024638 
total_CMD = 4058304 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3845491 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4058304 
n_nop = 4003581 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001176 
CoL_Bus_Util = 0.012319 
Either_Row_CoL_Bus_Util = 0.013484 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000804 
queue_avg = 0.149969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149969
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4058304 n_nop=3998293 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02754
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4036558i bk1: 2488a 4038548i bk2: 2320a 4040605i bk3: 2114a 4041314i bk4: 2852a 4034447i bk5: 2616a 4035911i bk6: 2668a 4036683i bk7: 2472a 4038269i bk8: 3128a 4031916i bk9: 3006a 4031522i bk10: 2320a 4039851i bk11: 2100a 4039510i bk12: 2264a 4039622i bk13: 1980a 4041334i bk14: 1984a 4044036i bk15: 1754a 4044796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.027535 
total_CMD = 4058304 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3829909 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4058304 
n_nop = 3998293 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001025 
CoL_Bus_Util = 0.013768 
Either_Row_CoL_Bus_Util = 0.014787 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.168329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4058304 n_nop=4003956 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02452
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4041103i bk1: 2718a 4037327i bk2: 1844a 4043217i bk3: 2272a 4039889i bk4: 2204a 4039608i bk5: 2800a 4034484i bk6: 2054a 4041428i bk7: 2612a 4037345i bk8: 2236a 4037327i bk9: 3078a 4032929i bk10: 1668a 4043812i bk11: 2220a 4040395i bk12: 1596a 4043698i bk13: 2224a 4040077i bk14: 1450a 4047356i bk15: 1952a 4044854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.024519 
total_CMD = 4058304 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3848213 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4058304 
n_nop = 4003956 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001141 
CoL_Bus_Util = 0.012259 
Either_Row_CoL_Bus_Util = 0.013392 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000662 
queue_avg = 0.150332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4058304 n_nop=3998835 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.0273
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4038364i bk1: 2728a 4036747i bk2: 2132a 4042044i bk3: 2296a 4040786i bk4: 2590a 4036288i bk5: 2820a 4035151i bk6: 2500a 4038460i bk7: 2648a 4036994i bk8: 2972a 4032227i bk9: 3104a 4032209i bk10: 2098a 4040034i bk11: 2232a 4039693i bk12: 1970a 4041259i bk13: 2240a 4039495i bk14: 1782a 4045079i bk15: 1952a 4044120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027302 
total_CMD = 4058304 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3831189 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4058304 
n_nop = 3998835 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.001011 
CoL_Bus_Util = 0.013651 
Either_Row_CoL_Bus_Util = 0.014654 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000589 
queue_avg = 0.166123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135908, Miss = 16142, Miss_rate = 0.119, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 163530, Miss = 19928, Miss_rate = 0.122, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 148566, Miss = 18980, Miss_rate = 0.128, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 171878, Miss = 20204, Miss_rate = 0.118, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 161964, Miss = 20128, Miss_rate = 0.124, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 136220, Miss = 15958, Miss_rate = 0.117, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 170518, Miss = 20376, Miss_rate = 0.119, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 149946, Miss = 18832, Miss_rate = 0.126, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 134574, Miss = 16038, Miss_rate = 0.119, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 162498, Miss = 19884, Miss_rate = 0.122, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 149276, Miss = 18846, Miss_rate = 0.126, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 169992, Miss = 20020, Miss_rate = 0.118, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1854870
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1215
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1159740
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68988
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1457032
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1854870
icnt_total_pkts_simt_to_mem=701793
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.5238
	minimum = 5
	maximum = 1416
Network latency average = 55.9465
	minimum = 5
	maximum = 1416
Slowest packet = 2338811
Flit latency average = 53.2748
	minimum = 5
	maximum = 1416
Slowest flit = 2493427
Fragmentation average = 0.0125686
	minimum = 0
	maximum = 349
Injected packet rate average = 0.199774
	minimum = 0.0744386 (at node 1)
	maximum = 0.609639 (at node 18)
Accepted packet rate average = 0.199774
	minimum = 0.077803 (at node 15)
	maximum = 0.313904 (at node 2)
Injected flit rate average = 0.212534
	minimum = 0.0968122 (at node 12)
	maximum = 0.609639 (at node 18)
Accepted flit rate average= 0.212534
	minimum = 0.106737 (at node 15)
	maximum = 0.313904 (at node 2)
Injected packet length average = 1.06387
Accepted packet length average = 1.06387
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3017 (48 samples)
	minimum = 5 (48 samples)
	maximum = 281.354 (48 samples)
Network latency average = 21.9413 (48 samples)
	minimum = 5 (48 samples)
	maximum = 279.104 (48 samples)
Flit latency average = 21.1247 (48 samples)
	minimum = 5 (48 samples)
	maximum = 278.542 (48 samples)
Fragmentation average = 0.00358859 (48 samples)
	minimum = 0 (48 samples)
	maximum = 89.125 (48 samples)
Injected packet rate average = 0.0754204 (48 samples)
	minimum = 0.0282956 (48 samples)
	maximum = 0.211733 (48 samples)
Accepted packet rate average = 0.0754204 (48 samples)
	minimum = 0.0260486 (48 samples)
	maximum = 0.11479 (48 samples)
Injected flit rate average = 0.0803895 (48 samples)
	minimum = 0.0367129 (48 samples)
	maximum = 0.211912 (48 samples)
Accepted flit rate average = 0.0803895 (48 samples)
	minimum = 0.035258 (48 samples)
	maximum = 0.11479 (48 samples)
Injected packet size average = 1.06589 (48 samples)
Accepted packet size average = 1.06589 (48 samples)
Hops average = 1 (48 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 40 sec (520 sec)
gpgpu_simulation_rate = 434961 (inst/sec)
gpgpu_simulation_rate = 2533 (cycle/sec)
gpgpu_silicon_slowdown = 118436x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 49 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 49: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 49 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1344071
gpu_tot_sim_insn = 226199848
gpu_tot_ipc =     168.2946
gpu_tot_issued_cta = 9569
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.4247% 
max_total_param_size = 0
gpu_stall_dramfull = 943108
gpu_stall_icnt2sh    = 335895
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4041
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7349
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      13.2494 GB/Sec
gpu_total_sim_rate=433333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3707960
	L1I_total_cache_misses = 56921
	L1I_total_cache_miss_rate = 0.0154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27869
L1D_cache:
	L1D_cache_core[0]: Access = 41175, Miss = 24771, Miss_rate = 0.602, Pending_hits = 2521, Reservation_fails = 13779
	L1D_cache_core[1]: Access = 40887, Miss = 24691, Miss_rate = 0.604, Pending_hits = 2782, Reservation_fails = 14274
	L1D_cache_core[2]: Access = 41336, Miss = 25088, Miss_rate = 0.607, Pending_hits = 2597, Reservation_fails = 14230
	L1D_cache_core[3]: Access = 40711, Miss = 24844, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 14757
	L1D_cache_core[4]: Access = 41272, Miss = 25142, Miss_rate = 0.609, Pending_hits = 2622, Reservation_fails = 15349
	L1D_cache_core[5]: Access = 40901, Miss = 24447, Miss_rate = 0.598, Pending_hits = 2775, Reservation_fails = 17612
	L1D_cache_core[6]: Access = 41685, Miss = 25208, Miss_rate = 0.605, Pending_hits = 2596, Reservation_fails = 13835
	L1D_cache_core[7]: Access = 41094, Miss = 24949, Miss_rate = 0.607, Pending_hits = 2594, Reservation_fails = 13601
	L1D_cache_core[8]: Access = 41220, Miss = 24947, Miss_rate = 0.605, Pending_hits = 2707, Reservation_fails = 14548
	L1D_cache_core[9]: Access = 41122, Miss = 24937, Miss_rate = 0.606, Pending_hits = 2678, Reservation_fails = 17533
	L1D_cache_core[10]: Access = 41249, Miss = 24764, Miss_rate = 0.600, Pending_hits = 2596, Reservation_fails = 13182
	L1D_cache_core[11]: Access = 41700, Miss = 25177, Miss_rate = 0.604, Pending_hits = 2608, Reservation_fails = 15305
	L1D_cache_core[12]: Access = 41351, Miss = 24825, Miss_rate = 0.600, Pending_hits = 2764, Reservation_fails = 12386
	L1D_cache_core[13]: Access = 41111, Miss = 24879, Miss_rate = 0.605, Pending_hits = 2638, Reservation_fails = 15564
	L1D_cache_core[14]: Access = 40681, Miss = 24737, Miss_rate = 0.608, Pending_hits = 2907, Reservation_fails = 14054
	L1D_total_cache_accesses = 617495
	L1D_total_cache_misses = 373406
	L1D_total_cache_miss_rate = 0.6047
	L1D_total_cache_pending_hits = 40193
	L1D_total_cache_reservation_fails = 220009
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 223710
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 219904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223620
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3651039
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56921
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458768
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158727
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3707960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 188302
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27869
ctas_completed 9569, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36912, 20160, 11718, 11718, 11718, 11718, 11718, 11718, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 234577056
gpgpu_n_tot_w_icount = 7330533
gpgpu_n_stall_shd_mem = 407447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364274
gpgpu_n_mem_write_global = 158727
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340288
gpgpu_n_store_insn = 2539632
gpgpu_n_shmem_insn = 82342104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1480700	W0_Idle:9554677	W0_Scoreboard:8433776	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:448591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3754251	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2914192 {8:364274,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11428344 {72:158727,}
traffic_breakdown_coretomem[INST_ACC_R] = 160864 {8:20108,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58283840 {40:1457096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539632 {8:317454,}
traffic_breakdown_memtocore[INST_ACC_R] = 3217280 {40:80432,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	63089 	993196 	605033 	113244 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18914 	917 	199 	445486 	28361 	28438 	14352 	6035 	422 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	170785 	214678 	217746 	284351 	683652 	203157 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	78 	1023 	345 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7279      5016      6938      5453      5289      4494      5424      4519      4802      3676      5085      4946      4767      4071      5562      4866
dram[1]:       5026      5459      5163      6202      4604      4844      4939      4942      3829      4123      4453      4803      4032      4277      4462      5183
dram[2]:       5073      7054      5512      7306      4651      5159      4585      5593      3847      4742      4545      5435      4346      4837      4981      5960
dram[3]:       5713      4854      5864      5343      4816      4601      4923      5336      4151      3860      4720      4551      4224      3988      5056      4581
dram[4]:       6751      5035      6829      5733      5413      4516      5374      4734      4787      3804      4944      5231      4671      4339      5384      5182
dram[5]:       4893      5698      5117      6357      4455      4861      4769      5251      3801      4237      4308      5001      3914      4373      4436      5383
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4139610 n_nop=4084961 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02413
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4122049i bk1: 2748a 4117994i bk2: 1830a 4124947i bk3: 2280a 4121925i bk4: 2232a 4120450i bk5: 2792a 4116765i bk6: 2066a 4121687i bk7: 2620a 4119444i bk8: 2268a 4118215i bk9: 3072a 4114914i bk10: 1696a 4124980i bk11: 2224a 4121088i bk12: 1608a 4125244i bk13: 2224a 4121585i bk14: 1450a 4128609i bk15: 1952a 4125835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024131 
total_CMD = 4139610 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 3927222 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4139610 
n_nop = 4084961 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001145 
CoL_Bus_Util = 0.012066 
Either_Row_CoL_Bus_Util = 0.013201 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000659 
queue_avg = 0.150035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150035
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4139610 n_nop=4079559 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02698
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4119355i bk1: 2840a 4117400i bk2: 2138a 4122785i bk3: 2296a 4122363i bk4: 2598a 4117200i bk5: 2848a 4116552i bk6: 2500a 4119043i bk7: 2644a 4118548i bk8: 2994a 4112944i bk9: 3128a 4113105i bk10: 2188a 4120500i bk11: 2232a 4120705i bk12: 1976a 4121797i bk13: 2264a 4120661i bk14: 1786a 4126046i bk15: 1952a 4125270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.026976 
total_CMD = 4139610 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3910942 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4139610 
n_nop = 4079559 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001025 
CoL_Bus_Util = 0.013488 
Either_Row_CoL_Bus_Util = 0.014506 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000450 
queue_avg = 0.169595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4139610 n_nop=4084887 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02415
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4118516i bk1: 2136a 4122223i bk2: 2296a 4121896i bk3: 1812a 4124992i bk4: 2808a 4116431i bk5: 2222a 4120138i bk6: 2640a 4118660i bk7: 2040a 4121499i bk8: 3082a 4114554i bk9: 2266a 4118352i bk10: 2308a 4120923i bk11: 1608a 4124800i bk12: 2228a 4121648i bk13: 1602a 4125947i bk14: 1984a 4125664i bk15: 1416a 4128963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024154 
total_CMD = 4139610 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 3926797 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4139610 
n_nop = 4084887 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001153 
CoL_Bus_Util = 0.012077 
Either_Row_CoL_Bus_Util = 0.013219 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000804 
queue_avg = 0.147023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147023
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4139610 n_nop=4079599 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02699
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4117864i bk1: 2488a 4119854i bk2: 2320a 4121911i bk3: 2114a 4122620i bk4: 2852a 4115753i bk5: 2616a 4117217i bk6: 2668a 4117989i bk7: 2472a 4119575i bk8: 3128a 4113222i bk9: 3006a 4112828i bk10: 2320a 4121157i bk11: 2100a 4120816i bk12: 2264a 4120928i bk13: 1980a 4122640i bk14: 1984a 4125342i bk15: 1754a 4126102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.026994 
total_CMD = 4139610 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3911215 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4139610 
n_nop = 4079599 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.001005 
CoL_Bus_Util = 0.013497 
Either_Row_CoL_Bus_Util = 0.014497 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.165023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4139610 n_nop=4085262 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02404
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4122409i bk1: 2718a 4118633i bk2: 1844a 4124523i bk3: 2272a 4121195i bk4: 2204a 4120914i bk5: 2800a 4115790i bk6: 2054a 4122734i bk7: 2612a 4118651i bk8: 2236a 4118633i bk9: 3078a 4114235i bk10: 1668a 4125118i bk11: 2220a 4121701i bk12: 1596a 4125004i bk13: 2224a 4121383i bk14: 1450a 4128662i bk15: 1952a 4126160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.024037 
total_CMD = 4139610 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 3929519 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4139610 
n_nop = 4085262 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001119 
CoL_Bus_Util = 0.012019 
Either_Row_CoL_Bus_Util = 0.013129 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000662 
queue_avg = 0.147379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147379
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4139610 n_nop=4080141 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02677
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4119670i bk1: 2728a 4118053i bk2: 2132a 4123350i bk3: 2296a 4122092i bk4: 2590a 4117594i bk5: 2820a 4116457i bk6: 2500a 4119766i bk7: 2648a 4118300i bk8: 2972a 4113533i bk9: 3104a 4113515i bk10: 2098a 4121340i bk11: 2232a 4120999i bk12: 1970a 4122565i bk13: 2240a 4120801i bk14: 1782a 4126385i bk15: 1952a 4125426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026766 
total_CMD = 4139610 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3912495 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4139610 
n_nop = 4080141 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000991 
CoL_Bus_Util = 0.013383 
Either_Row_CoL_Bus_Util = 0.014366 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.162860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135950, Miss = 16142, Miss_rate = 0.119, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 163530, Miss = 19928, Miss_rate = 0.122, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 148574, Miss = 18980, Miss_rate = 0.128, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 171878, Miss = 20204, Miss_rate = 0.118, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 161972, Miss = 20128, Miss_rate = 0.124, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 136250, Miss = 15958, Miss_rate = 0.117, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 170526, Miss = 20376, Miss_rate = 0.119, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 149946, Miss = 18832, Miss_rate = 0.126, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 134612, Miss = 16038, Miss_rate = 0.119, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 162498, Miss = 19884, Miss_rate = 0.122, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 149284, Miss = 18846, Miss_rate = 0.126, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 169992, Miss = 20020, Miss_rate = 0.118, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1855012
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1215
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1159804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69036
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1457096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317454
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80432
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1855012
icnt_total_pkts_simt_to_mem=701851
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2398087
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2556663
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 13)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 13)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 13)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9344 (49 samples)
	minimum = 5 (49 samples)
	maximum = 275.857 (49 samples)
Network latency average = 21.5972 (49 samples)
	minimum = 5 (49 samples)
	maximum = 273.531 (49 samples)
Flit latency average = 20.7956 (49 samples)
	minimum = 5 (49 samples)
	maximum = 272.959 (49 samples)
Fragmentation average = 0.00351535 (49 samples)
	minimum = 0 (49 samples)
	maximum = 87.3061 (49 samples)
Injected packet rate average = 0.0738865 (49 samples)
	minimum = 0.0277182 (49 samples)
	maximum = 0.207445 (49 samples)
Accepted packet rate average = 0.0738865 (49 samples)
	minimum = 0.025517 (49 samples)
	maximum = 0.112557 (49 samples)
Injected flit rate average = 0.0787547 (49 samples)
	minimum = 0.0359637 (49 samples)
	maximum = 0.207632 (49 samples)
Accepted flit rate average = 0.0787547 (49 samples)
	minimum = 0.0345384 (49 samples)
	maximum = 0.112557 (49 samples)
Injected packet size average = 1.06589 (49 samples)
Accepted packet size average = 1.06589 (49 samples)
Hops average = 1 (49 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 42 sec (522 sec)
gpgpu_simulation_rate = 433333 (inst/sec)
gpgpu_simulation_rate = 2574 (cycle/sec)
gpgpu_silicon_slowdown = 116550x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z13lud_perimeterPfii'
Destroy streams for kernel 50: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 50 
gpu_sim_cycle = 25334
gpu_sim_insn = 295200
gpu_ipc =      11.6523
gpu_tot_sim_cycle = 1369405
gpu_tot_sim_insn = 226495048
gpu_tot_ipc =     165.3967
gpu_tot_issued_cta = 9584
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.5392% 
max_total_param_size = 0
gpu_stall_dramfull = 943108
gpu_stall_icnt2sh    = 335895
partiton_level_parallism =       0.0923
partiton_level_parallism_total  =       0.3983
partiton_level_parallism_util =       1.0480
partiton_level_parallism_util_total  =       1.7300
L2_BW  =       3.1914 GB/Sec
L2_BW_total  =      13.0633 GB/Sec
gpu_total_sim_rate=429781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3717110
	L1I_total_cache_misses = 58090
	L1I_total_cache_miss_rate = 0.0156
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27869
L1D_cache:
	L1D_cache_core[0]: Access = 41254, Miss = 24827, Miss_rate = 0.602, Pending_hits = 2521, Reservation_fails = 13779
	L1D_cache_core[1]: Access = 40966, Miss = 24739, Miss_rate = 0.604, Pending_hits = 2782, Reservation_fails = 14274
	L1D_cache_core[2]: Access = 41415, Miss = 25136, Miss_rate = 0.607, Pending_hits = 2597, Reservation_fails = 14230
	L1D_cache_core[3]: Access = 40790, Miss = 24892, Miss_rate = 0.610, Pending_hits = 2808, Reservation_fails = 14757
	L1D_cache_core[4]: Access = 41351, Miss = 25190, Miss_rate = 0.609, Pending_hits = 2622, Reservation_fails = 15349
	L1D_cache_core[5]: Access = 40980, Miss = 24495, Miss_rate = 0.598, Pending_hits = 2775, Reservation_fails = 17612
	L1D_cache_core[6]: Access = 41764, Miss = 25256, Miss_rate = 0.605, Pending_hits = 2596, Reservation_fails = 13835
	L1D_cache_core[7]: Access = 41173, Miss = 24997, Miss_rate = 0.607, Pending_hits = 2594, Reservation_fails = 13601
	L1D_cache_core[8]: Access = 41299, Miss = 24995, Miss_rate = 0.605, Pending_hits = 2707, Reservation_fails = 14548
	L1D_cache_core[9]: Access = 41201, Miss = 24985, Miss_rate = 0.606, Pending_hits = 2678, Reservation_fails = 17533
	L1D_cache_core[10]: Access = 41328, Miss = 24812, Miss_rate = 0.600, Pending_hits = 2596, Reservation_fails = 13182
	L1D_cache_core[11]: Access = 41779, Miss = 25225, Miss_rate = 0.604, Pending_hits = 2608, Reservation_fails = 15305
	L1D_cache_core[12]: Access = 41430, Miss = 24873, Miss_rate = 0.600, Pending_hits = 2764, Reservation_fails = 12386
	L1D_cache_core[13]: Access = 41190, Miss = 24927, Miss_rate = 0.605, Pending_hits = 2638, Reservation_fails = 15564
	L1D_cache_core[14]: Access = 40760, Miss = 24769, Miss_rate = 0.608, Pending_hits = 2907, Reservation_fails = 14054
	L1D_total_cache_accesses = 618680
	L1D_total_cache_misses = 374118
	L1D_total_cache_miss_rate = 0.6047
	L1D_total_cache_pending_hits = 40193
	L1D_total_cache_reservation_fails = 220009
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 219904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3659020
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58090
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 459488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 159192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3717110

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 188302
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27869
ctas_completed 9584, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38118, 20160, 11718, 11718, 11718, 11718, 11718, 11718, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 
gpgpu_n_tot_thrd_icount = 235155936
gpgpu_n_tot_w_icount = 7348623
gpgpu_n_stall_shd_mem = 410807
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364978
gpgpu_n_mem_write_global = 159192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7351808
gpgpu_n_store_insn = 2547072
gpgpu_n_shmem_insn = 82437624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7123872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1481465	W0_Idle:10104559	W0_Scoreboard:8619463	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837501
single_issue_nums: WS0:3772341	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2919824 {8:364978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11461824 {72:159192,}
traffic_breakdown_coretomem[INST_ACC_R] = 170216 {8:21277,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58396480 {40:1459912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2547072 {8:318384,}
traffic_breakdown_memtocore[INST_ACC_R] = 3404320 {40:85108,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	64246 	995785 	605033 	113244 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20065 	930 	204 	446655 	28361 	28438 	14352 	6035 	422 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	174522 	214687 	217746 	284351 	683652 	203157 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	87 	1045 	345 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7287      5016      6947      5453      5327      4499      5471      4527      4815      3676      5097      4946      4777      4071      5573      4866
dram[1]:       5026      5459      5163      6202      4611      4849      4947      4949      3829      4123      4453      4803      4032      4277      4462      5183
dram[2]:       5073      7063      5512      7315      4657      5198      4593      5630      3847      4755      4545      5447      4346      4847      4981      5971
dram[3]:       5713      4854      5864      5343      4822      4609      4931      5341      4151      3860      4720      4551      4224      3988      5056      4581
dram[4]:       6759      5035      6838      5733      5442      4524      5421      4739      4800      3804      4957      5231      4681      4339      5395      5182
dram[5]:       4893      5698      5117      6357      4460      4868      4777      5256      3801      4237      4308      5001      3914      4373      4436      5383
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       736       953       645       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       800       835       717       735       695       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       701       940       626       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4217636 n_nop=4162987 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02368
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4200075i bk1: 2748a 4196020i bk2: 1830a 4202973i bk3: 2280a 4199951i bk4: 2232a 4198476i bk5: 2792a 4194791i bk6: 2066a 4199713i bk7: 2620a 4197470i bk8: 2268a 4196241i bk9: 3072a 4192940i bk10: 1696a 4203006i bk11: 2224a 4199114i bk12: 1608a 4203270i bk13: 2224a 4199611i bk14: 1450a 4206635i bk15: 1952a 4203861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023685 
total_CMD = 4217636 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4005248 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4217636 
n_nop = 4162987 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001123 
CoL_Bus_Util = 0.011842 
Either_Row_CoL_Bus_Util = 0.012957 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000659 
queue_avg = 0.147259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4217636 n_nop=4157585 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02648
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4197381i bk1: 2840a 4195426i bk2: 2138a 4200811i bk3: 2296a 4200389i bk4: 2598a 4195226i bk5: 2848a 4194578i bk6: 2500a 4197069i bk7: 2644a 4196574i bk8: 2994a 4190970i bk9: 3128a 4191131i bk10: 2188a 4198526i bk11: 2232a 4198731i bk12: 1976a 4199823i bk13: 2264a 4198687i bk14: 1786a 4204072i bk15: 1952a 4203296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.026477 
total_CMD = 4217636 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 3988968 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4217636 
n_nop = 4157585 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.001006 
CoL_Bus_Util = 0.013239 
Either_Row_CoL_Bus_Util = 0.014238 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.166458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4217636 n_nop=4162913 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02371
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4196542i bk1: 2136a 4200249i bk2: 2296a 4199922i bk3: 1812a 4203018i bk4: 2808a 4194457i bk5: 2222a 4198164i bk6: 2640a 4196686i bk7: 2040a 4199525i bk8: 3082a 4192580i bk9: 2266a 4196378i bk10: 2308a 4198949i bk11: 1608a 4202826i bk12: 2228a 4199674i bk13: 1602a 4203973i bk14: 1984a 4203690i bk15: 1416a 4206989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023708 
total_CMD = 4217636 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4004823 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4217636 
n_nop = 4162913 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.011854 
Either_Row_CoL_Bus_Util = 0.012975 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000804 
queue_avg = 0.144303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4217636 n_nop=4157625 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02649
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4195890i bk1: 2488a 4197880i bk2: 2320a 4199937i bk3: 2114a 4200646i bk4: 2852a 4193779i bk5: 2616a 4195243i bk6: 2668a 4196015i bk7: 2472a 4197601i bk8: 3128a 4191248i bk9: 3006a 4190854i bk10: 2320a 4199183i bk11: 2100a 4198842i bk12: 2264a 4198954i bk13: 1980a 4200666i bk14: 1984a 4203368i bk15: 1754a 4204128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.026495 
total_CMD = 4217636 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 3989241 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4217636 
n_nop = 4157625 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000986 
CoL_Bus_Util = 0.013247 
Either_Row_CoL_Bus_Util = 0.014229 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.161970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16197
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4217636 n_nop=4163288 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02359
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4200435i bk1: 2718a 4196659i bk2: 1844a 4202549i bk3: 2272a 4199221i bk4: 2204a 4198940i bk5: 2800a 4193816i bk6: 2054a 4200760i bk7: 2612a 4196677i bk8: 2236a 4196659i bk9: 3078a 4192261i bk10: 1668a 4203144i bk11: 2220a 4199727i bk12: 1596a 4203030i bk13: 2224a 4199409i bk14: 1450a 4206688i bk15: 1952a 4204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.023592 
total_CMD = 4217636 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4007545 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4217636 
n_nop = 4163288 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001098 
CoL_Bus_Util = 0.011796 
Either_Row_CoL_Bus_Util = 0.012886 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000662 
queue_avg = 0.144652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144652
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4217636 n_nop=4158167 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02627
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4197696i bk1: 2728a 4196079i bk2: 2132a 4201376i bk3: 2296a 4200118i bk4: 2590a 4195620i bk5: 2820a 4194483i bk6: 2500a 4197792i bk7: 2648a 4196326i bk8: 2972a 4191559i bk9: 3104a 4191541i bk10: 2098a 4199366i bk11: 2232a 4199025i bk12: 1970a 4200591i bk13: 2240a 4198827i bk14: 1782a 4204411i bk15: 1952a 4203452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026271 
total_CMD = 4217636 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 3990521 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4217636 
n_nop = 4158167 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000973 
CoL_Bus_Util = 0.013135 
Either_Row_CoL_Bus_Util = 0.014100 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.159847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137288, Miss = 16142, Miss_rate = 0.118, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 164130, Miss = 19928, Miss_rate = 0.121, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 149070, Miss = 18980, Miss_rate = 0.127, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 172478, Miss = 20204, Miss_rate = 0.117, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 162468, Miss = 20128, Miss_rate = 0.124, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 137460, Miss = 15958, Miss_rate = 0.116, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 171022, Miss = 20376, Miss_rate = 0.119, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 150426, Miss = 18832, Miss_rate = 0.125, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 135822, Miss = 16038, Miss_rate = 0.118, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 162978, Miss = 19884, Miss_rate = 0.122, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 149820, Miss = 18846, Miss_rate = 0.126, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 170472, Miss = 20020, Miss_rate = 0.117, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1863434
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1209
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73712
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1459912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 318384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85108
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1863434
icnt_total_pkts_simt_to_mem=704654
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07416
	minimum = 5
	maximum = 18
Network latency average = 5.07416
	minimum = 5
	maximum = 18
Slowest packet = 2398148
Flit latency average = 5.03492
	minimum = 5
	maximum = 18
Slowest flit = 2556875
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0157306
	minimum = 0.00556564 (at node 14)
	maximum = 0.0528144 (at node 15)
Accepted packet rate average = 0.0157306
	minimum = 0.00513144 (at node 22)
	maximum = 0.0223415 (at node 0)
Injected flit rate average = 0.0164104
	minimum = 0.0067893 (at node 14)
	maximum = 0.0528144 (at node 15)
Accepted flit rate average= 0.0164104
	minimum = 0.0059209 (at node 22)
	maximum = 0.0223415 (at node 0)
Injected packet length average = 1.04322
Accepted packet length average = 1.04322
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5772 (50 samples)
	minimum = 5 (50 samples)
	maximum = 270.7 (50 samples)
Network latency average = 21.2667 (50 samples)
	minimum = 5 (50 samples)
	maximum = 268.42 (50 samples)
Flit latency average = 20.4804 (50 samples)
	minimum = 5 (50 samples)
	maximum = 267.86 (50 samples)
Fragmentation average = 0.00344504 (50 samples)
	minimum = 0 (50 samples)
	maximum = 85.56 (50 samples)
Injected packet rate average = 0.0727233 (50 samples)
	minimum = 0.0272751 (50 samples)
	maximum = 0.204352 (50 samples)
Accepted packet rate average = 0.0727233 (50 samples)
	minimum = 0.0251093 (50 samples)
	maximum = 0.110753 (50 samples)
Injected flit rate average = 0.0775078 (50 samples)
	minimum = 0.0353802 (50 samples)
	maximum = 0.204536 (50 samples)
Accepted flit rate average = 0.0775078 (50 samples)
	minimum = 0.0339661 (50 samples)
	maximum = 0.110753 (50 samples)
Injected packet size average = 1.06579 (50 samples)
Accepted packet size average = 1.06579 (50 samples)
Hops average = 1 (50 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 47 sec (527 sec)
gpgpu_simulation_rate = 429781 (inst/sec)
gpgpu_simulation_rate = 2598 (cycle/sec)
gpgpu_silicon_slowdown = 115473x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z12lud_internalPfii'
Destroy streams for kernel 51: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 51 
gpu_sim_cycle = 10180
gpu_sim_insn = 5356800
gpu_ipc =     526.2083
gpu_tot_sim_cycle = 1379585
gpu_tot_sim_insn = 231851848
gpu_tot_ipc =     168.0591
gpu_tot_issued_cta = 9809
gpu_occupancy = 73.5912% 
gpu_tot_occupancy = 33.9701% 
max_total_param_size = 0
gpu_stall_dramfull = 968930
gpu_stall_icnt2sh    = 341507
partiton_level_parallism =       1.1784
partiton_level_parallism_total  =       0.4041
partiton_level_parallism_util =       1.8020
partiton_level_parallism_util_total  =       1.7315
L2_BW  =      38.4604 GB/Sec
L2_BW_total  =      13.2507 GB/Sec
gpu_total_sim_rate=431753

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3801710
	L1I_total_cache_misses = 59756
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28511
L1D_cache:
	L1D_cache_core[0]: Access = 42214, Miss = 25387, Miss_rate = 0.601, Pending_hits = 2620, Reservation_fails = 14273
	L1D_cache_core[1]: Access = 41926, Miss = 25288, Miss_rate = 0.603, Pending_hits = 2886, Reservation_fails = 15216
	L1D_cache_core[2]: Access = 42375, Miss = 25728, Miss_rate = 0.607, Pending_hits = 2699, Reservation_fails = 15034
	L1D_cache_core[3]: Access = 41814, Miss = 25507, Miss_rate = 0.610, Pending_hits = 2891, Reservation_fails = 14986
	L1D_cache_core[4]: Access = 42375, Miss = 25768, Miss_rate = 0.608, Pending_hits = 2783, Reservation_fails = 15642
	L1D_cache_core[5]: Access = 41812, Miss = 24982, Miss_rate = 0.597, Pending_hits = 2871, Reservation_fails = 18896
	L1D_cache_core[6]: Access = 42788, Miss = 25868, Miss_rate = 0.605, Pending_hits = 2672, Reservation_fails = 14187
	L1D_cache_core[7]: Access = 42133, Miss = 25625, Miss_rate = 0.608, Pending_hits = 2688, Reservation_fails = 14635
	L1D_cache_core[8]: Access = 42195, Miss = 25523, Miss_rate = 0.605, Pending_hits = 2823, Reservation_fails = 15356
	L1D_cache_core[9]: Access = 42161, Miss = 25570, Miss_rate = 0.606, Pending_hits = 2772, Reservation_fails = 18392
	L1D_cache_core[10]: Access = 42224, Miss = 25290, Miss_rate = 0.599, Pending_hits = 2741, Reservation_fails = 13889
	L1D_cache_core[11]: Access = 42739, Miss = 25769, Miss_rate = 0.603, Pending_hits = 2754, Reservation_fails = 15937
	L1D_cache_core[12]: Access = 42390, Miss = 25473, Miss_rate = 0.601, Pending_hits = 2846, Reservation_fails = 13083
	L1D_cache_core[13]: Access = 42150, Miss = 25503, Miss_rate = 0.605, Pending_hits = 2723, Reservation_fails = 16133
	L1D_cache_core[14]: Access = 41784, Miss = 25264, Miss_rate = 0.605, Pending_hits = 2986, Reservation_fails = 14293
	L1D_total_cache_accesses = 633080
	L1D_total_cache_misses = 382545
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 41755
	L1D_total_cache_reservation_fails = 229952
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 229245
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 229847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3741954
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 59756
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28511
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 162792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3801710

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 190476
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 39315
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28511
ctas_completed 9809, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38397, 20439, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 240512736
gpgpu_n_tot_w_icount = 7516023
gpgpu_n_stall_shd_mem = 418022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373299
gpgpu_n_mem_write_global = 162792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524608
gpgpu_n_store_insn = 2604672
gpgpu_n_shmem_insn = 84396024
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21038
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1517722	W0_Idle:10110964	W0_Scoreboard:8709069	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3856041	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2986392 {8:373299,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11721024 {72:162792,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59727840 {40:1493196,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604672 {8:325584,}
traffic_breakdown_memtocore[INST_ACC_R] = 3416320 {40:85408,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	65811 	1021477 	615498 	116006 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20123 	944 	204 	456645 	29001 	28944 	14453 	6563 	581 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	177392 	220002 	222852 	291683 	700497 	206173 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	88 	1056 	351 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7537      5041      7240      5481      5619      4560      5999      4642      5254      3725      5642      5005      5076      4115      5796      4900
dram[1]:       5059      5485      5199      6232      4696      4911      5064      5060      3880      4171      4504      4848      4082      4312      4509      5215
dram[2]:       5099      7297      5541      7572      4742      5443      4708      6127      3895      5198      4600      5962      4387      5141      5016      6181
dram[3]:       5740      4886      5894      5379      4908      4692      5048      5438      4200      3910      4767      4597      4262      4034      5088      4622
dram[4]:       6966      5060      7060      5762      5626      4601      5852      4827      5213      3849      5450      5278      5003      4372      5579      5215
dram[5]:       4922      5724      5148      6386      4519      4951      4879      5347      3845      4286      4350      5044      3952      4410      4477      5415
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       907       953       904       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       853       835       931       735       925       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       875       940       881       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4248988 n_nop=4194339 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02351
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4231427i bk1: 2748a 4227372i bk2: 1830a 4234325i bk3: 2280a 4231303i bk4: 2232a 4229828i bk5: 2792a 4226143i bk6: 2066a 4231065i bk7: 2620a 4228822i bk8: 2268a 4227593i bk9: 3072a 4224292i bk10: 1696a 4234358i bk11: 2224a 4230466i bk12: 1608a 4234622i bk13: 2224a 4230963i bk14: 1450a 4237987i bk15: 1952a 4235213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023510 
total_CMD = 4248988 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4036600 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4248988 
n_nop = 4194339 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001115 
CoL_Bus_Util = 0.011755 
Either_Row_CoL_Bus_Util = 0.012862 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.146172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146172
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4248988 n_nop=4188937 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02628
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4228733i bk1: 2840a 4226778i bk2: 2138a 4232163i bk3: 2296a 4231741i bk4: 2598a 4226578i bk5: 2848a 4225930i bk6: 2500a 4228421i bk7: 2644a 4227926i bk8: 2994a 4222322i bk9: 3128a 4222483i bk10: 2188a 4229878i bk11: 2232a 4230083i bk12: 1976a 4231175i bk13: 2264a 4230039i bk14: 1786a 4235424i bk15: 1952a 4234648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.026282 
total_CMD = 4248988 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4020320 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4248988 
n_nop = 4188937 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000998 
CoL_Bus_Util = 0.013141 
Either_Row_CoL_Bus_Util = 0.014133 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.165230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4248988 n_nop=4194265 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02353
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4227894i bk1: 2136a 4231601i bk2: 2296a 4231274i bk3: 1812a 4234370i bk4: 2808a 4225809i bk5: 2222a 4229516i bk6: 2640a 4228038i bk7: 2040a 4230877i bk8: 3082a 4223932i bk9: 2266a 4227730i bk10: 2308a 4230301i bk11: 1608a 4234178i bk12: 2228a 4231026i bk13: 1602a 4235325i bk14: 1984a 4235042i bk15: 1416a 4238341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023533 
total_CMD = 4248988 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4036175 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4248988 
n_nop = 4194265 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001123 
CoL_Bus_Util = 0.011766 
Either_Row_CoL_Bus_Util = 0.012879 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000804 
queue_avg = 0.143238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143238
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4248988 n_nop=4188977 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.0263
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4227242i bk1: 2488a 4229232i bk2: 2320a 4231289i bk3: 2114a 4231998i bk4: 2852a 4225131i bk5: 2616a 4226595i bk6: 2668a 4227367i bk7: 2472a 4228953i bk8: 3128a 4222600i bk9: 3006a 4222206i bk10: 2320a 4230535i bk11: 2100a 4230194i bk12: 2264a 4230306i bk13: 1980a 4232018i bk14: 1984a 4234720i bk15: 1754a 4235480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.026299 
total_CMD = 4248988 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4020593 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4248988 
n_nop = 4188977 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000979 
CoL_Bus_Util = 0.013150 
Either_Row_CoL_Bus_Util = 0.014124 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.160775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4248988 n_nop=4194640 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02342
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4231787i bk1: 2718a 4228011i bk2: 1844a 4233901i bk3: 2272a 4230573i bk4: 2204a 4230292i bk5: 2800a 4225168i bk6: 2054a 4232112i bk7: 2612a 4228029i bk8: 2236a 4228011i bk9: 3078a 4223613i bk10: 1668a 4234496i bk11: 2220a 4231079i bk12: 1596a 4234382i bk13: 2224a 4230761i bk14: 1450a 4238040i bk15: 1952a 4235538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.023418 
total_CMD = 4248988 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4038897 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4248988 
n_nop = 4194640 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001090 
CoL_Bus_Util = 0.011709 
Either_Row_CoL_Bus_Util = 0.012791 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.143585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143585
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4248988 n_nop=4189519 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02608
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4229048i bk1: 2728a 4227431i bk2: 2132a 4232728i bk3: 2296a 4231470i bk4: 2590a 4226972i bk5: 2820a 4225835i bk6: 2500a 4229144i bk7: 2648a 4227678i bk8: 2972a 4222911i bk9: 3104a 4222893i bk10: 2098a 4230718i bk11: 2232a 4230377i bk12: 1970a 4231943i bk13: 2240a 4230179i bk14: 1782a 4235763i bk15: 1952a 4234804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026077 
total_CMD = 4248988 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4021873 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4248988 
n_nop = 4189519 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000966 
CoL_Bus_Util = 0.013038 
Either_Row_CoL_Bus_Util = 0.013996 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.158667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158667

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142784, Miss = 16142, Miss_rate = 0.113, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 166750, Miss = 19928, Miss_rate = 0.120, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 151810, Miss = 18980, Miss_rate = 0.125, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 175150, Miss = 20204, Miss_rate = 0.115, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 165228, Miss = 20128, Miss_rate = 0.122, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 143028, Miss = 15958, Miss_rate = 0.112, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 173850, Miss = 20376, Miss_rate = 0.117, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 153146, Miss = 18832, Miss_rate = 0.123, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 141246, Miss = 16038, Miss_rate = 0.114, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 165658, Miss = 19884, Miss_rate = 0.120, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 152424, Miss = 18846, Miss_rate = 0.124, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 173144, Miss = 20020, Miss_rate = 0.116, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1904218
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1183
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1195904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74012
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1493196
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 325584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1904218
icnt_total_pkts_simt_to_mem=720250
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.6305
	minimum = 5
	maximum = 1417
Network latency average = 54.5205
	minimum = 5
	maximum = 1417
Slowest packet = 2411338
Flit latency average = 51.3954
	minimum = 5
	maximum = 1417
Slowest flit = 2570530
Fragmentation average = 0.0096817
	minimum = 0
	maximum = 192
Injected packet rate average = 0.192025
	minimum = 0.0676817 (at node 10)
	maximum = 0.546955 (at node 20)
Accepted packet rate average = 0.192025
	minimum = 0.079666 (at node 25)
	maximum = 0.293124 (at node 7)
Injected flit rate average = 0.205123
	minimum = 0.0888998 (at node 5)
	maximum = 0.546955 (at node 20)
Accepted flit rate average= 0.205123
	minimum = 0.1111 (at node 25)
	maximum = 0.293124 (at node 7)
Injected packet length average = 1.06821
Accepted packet length average = 1.06821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2645 (51 samples)
	minimum = 5 (51 samples)
	maximum = 293.176 (51 samples)
Network latency average = 21.9187 (51 samples)
	minimum = 5 (51 samples)
	maximum = 290.941 (51 samples)
Flit latency average = 21.0866 (51 samples)
	minimum = 5 (51 samples)
	maximum = 290.392 (51 samples)
Fragmentation average = 0.00356733 (51 samples)
	minimum = 0 (51 samples)
	maximum = 87.6471 (51 samples)
Injected packet rate average = 0.0750626 (51 samples)
	minimum = 0.0280674 (51 samples)
	maximum = 0.21107 (51 samples)
Accepted packet rate average = 0.0750626 (51 samples)
	minimum = 0.026179 (51 samples)
	maximum = 0.114328 (51 samples)
Injected flit rate average = 0.08001 (51 samples)
	minimum = 0.0364296 (51 samples)
	maximum = 0.21125 (51 samples)
Accepted flit rate average = 0.08001 (51 samples)
	minimum = 0.0354785 (51 samples)
	maximum = 0.114328 (51 samples)
Injected packet size average = 1.06591 (51 samples)
Accepted packet size average = 1.06591 (51 samples)
Hops average = 1 (51 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 57 sec (537 sec)
gpgpu_simulation_rate = 431753 (inst/sec)
gpgpu_simulation_rate = 2569 (cycle/sec)
gpgpu_silicon_slowdown = 116776x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 52 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 52: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 52 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1405984
gpu_tot_sim_insn = 231871728
gpu_tot_ipc =     164.9178
gpu_tot_issued_cta = 9810
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.9098% 
max_total_param_size = 0
gpu_stall_dramfull = 968930
gpu_stall_icnt2sh    = 341507
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3965
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7314
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      13.0029 GB/Sec
gpu_total_sim_rate=429392

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3803382
	L1I_total_cache_misses = 59768
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28511
L1D_cache:
	L1D_cache_core[0]: Access = 42214, Miss = 25387, Miss_rate = 0.601, Pending_hits = 2620, Reservation_fails = 14273
	L1D_cache_core[1]: Access = 41926, Miss = 25288, Miss_rate = 0.603, Pending_hits = 2886, Reservation_fails = 15216
	L1D_cache_core[2]: Access = 42375, Miss = 25728, Miss_rate = 0.607, Pending_hits = 2699, Reservation_fails = 15034
	L1D_cache_core[3]: Access = 41845, Miss = 25523, Miss_rate = 0.610, Pending_hits = 2891, Reservation_fails = 14986
	L1D_cache_core[4]: Access = 42375, Miss = 25768, Miss_rate = 0.608, Pending_hits = 2783, Reservation_fails = 15642
	L1D_cache_core[5]: Access = 41812, Miss = 24982, Miss_rate = 0.597, Pending_hits = 2871, Reservation_fails = 18896
	L1D_cache_core[6]: Access = 42788, Miss = 25868, Miss_rate = 0.605, Pending_hits = 2672, Reservation_fails = 14187
	L1D_cache_core[7]: Access = 42133, Miss = 25625, Miss_rate = 0.608, Pending_hits = 2688, Reservation_fails = 14635
	L1D_cache_core[8]: Access = 42195, Miss = 25523, Miss_rate = 0.605, Pending_hits = 2823, Reservation_fails = 15356
	L1D_cache_core[9]: Access = 42161, Miss = 25570, Miss_rate = 0.606, Pending_hits = 2772, Reservation_fails = 18392
	L1D_cache_core[10]: Access = 42224, Miss = 25290, Miss_rate = 0.599, Pending_hits = 2741, Reservation_fails = 13889
	L1D_cache_core[11]: Access = 42739, Miss = 25769, Miss_rate = 0.603, Pending_hits = 2754, Reservation_fails = 15937
	L1D_cache_core[12]: Access = 42390, Miss = 25473, Miss_rate = 0.601, Pending_hits = 2846, Reservation_fails = 13083
	L1D_cache_core[13]: Access = 42150, Miss = 25503, Miss_rate = 0.605, Pending_hits = 2723, Reservation_fails = 16133
	L1D_cache_core[14]: Access = 41784, Miss = 25264, Miss_rate = 0.605, Pending_hits = 2986, Reservation_fails = 14293
	L1D_total_cache_accesses = 633111
	L1D_total_cache_misses = 382561
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 41755
	L1D_total_cache_reservation_fails = 229952
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 229251
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 229847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229161
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3743614
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 59768
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28511
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 162807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3803382

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 190476
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 39315
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28511
ctas_completed 9810, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38397, 20439, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 240607104
gpgpu_n_tot_w_icount = 7518972
gpgpu_n_stall_shd_mem = 418526
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373315
gpgpu_n_mem_write_global = 162807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524864
gpgpu_n_store_insn = 2604912
gpgpu_n_shmem_insn = 84400720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96656
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21038
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1517722	W0_Idle:10141071	W0_Scoreboard:8728809	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:466587	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3858990	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2986520 {8:373315,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11722104 {72:162807,}
traffic_breakdown_coretomem[INST_ACC_R] = 170912 {8:21364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59730400 {40:1493260,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604912 {8:325614,}
traffic_breakdown_memtocore[INST_ACC_R] = 3418240 {40:85456,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	65842 	1021540 	615498 	116006 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20135 	944 	204 	456676 	29001 	28944 	14453 	6563 	581 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	177486 	220002 	222852 	291683 	700497 	206173 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	88 	1066 	351 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7537      5041      7240      5481      5619      4560      6004      4642      5254      3725      5642      5005      5076      4115      5796      4900
dram[1]:       5059      5485      5199      6232      4696      4911      5064      5060      3880      4171      4504      4848      4082      4312      4509      5215
dram[2]:       5099      7297      5541      7572      4742      5443      4708      6132      3895      5198      4600      5962      4387      5141      5016      6181
dram[3]:       5740      4886      5894      5379      4908      4692      5048      5438      4200      3910      4767      4597      4262      4034      5088      4622
dram[4]:       6966      5060      7060      5762      5626      4601      5856      4827      5213      3849      5450      5278      5003      4372      5579      5215
dram[5]:       4922      5724      5148      6386      4519      4951      4879      5347      3845      4286      4350      5044      3952      4410      4477      5415
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       907       953       904       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       853       835       931       735       925       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       875       940       881       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4330294 n_nop=4275645 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02307
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4312733i bk1: 2748a 4308678i bk2: 1830a 4315631i bk3: 2280a 4312609i bk4: 2232a 4311134i bk5: 2792a 4307449i bk6: 2066a 4312371i bk7: 2620a 4310128i bk8: 2268a 4308899i bk9: 3072a 4305598i bk10: 1696a 4315664i bk11: 2224a 4311772i bk12: 1608a 4315928i bk13: 2224a 4312269i bk14: 1450a 4319293i bk15: 1952a 4316519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023069 
total_CMD = 4330294 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4117906 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4330294 
n_nop = 4275645 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.011534 
Either_Row_CoL_Bus_Util = 0.012620 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.143428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143428
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4330294 n_nop=4270243 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02579
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4310039i bk1: 2840a 4308084i bk2: 2138a 4313469i bk3: 2296a 4313047i bk4: 2598a 4307884i bk5: 2848a 4307236i bk6: 2500a 4309727i bk7: 2644a 4309232i bk8: 2994a 4303628i bk9: 3128a 4303789i bk10: 2188a 4311184i bk11: 2232a 4311389i bk12: 1976a 4312481i bk13: 2264a 4311345i bk14: 1786a 4316730i bk15: 1952a 4315954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.025789 
total_CMD = 4330294 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4101626 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4330294 
n_nop = 4270243 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000980 
CoL_Bus_Util = 0.012894 
Either_Row_CoL_Bus_Util = 0.013868 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.162127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4330294 n_nop=4275571 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02309
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4309200i bk1: 2136a 4312907i bk2: 2296a 4312580i bk3: 1812a 4315676i bk4: 2808a 4307115i bk5: 2222a 4310822i bk6: 2640a 4309344i bk7: 2040a 4312183i bk8: 3082a 4305238i bk9: 2266a 4309036i bk10: 2308a 4311607i bk11: 1608a 4315484i bk12: 2228a 4312332i bk13: 1602a 4316631i bk14: 1984a 4316348i bk15: 1416a 4319647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023091 
total_CMD = 4330294 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4117481 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4330294 
n_nop = 4275571 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.011545 
Either_Row_CoL_Bus_Util = 0.012637 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000804 
queue_avg = 0.140549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4330294 n_nop=4270283 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02581
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4308548i bk1: 2488a 4310538i bk2: 2320a 4312595i bk3: 2114a 4313304i bk4: 2852a 4306437i bk5: 2616a 4307901i bk6: 2668a 4308673i bk7: 2472a 4310259i bk8: 3128a 4303906i bk9: 3006a 4303512i bk10: 2320a 4311841i bk11: 2100a 4311500i bk12: 2264a 4311612i bk13: 1980a 4313324i bk14: 1984a 4316026i bk15: 1754a 4316786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.025806 
total_CMD = 4330294 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4101899 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4330294 
n_nop = 4270283 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000961 
CoL_Bus_Util = 0.012903 
Either_Row_CoL_Bus_Util = 0.013858 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.157756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157756
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4330294 n_nop=4275946 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02298
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4313093i bk1: 2718a 4309317i bk2: 1844a 4315207i bk3: 2272a 4311879i bk4: 2204a 4311598i bk5: 2800a 4306474i bk6: 2054a 4313418i bk7: 2612a 4309335i bk8: 2236a 4309317i bk9: 3078a 4304919i bk10: 1668a 4315802i bk11: 2220a 4312385i bk12: 1596a 4315688i bk13: 2224a 4312067i bk14: 1450a 4319346i bk15: 1952a 4316844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.022979 
total_CMD = 4330294 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4120203 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4330294 
n_nop = 4275946 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001070 
CoL_Bus_Util = 0.011489 
Either_Row_CoL_Bus_Util = 0.012551 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.140889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4330294 n_nop=4270825 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02559
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4310354i bk1: 2728a 4308737i bk2: 2132a 4314034i bk3: 2296a 4312776i bk4: 2590a 4308278i bk5: 2820a 4307141i bk6: 2500a 4310450i bk7: 2648a 4308984i bk8: 2972a 4304217i bk9: 3104a 4304199i bk10: 2098a 4312024i bk11: 2232a 4311683i bk12: 1970a 4313249i bk13: 2240a 4311485i bk14: 1782a 4317069i bk15: 1952a 4316110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025587 
total_CMD = 4330294 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4103179 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4330294 
n_nop = 4270825 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000948 
CoL_Bus_Util = 0.012794 
Either_Row_CoL_Bus_Util = 0.013733 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.155688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142822, Miss = 16142, Miss_rate = 0.113, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 166750, Miss = 19928, Miss_rate = 0.120, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 151818, Miss = 18980, Miss_rate = 0.125, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 175150, Miss = 20204, Miss_rate = 0.115, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 165236, Miss = 20128, Miss_rate = 0.122, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 143062, Miss = 15958, Miss_rate = 0.112, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 173858, Miss = 20376, Miss_rate = 0.117, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 153146, Miss = 18832, Miss_rate = 0.123, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 141284, Miss = 16038, Miss_rate = 0.114, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 165658, Miss = 19884, Miss_rate = 0.120, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 152432, Miss = 18846, Miss_rate = 0.124, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 173144, Miss = 20020, Miss_rate = 0.116, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1904360
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1183
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1195968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74060
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1493260
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 325614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85456
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1904360
icnt_total_pkts_simt_to_mem=720308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2461812
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2624468
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 3)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 3)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 3)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9191 (52 samples)
	minimum = 5 (52 samples)
	maximum = 287.769 (52 samples)
Network latency average = 21.5949 (52 samples)
	minimum = 5 (52 samples)
	maximum = 285.462 (52 samples)
Flit latency average = 20.7772 (52 samples)
	minimum = 5 (52 samples)
	maximum = 284.904 (52 samples)
Fragmentation average = 0.00349873 (52 samples)
	minimum = 0 (52 samples)
	maximum = 85.9615 (52 samples)
Injected packet rate average = 0.0736241 (52 samples)
	minimum = 0.0275277 (52 samples)
	maximum = 0.207042 (52 samples)
Accepted packet rate average = 0.0736241 (52 samples)
	minimum = 0.0256756 (52 samples)
	maximum = 0.112233 (52 samples)
Injected flit rate average = 0.0784768 (52 samples)
	minimum = 0.035729 (52 samples)
	maximum = 0.20723 (52 samples)
Accepted flit rate average = 0.0784768 (52 samples)
	minimum = 0.0347962 (52 samples)
	maximum = 0.112233 (52 samples)
Injected packet size average = 1.06591 (52 samples)
Accepted packet size average = 1.06591 (52 samples)
Hops average = 1 (52 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 0 sec (540 sec)
gpgpu_simulation_rate = 429392 (inst/sec)
gpgpu_simulation_rate = 2603 (cycle/sec)
gpgpu_silicon_slowdown = 115251x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 53 '_Z13lud_perimeterPfii'
Destroy streams for kernel 53: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 53 
gpu_sim_cycle = 25323
gpu_sim_insn = 275520
gpu_ipc =      10.8802
gpu_tot_sim_cycle = 1431307
gpu_tot_sim_insn = 232147248
gpu_tot_ipc =     162.1925
gpu_tot_issued_cta = 9824
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.1222% 
max_total_param_size = 0
gpu_stall_dramfull = 968930
gpu_stall_icnt2sh    = 341507
partiton_level_parallism =       0.0868
partiton_level_parallism_total  =       0.3910
partiton_level_parallism_util =       1.0492
partiton_level_parallism_util_total  =       1.7270
L2_BW  =       3.0040 GB/Sec
L2_BW_total  =      12.8260 GB/Sec
gpu_total_sim_rate=426741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3811922
	L1I_total_cache_misses = 60860
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28511
L1D_cache:
	L1D_cache_core[0]: Access = 42293, Miss = 25435, Miss_rate = 0.601, Pending_hits = 2620, Reservation_fails = 14273
	L1D_cache_core[1]: Access = 42005, Miss = 25336, Miss_rate = 0.603, Pending_hits = 2886, Reservation_fails = 15216
	L1D_cache_core[2]: Access = 42454, Miss = 25776, Miss_rate = 0.607, Pending_hits = 2699, Reservation_fails = 15034
	L1D_cache_core[3]: Access = 41845, Miss = 25523, Miss_rate = 0.610, Pending_hits = 2891, Reservation_fails = 14986
	L1D_cache_core[4]: Access = 42454, Miss = 25816, Miss_rate = 0.608, Pending_hits = 2783, Reservation_fails = 15642
	L1D_cache_core[5]: Access = 41891, Miss = 25038, Miss_rate = 0.598, Pending_hits = 2871, Reservation_fails = 18896
	L1D_cache_core[6]: Access = 42867, Miss = 25916, Miss_rate = 0.605, Pending_hits = 2672, Reservation_fails = 14187
	L1D_cache_core[7]: Access = 42212, Miss = 25673, Miss_rate = 0.608, Pending_hits = 2688, Reservation_fails = 14635
	L1D_cache_core[8]: Access = 42274, Miss = 25571, Miss_rate = 0.605, Pending_hits = 2823, Reservation_fails = 15356
	L1D_cache_core[9]: Access = 42240, Miss = 25618, Miss_rate = 0.606, Pending_hits = 2772, Reservation_fails = 18392
	L1D_cache_core[10]: Access = 42303, Miss = 25338, Miss_rate = 0.599, Pending_hits = 2741, Reservation_fails = 13889
	L1D_cache_core[11]: Access = 42818, Miss = 25817, Miss_rate = 0.603, Pending_hits = 2754, Reservation_fails = 15937
	L1D_cache_core[12]: Access = 42469, Miss = 25521, Miss_rate = 0.601, Pending_hits = 2846, Reservation_fails = 13083
	L1D_cache_core[13]: Access = 42229, Miss = 25551, Miss_rate = 0.605, Pending_hits = 2723, Reservation_fails = 16133
	L1D_cache_core[14]: Access = 41863, Miss = 25312, Miss_rate = 0.605, Pending_hits = 2986, Reservation_fails = 14293
	L1D_total_cache_accesses = 634217
	L1D_total_cache_misses = 383241
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 41755
	L1D_total_cache_reservation_fails = 229952
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 229847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3751062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60860
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28511
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163241
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3811922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 190476
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 39315
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28511
ctas_completed 9824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39603, 20439, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 241147392
gpgpu_n_tot_w_icount = 7535856
gpgpu_n_stall_shd_mem = 421662
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373987
gpgpu_n_mem_write_global = 163241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7535616
gpgpu_n_store_insn = 2611856
gpgpu_n_shmem_insn = 84489872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7299456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21038
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1518436	W0_Idle:10656321	W0_Scoreboard:8904047	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7005279
single_issue_nums: WS0:3875874	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2991896 {8:373987,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11753352 {72:163241,}
traffic_breakdown_coretomem[INST_ACC_R] = 179648 {8:22456,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59837920 {40:1495948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2611856 {8:326482,}
traffic_breakdown_memtocore[INST_ACC_R] = 3592960 {40:89824,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	66942 	1023996 	615498 	116006 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21210 	956 	209 	457782 	29001 	28944 	14453 	6563 	581 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181038 	220006 	222852 	291683 	700497 	206173 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	93 	1088 	351 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7545      5041      7249      5481      5626      4560      6065      4655      5267      3725      5654      5005      5085      4115      5806      4900
dram[1]:       5059      5485      5199      6232      4696      4911      5078      5073      3880      4171      4504      4848      4082      4312      4509      5215
dram[2]:       5099      7305      5541      7580      4742      5450      4721      6205      3895      5211      4600      5974      4387      5151      5016      6192
dram[3]:       5740      4886      5894      5379      4908      4692      5061      5454      4200      3910      4767      4597      4262      4034      5088      4622
dram[4]:       6974      5060      7068      5762      5634      4601      5917      4842      5226      3849      5462      5278      5013      4372      5590      5215
dram[5]:       4922      5724      5148      6386      4519      4951      4893      5362      3845      4286      4350      5044      3952      4410      4477      5415
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       907       953       904       843       807       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       853       835       931       735       925       866       672
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       875       940       881       825       646       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4408286 n_nop=4353637 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02266
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4390725i bk1: 2748a 4386670i bk2: 1830a 4393623i bk3: 2280a 4390601i bk4: 2232a 4389126i bk5: 2792a 4385441i bk6: 2066a 4390363i bk7: 2620a 4388120i bk8: 2268a 4386891i bk9: 3072a 4383590i bk10: 1696a 4393656i bk11: 2224a 4389764i bk12: 1608a 4393920i bk13: 2224a 4390261i bk14: 1450a 4397285i bk15: 1952a 4394511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022661 
total_CMD = 4408286 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4195898 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4408286 
n_nop = 4353637 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001075 
CoL_Bus_Util = 0.011330 
Either_Row_CoL_Bus_Util = 0.012397 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.140890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4408286 n_nop=4348235 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02533
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4388031i bk1: 2840a 4386076i bk2: 2138a 4391461i bk3: 2296a 4391039i bk4: 2598a 4385876i bk5: 2848a 4385228i bk6: 2500a 4387719i bk7: 2644a 4387224i bk8: 2994a 4381620i bk9: 3128a 4381781i bk10: 2188a 4389176i bk11: 2232a 4389381i bk12: 1976a 4390473i bk13: 2264a 4389337i bk14: 1786a 4394722i bk15: 1952a 4393946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.025332 
total_CMD = 4408286 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4179618 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4408286 
n_nop = 4348235 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000962 
CoL_Bus_Util = 0.012666 
Either_Row_CoL_Bus_Util = 0.013622 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.159259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159259
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4408286 n_nop=4353563 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02268
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4387192i bk1: 2136a 4390899i bk2: 2296a 4390572i bk3: 1812a 4393668i bk4: 2808a 4385107i bk5: 2222a 4388814i bk6: 2640a 4387336i bk7: 2040a 4390175i bk8: 3082a 4383230i bk9: 2266a 4387028i bk10: 2308a 4389599i bk11: 1608a 4393476i bk12: 2228a 4390324i bk13: 1602a 4394623i bk14: 1984a 4394340i bk15: 1416a 4397639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022682 
total_CMD = 4408286 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4195473 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4408286 
n_nop = 4353563 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001083 
CoL_Bus_Util = 0.011341 
Either_Row_CoL_Bus_Util = 0.012414 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000804 
queue_avg = 0.138062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4408286 n_nop=4348275 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02535
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4386540i bk1: 2488a 4388530i bk2: 2320a 4390587i bk3: 2114a 4391296i bk4: 2852a 4384429i bk5: 2616a 4385893i bk6: 2668a 4386665i bk7: 2472a 4388251i bk8: 3128a 4381898i bk9: 3006a 4381504i bk10: 2320a 4389833i bk11: 2100a 4389492i bk12: 2264a 4389604i bk13: 1980a 4391316i bk14: 1984a 4394018i bk15: 1754a 4394778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.025349 
total_CMD = 4408286 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4179891 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4408286 
n_nop = 4348275 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000944 
CoL_Bus_Util = 0.012675 
Either_Row_CoL_Bus_Util = 0.013613 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.154965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4408286 n_nop=4353938 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02257
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4391085i bk1: 2718a 4387309i bk2: 1844a 4393199i bk3: 2272a 4389871i bk4: 2204a 4389590i bk5: 2800a 4384466i bk6: 2054a 4391410i bk7: 2612a 4387327i bk8: 2236a 4387309i bk9: 3078a 4382911i bk10: 1668a 4393794i bk11: 2220a 4390377i bk12: 1596a 4393680i bk13: 2224a 4390059i bk14: 1450a 4397338i bk15: 1952a 4394836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.022572 
total_CMD = 4408286 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4198195 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4408286 
n_nop = 4353938 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001051 
CoL_Bus_Util = 0.011286 
Either_Row_CoL_Bus_Util = 0.012329 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.138396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4408286 n_nop=4348817 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02513
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4388346i bk1: 2728a 4386729i bk2: 2132a 4392026i bk3: 2296a 4390768i bk4: 2590a 4386270i bk5: 2820a 4385133i bk6: 2500a 4388442i bk7: 2648a 4386976i bk8: 2972a 4382209i bk9: 3104a 4382191i bk10: 2098a 4390016i bk11: 2232a 4389675i bk12: 1970a 4391241i bk13: 2240a 4389477i bk14: 1782a 4395061i bk15: 1952a 4394102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025134 
total_CMD = 4408286 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4181171 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4408286 
n_nop = 4348817 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000931 
CoL_Bus_Util = 0.012567 
Either_Row_CoL_Bus_Util = 0.013490 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.152934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 144004, Miss = 16142, Miss_rate = 0.112, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 167318, Miss = 19928, Miss_rate = 0.119, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 152274, Miss = 18980, Miss_rate = 0.125, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 175718, Miss = 20204, Miss_rate = 0.115, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 165692, Miss = 20128, Miss_rate = 0.121, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 144246, Miss = 15958, Miss_rate = 0.111, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 174314, Miss = 20376, Miss_rate = 0.117, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 153618, Miss = 18832, Miss_rate = 0.123, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 142410, Miss = 16038, Miss_rate = 0.113, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 166130, Miss = 19884, Miss_rate = 0.120, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 152944, Miss = 18846, Miss_rate = 0.123, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 173616, Miss = 20020, Miss_rate = 0.115, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1912284
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1178
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1198656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78428
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1495948
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 326482
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 89824
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1912284
icnt_total_pkts_simt_to_mem=722940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07676
	minimum = 5
	maximum = 18
Network latency average = 5.07676
	minimum = 5
	maximum = 18
Slowest packet = 2461863
Flit latency average = 5.04481
	minimum = 5
	maximum = 18
Slowest flit = 2624670
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0148043
	minimum = 0 (at node 3)
	maximum = 0.0467559 (at node 20)
Accepted packet rate average = 0.0148043
	minimum = 0 (at node 3)
	maximum = 0.0223512 (at node 0)
Injected flit rate average = 0.015439
	minimum = 0 (at node 3)
	maximum = 0.0467559 (at node 20)
Accepted flit rate average= 0.015439
	minimum = 0 (at node 3)
	maximum = 0.0223512 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5824 (53 samples)
	minimum = 5 (53 samples)
	maximum = 282.679 (53 samples)
Network latency average = 21.2833 (53 samples)
	minimum = 5 (53 samples)
	maximum = 280.415 (53 samples)
Flit latency average = 20.4804 (53 samples)
	minimum = 5 (53 samples)
	maximum = 279.868 (53 samples)
Fragmentation average = 0.00343271 (53 samples)
	minimum = 0 (53 samples)
	maximum = 84.3396 (53 samples)
Injected packet rate average = 0.0725143 (53 samples)
	minimum = 0.0270083 (53 samples)
	maximum = 0.204018 (53 samples)
Accepted packet rate average = 0.0725143 (53 samples)
	minimum = 0.0251911 (53 samples)
	maximum = 0.110537 (53 samples)
Injected flit rate average = 0.0772874 (53 samples)
	minimum = 0.0350549 (53 samples)
	maximum = 0.204202 (53 samples)
Accepted flit rate average = 0.0772874 (53 samples)
	minimum = 0.0341397 (53 samples)
	maximum = 0.110537 (53 samples)
Injected packet size average = 1.06582 (53 samples)
Accepted packet size average = 1.06582 (53 samples)
Hops average = 1 (53 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 4 sec (544 sec)
gpgpu_simulation_rate = 426741 (inst/sec)
gpgpu_simulation_rate = 2631 (cycle/sec)
gpgpu_silicon_slowdown = 114025x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z12lud_internalPfii'
Destroy streams for kernel 54: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 54 
gpu_sim_cycle = 9601
gpu_sim_insn = 4666368
gpu_ipc =     486.0294
gpu_tot_sim_cycle = 1440908
gpu_tot_sim_insn = 236813616
gpu_tot_ipc =     164.3503
gpu_tot_issued_cta = 10020
gpu_occupancy = 73.3650% 
gpu_tot_occupancy = 33.5038% 
max_total_param_size = 0
gpu_stall_dramfull = 989874
gpu_stall_icnt2sh    = 348613
partiton_level_parallism =       1.1681
partiton_level_parallism_total  =       0.3962
partiton_level_parallism_util =       1.8568
partiton_level_parallism_util_total  =       1.7294
L2_BW  =      38.5840 GB/Sec
L2_BW_total  =      12.9976 GB/Sec
gpu_total_sim_rate=428234

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3885618
	L1I_total_cache_misses = 62459
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28919
L1D_cache:
	L1D_cache_core[0]: Access = 42997, Miss = 25867, Miss_rate = 0.602, Pending_hits = 2700, Reservation_fails = 14923
	L1D_cache_core[1]: Access = 42773, Miss = 25832, Miss_rate = 0.604, Pending_hits = 2944, Reservation_fails = 15892
	L1D_cache_core[2]: Access = 43350, Miss = 26357, Miss_rate = 0.608, Pending_hits = 2774, Reservation_fails = 16056
	L1D_cache_core[3]: Access = 42805, Miss = 26124, Miss_rate = 0.610, Pending_hits = 2972, Reservation_fails = 15580
	L1D_cache_core[4]: Access = 43286, Miss = 26350, Miss_rate = 0.609, Pending_hits = 2850, Reservation_fails = 16341
	L1D_cache_core[5]: Access = 42659, Miss = 25534, Miss_rate = 0.599, Pending_hits = 2935, Reservation_fails = 19694
	L1D_cache_core[6]: Access = 43763, Miss = 26492, Miss_rate = 0.605, Pending_hits = 2722, Reservation_fails = 14625
	L1D_cache_core[7]: Access = 43108, Miss = 26267, Miss_rate = 0.609, Pending_hits = 2742, Reservation_fails = 15357
	L1D_cache_core[8]: Access = 43106, Miss = 26139, Miss_rate = 0.606, Pending_hits = 2877, Reservation_fails = 16328
	L1D_cache_core[9]: Access = 42944, Miss = 26082, Miss_rate = 0.607, Pending_hits = 2836, Reservation_fails = 19275
	L1D_cache_core[10]: Access = 43199, Miss = 25898, Miss_rate = 0.600, Pending_hits = 2808, Reservation_fails = 14205
	L1D_cache_core[11]: Access = 43586, Miss = 26313, Miss_rate = 0.604, Pending_hits = 2832, Reservation_fails = 17049
	L1D_cache_core[12]: Access = 43365, Miss = 26130, Miss_rate = 0.603, Pending_hits = 2893, Reservation_fails = 13560
	L1D_cache_core[13]: Access = 43061, Miss = 26079, Miss_rate = 0.606, Pending_hits = 2799, Reservation_fails = 16482
	L1D_cache_core[14]: Access = 42759, Miss = 25860, Miss_rate = 0.605, Pending_hits = 3048, Reservation_fails = 14507
	L1D_total_cache_accesses = 646761
	L1D_total_cache_misses = 391324
	L1D_total_cache_miss_rate = 0.6051
	L1D_total_cache_pending_hits = 42732
	L1D_total_cache_reservation_fails = 239874
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234081
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 381992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 239768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233991
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3823159
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62459
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28919
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166377
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3885618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 194200
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45512
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28919
ctas_completed 10020, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39789, 20625, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 245813760
gpgpu_n_tot_w_icount = 7681680
gpgpu_n_stall_shd_mem = 428583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381992
gpgpu_n_mem_write_global = 166377
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686144
gpgpu_n_store_insn = 2662032
gpgpu_n_shmem_insn = 86195856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7449984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21687
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1552342	W0_Idle:10662741	W0_Scoreboard:8991857	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3948786	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3055936 {8:381992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11979144 {72:166377,}
traffic_breakdown_coretomem[INST_ACC_R] = 180240 {8:22530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61118720 {40:1527968,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662032 {8:332754,}
traffic_breakdown_memtocore[INST_ACC_R] = 3604800 {40:90120,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	68127 	1046836 	626658 	119113 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21264 	969 	209 	467123 	29581 	29372 	14554 	7101 	741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183203 	224351 	227471 	297817 	716274 	211425 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	94 	1098 	357 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7773      5071      7511      5509      5794      4583      6325      4824      5543      3771      6023      5056      5472      4160      6143      4941
dram[1]:       5088      5518      5229      6266      4719      4937      5255      5261      3928      4218      4551      4899      4123      4366      4563      5263
dram[2]:       5129      7545      5568      7863      4763      5647      4893      6561      3944      5528      4653      6415      4444      5568      5062      6515
dram[3]:       5768      4916      5925      5417      4933      4718      5228      5693      4248      3953      4816      4640      4310      4079      5130      4687
dram[4]:       7179      5088      7298      5793      5780      4627      6155      5076      5548      3898      5898      5331      5427      4430      5942      5263
dram[5]:       4953      5754      5179      6419      4543      4979      5070      5586      3894      4332      4401      5092      3997      4465      4537      5456
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       907       953       904       843       854       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       853       835       931       735       925       866       908
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       875       940       887       825       881       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4437855 n_nop=4383206 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02251
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4420294i bk1: 2748a 4416239i bk2: 1830a 4423192i bk3: 2280a 4420170i bk4: 2232a 4418695i bk5: 2792a 4415010i bk6: 2066a 4419932i bk7: 2620a 4417689i bk8: 2268a 4416460i bk9: 3072a 4413159i bk10: 1696a 4423225i bk11: 2224a 4419333i bk12: 1608a 4423489i bk13: 2224a 4419830i bk14: 1450a 4426854i bk15: 1952a 4424080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022510 
total_CMD = 4437855 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4225467 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4437855 
n_nop = 4383206 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001068 
CoL_Bus_Util = 0.011255 
Either_Row_CoL_Bus_Util = 0.012314 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.139952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139952
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4437855 n_nop=4377804 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02516
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4417600i bk1: 2840a 4415645i bk2: 2138a 4421030i bk3: 2296a 4420608i bk4: 2598a 4415445i bk5: 2848a 4414797i bk6: 2500a 4417288i bk7: 2644a 4416793i bk8: 2994a 4411189i bk9: 3128a 4411350i bk10: 2188a 4418745i bk11: 2232a 4418950i bk12: 1976a 4420042i bk13: 2264a 4418906i bk14: 1786a 4424291i bk15: 1952a 4423515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.025164 
total_CMD = 4437855 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4209187 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4437855 
n_nop = 4377804 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000956 
CoL_Bus_Util = 0.012582 
Either_Row_CoL_Bus_Util = 0.013532 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.158198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4437855 n_nop=4383132 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02253
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4416761i bk1: 2136a 4420468i bk2: 2296a 4420141i bk3: 1812a 4423237i bk4: 2808a 4414676i bk5: 2222a 4418383i bk6: 2640a 4416905i bk7: 2040a 4419744i bk8: 3082a 4412799i bk9: 2266a 4416597i bk10: 2308a 4419168i bk11: 1608a 4423045i bk12: 2228a 4419893i bk13: 1602a 4424192i bk14: 1984a 4423909i bk15: 1416a 4427208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022531 
total_CMD = 4437855 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4225042 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4437855 
n_nop = 4383132 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001075 
CoL_Bus_Util = 0.011266 
Either_Row_CoL_Bus_Util = 0.012331 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000804 
queue_avg = 0.137142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4437855 n_nop=4377844 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02518
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4416109i bk1: 2488a 4418099i bk2: 2320a 4420156i bk3: 2114a 4420865i bk4: 2852a 4413998i bk5: 2616a 4415462i bk6: 2668a 4416234i bk7: 2472a 4417820i bk8: 3128a 4411467i bk9: 3006a 4411073i bk10: 2320a 4419402i bk11: 2100a 4419061i bk12: 2264a 4419173i bk13: 1980a 4420885i bk14: 1984a 4423587i bk15: 1754a 4424347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.025180 
total_CMD = 4437855 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4209460 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4437855 
n_nop = 4377844 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000937 
CoL_Bus_Util = 0.012590 
Either_Row_CoL_Bus_Util = 0.013523 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.153933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4437855 n_nop=4383507 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02242
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4420654i bk1: 2718a 4416878i bk2: 1844a 4422768i bk3: 2272a 4419440i bk4: 2204a 4419159i bk5: 2800a 4414035i bk6: 2054a 4420979i bk7: 2612a 4416896i bk8: 2236a 4416878i bk9: 3078a 4412480i bk10: 1668a 4423363i bk11: 2220a 4419946i bk12: 1596a 4423249i bk13: 2224a 4419628i bk14: 1450a 4426907i bk15: 1952a 4424405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.022422 
total_CMD = 4437855 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4227764 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4437855 
n_nop = 4383507 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001044 
CoL_Bus_Util = 0.011211 
Either_Row_CoL_Bus_Util = 0.012246 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.137474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4437855 n_nop=4378386 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02497
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4417915i bk1: 2728a 4416298i bk2: 2132a 4421595i bk3: 2296a 4420337i bk4: 2590a 4415839i bk5: 2820a 4414702i bk6: 2500a 4418011i bk7: 2648a 4416545i bk8: 2972a 4411778i bk9: 3104a 4411760i bk10: 2098a 4419585i bk11: 2232a 4419244i bk12: 1970a 4420810i bk13: 2240a 4419046i bk14: 1782a 4424630i bk15: 1952a 4423671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024967 
total_CMD = 4437855 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4210740 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4437855 
n_nop = 4378386 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000925 
CoL_Bus_Util = 0.012484 
Either_Row_CoL_Bus_Util = 0.013400 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.151915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151915

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148720, Miss = 16142, Miss_rate = 0.109, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 169958, Miss = 19928, Miss_rate = 0.117, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 154914, Miss = 18980, Miss_rate = 0.123, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 178354, Miss = 20204, Miss_rate = 0.113, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 168332, Miss = 20128, Miss_rate = 0.120, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 149070, Miss = 15958, Miss_rate = 0.107, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 176942, Miss = 20376, Miss_rate = 0.115, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 156518, Miss = 18832, Miss_rate = 0.120, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 147118, Miss = 16038, Miss_rate = 0.109, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 168974, Miss = 19884, Miss_rate = 0.118, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 155584, Miss = 18846, Miss_rate = 0.121, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 176388, Miss = 20020, Miss_rate = 0.113, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1950872
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1155
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1230676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1527968
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332754
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1950872
icnt_total_pkts_simt_to_mem=737291
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.2092
	minimum = 5
	maximum = 1438
Network latency average = 60.6344
	minimum = 5
	maximum = 1438
Slowest packet = 2476829
Flit latency average = 57.2845
	minimum = 5
	maximum = 1438
Slowest flit = 2640070
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.192121
	minimum = 0.0638475 (at node 0)
	maximum = 0.502448 (at node 20)
Accepted packet rate average = 0.192121
	minimum = 0.0840537 (at node 21)
	maximum = 0.302052 (at node 12)
Injected flit rate average = 0.204219
	minimum = 0.0821789 (at node 0)
	maximum = 0.502448 (at node 20)
Accepted flit rate average= 0.204219
	minimum = 0.1153 (at node 21)
	maximum = 0.302052 (at node 12)
Injected packet length average = 1.06297
Accepted packet length average = 1.06297
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3533 (54 samples)
	minimum = 5 (54 samples)
	maximum = 304.074 (54 samples)
Network latency average = 22.012 (54 samples)
	minimum = 5 (54 samples)
	maximum = 301.852 (54 samples)
Flit latency average = 21.1619 (54 samples)
	minimum = 5 (54 samples)
	maximum = 301.315 (54 samples)
Fragmentation average = 0.00336914 (54 samples)
	minimum = 0 (54 samples)
	maximum = 82.7778 (54 samples)
Injected packet rate average = 0.0747292 (54 samples)
	minimum = 0.0276905 (54 samples)
	maximum = 0.209545 (54 samples)
Accepted packet rate average = 0.0747292 (54 samples)
	minimum = 0.0262812 (54 samples)
	maximum = 0.114084 (54 samples)
Injected flit rate average = 0.079638 (54 samples)
	minimum = 0.0359276 (54 samples)
	maximum = 0.209725 (54 samples)
Accepted flit rate average = 0.079638 (54 samples)
	minimum = 0.0356427 (54 samples)
	maximum = 0.114084 (54 samples)
Injected packet size average = 1.06569 (54 samples)
Accepted packet size average = 1.06569 (54 samples)
Hops average = 1 (54 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 13 sec (553 sec)
gpgpu_simulation_rate = 428234 (inst/sec)
gpgpu_simulation_rate = 2605 (cycle/sec)
gpgpu_silicon_slowdown = 115163x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 55 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 55: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 55 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1467307
gpu_tot_sim_insn = 236833496
gpu_tot_ipc =     161.4069
gpu_tot_issued_cta = 10021
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.4465% 
max_total_param_size = 0
gpu_stall_dramfull = 989874
gpu_stall_icnt2sh    = 348613
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3891
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7293
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      12.7647 GB/Sec
gpu_total_sim_rate=425959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887290
	L1I_total_cache_misses = 62471
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28919
L1D_cache:
	L1D_cache_core[0]: Access = 42997, Miss = 25867, Miss_rate = 0.602, Pending_hits = 2700, Reservation_fails = 14923
	L1D_cache_core[1]: Access = 42804, Miss = 25848, Miss_rate = 0.604, Pending_hits = 2944, Reservation_fails = 15892
	L1D_cache_core[2]: Access = 43350, Miss = 26357, Miss_rate = 0.608, Pending_hits = 2774, Reservation_fails = 16056
	L1D_cache_core[3]: Access = 42805, Miss = 26124, Miss_rate = 0.610, Pending_hits = 2972, Reservation_fails = 15580
	L1D_cache_core[4]: Access = 43286, Miss = 26350, Miss_rate = 0.609, Pending_hits = 2850, Reservation_fails = 16341
	L1D_cache_core[5]: Access = 42659, Miss = 25534, Miss_rate = 0.599, Pending_hits = 2935, Reservation_fails = 19694
	L1D_cache_core[6]: Access = 43763, Miss = 26492, Miss_rate = 0.605, Pending_hits = 2722, Reservation_fails = 14625
	L1D_cache_core[7]: Access = 43108, Miss = 26267, Miss_rate = 0.609, Pending_hits = 2742, Reservation_fails = 15357
	L1D_cache_core[8]: Access = 43106, Miss = 26139, Miss_rate = 0.606, Pending_hits = 2877, Reservation_fails = 16328
	L1D_cache_core[9]: Access = 42944, Miss = 26082, Miss_rate = 0.607, Pending_hits = 2836, Reservation_fails = 19275
	L1D_cache_core[10]: Access = 43199, Miss = 25898, Miss_rate = 0.600, Pending_hits = 2808, Reservation_fails = 14205
	L1D_cache_core[11]: Access = 43586, Miss = 26313, Miss_rate = 0.604, Pending_hits = 2832, Reservation_fails = 17049
	L1D_cache_core[12]: Access = 43365, Miss = 26130, Miss_rate = 0.603, Pending_hits = 2893, Reservation_fails = 13560
	L1D_cache_core[13]: Access = 43061, Miss = 26079, Miss_rate = 0.606, Pending_hits = 2799, Reservation_fails = 16482
	L1D_cache_core[14]: Access = 42759, Miss = 25860, Miss_rate = 0.605, Pending_hits = 3048, Reservation_fails = 14507
	L1D_total_cache_accesses = 646792
	L1D_total_cache_misses = 391340
	L1D_total_cache_miss_rate = 0.6050
	L1D_total_cache_pending_hits = 42732
	L1D_total_cache_reservation_fails = 239874
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234087
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 239768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233997
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3824819
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62471
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28919
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166392
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3887290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 194200
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45512
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28919
ctas_completed 10021, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39789, 20625, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 245908128
gpgpu_n_tot_w_icount = 7684629
gpgpu_n_stall_shd_mem = 429087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 382008
gpgpu_n_mem_write_global = 166392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686400
gpgpu_n_store_insn = 2662272
gpgpu_n_shmem_insn = 86200552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7450080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 100296
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21687
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1552342	W0_Idle:10692848	W0_Scoreboard:9011597	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:483404	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3951735	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3056064 {8:382008,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11980224 {72:166392,}
traffic_breakdown_coretomem[INST_ACC_R] = 180336 {8:22542,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61121280 {40:1528032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662272 {8:332784,}
traffic_breakdown_memtocore[INST_ACC_R] = 3606720 {40:90168,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	68158 	1046899 	626658 	119113 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21276 	969 	209 	467154 	29581 	29372 	14554 	7101 	741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183297 	224351 	227471 	297817 	716274 	211425 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	95 	1107 	357 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7773      5071      7511      5509      5794      4583      6325      4824      5547      3771      6023      5056      5472      4160      6143      4941
dram[1]:       5088      5518      5229      6266      4719      4937      5255      5261      3928      4218      4551      4899      4123      4366      4563      5263
dram[2]:       5129      7545      5568      7863      4763      5647      4893      6561      3944      5532      4653      6415      4444      5568      5062      6515
dram[3]:       5768      4916      5925      5417      4933      4718      5228      5693      4248      3953      4816      4640      4310      4079      5130      4687
dram[4]:       7179      5088      7298      5793      5780      4627      6155      5076      5553      3898      5898      5331      5427      4430      5942      5263
dram[5]:       4953      5754      5179      6419      4543      4979      5070      5586      3894      4332      4401      5092      3997      4465      4537      5456
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       907       953       904       843       854       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       853       835       931       735       925       866       908
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       875       940       887       825       881       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4519161 n_nop=4464512 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.0221
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4501600i bk1: 2748a 4497545i bk2: 1830a 4504498i bk3: 2280a 4501476i bk4: 2232a 4500001i bk5: 2792a 4496316i bk6: 2066a 4501238i bk7: 2620a 4498995i bk8: 2268a 4497766i bk9: 3072a 4494465i bk10: 1696a 4504531i bk11: 2224a 4500639i bk12: 1608a 4504795i bk13: 2224a 4501136i bk14: 1450a 4508160i bk15: 1952a 4505386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022105 
total_CMD = 4519161 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4306773 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4519161 
n_nop = 4464512 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001048 
CoL_Bus_Util = 0.011052 
Either_Row_CoL_Bus_Util = 0.012093 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.137434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4519161 n_nop=4459110 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02471
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4498906i bk1: 2840a 4496951i bk2: 2138a 4502336i bk3: 2296a 4501914i bk4: 2598a 4496751i bk5: 2848a 4496103i bk6: 2500a 4498594i bk7: 2644a 4498099i bk8: 2994a 4492495i bk9: 3128a 4492656i bk10: 2188a 4500051i bk11: 2232a 4500256i bk12: 1976a 4501348i bk13: 2264a 4500212i bk14: 1786a 4505597i bk15: 1952a 4504821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.024711 
total_CMD = 4519161 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4290493 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4519161 
n_nop = 4459110 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000939 
CoL_Bus_Util = 0.012355 
Either_Row_CoL_Bus_Util = 0.013288 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.155352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155352
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4519161 n_nop=4464438 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02213
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4498067i bk1: 2136a 4501774i bk2: 2296a 4501447i bk3: 1812a 4504543i bk4: 2808a 4495982i bk5: 2222a 4499689i bk6: 2640a 4498211i bk7: 2040a 4501050i bk8: 3082a 4494105i bk9: 2266a 4497903i bk10: 2308a 4500474i bk11: 1608a 4504351i bk12: 2228a 4501199i bk13: 1602a 4505498i bk14: 1984a 4505215i bk15: 1416a 4508514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022126 
total_CMD = 4519161 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4306348 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4519161 
n_nop = 4464438 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001056 
CoL_Bus_Util = 0.011063 
Either_Row_CoL_Bus_Util = 0.012109 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000804 
queue_avg = 0.134675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134675
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4519161 n_nop=4459150 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02473
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4497415i bk1: 2488a 4499405i bk2: 2320a 4501462i bk3: 2114a 4502171i bk4: 2852a 4495304i bk5: 2616a 4496768i bk6: 2668a 4497540i bk7: 2472a 4499126i bk8: 3128a 4492773i bk9: 3006a 4492379i bk10: 2320a 4500708i bk11: 2100a 4500367i bk12: 2264a 4500479i bk13: 1980a 4502191i bk14: 1984a 4504893i bk15: 1754a 4505653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.024727 
total_CMD = 4519161 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4290766 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4519161 
n_nop = 4459150 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000921 
CoL_Bus_Util = 0.012364 
Either_Row_CoL_Bus_Util = 0.013279 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.151163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4519161 n_nop=4464813 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02202
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4501960i bk1: 2718a 4498184i bk2: 1844a 4504074i bk3: 2272a 4500746i bk4: 2204a 4500465i bk5: 2800a 4495341i bk6: 2054a 4502285i bk7: 2612a 4498202i bk8: 2236a 4498184i bk9: 3078a 4493786i bk10: 1668a 4504669i bk11: 2220a 4501252i bk12: 1596a 4504555i bk13: 2224a 4500934i bk14: 1450a 4508213i bk15: 1952a 4505711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.022018 
total_CMD = 4519161 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4309070 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4519161 
n_nop = 4464813 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001025 
CoL_Bus_Util = 0.011009 
Either_Row_CoL_Bus_Util = 0.012026 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.135001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135001
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4519161 n_nop=4459692 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02452
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4499221i bk1: 2728a 4497604i bk2: 2132a 4502901i bk3: 2296a 4501643i bk4: 2590a 4497145i bk5: 2820a 4496008i bk6: 2500a 4499317i bk7: 2648a 4497851i bk8: 2972a 4493084i bk9: 3104a 4493066i bk10: 2098a 4500891i bk11: 2232a 4500550i bk12: 1970a 4502116i bk13: 2240a 4500352i bk14: 1782a 4505936i bk15: 1952a 4504977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024518 
total_CMD = 4519161 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4292046 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4519161 
n_nop = 4459692 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000908 
CoL_Bus_Util = 0.012259 
Either_Row_CoL_Bus_Util = 0.013159 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.149182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148758, Miss = 16142, Miss_rate = 0.109, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 169958, Miss = 19928, Miss_rate = 0.117, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 154922, Miss = 18980, Miss_rate = 0.123, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 178354, Miss = 20204, Miss_rate = 0.113, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 168340, Miss = 20128, Miss_rate = 0.120, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 149100, Miss = 15958, Miss_rate = 0.107, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 176950, Miss = 20376, Miss_rate = 0.115, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 156518, Miss = 18832, Miss_rate = 0.120, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 147160, Miss = 16038, Miss_rate = 0.109, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 168974, Miss = 19884, Miss_rate = 0.118, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 155592, Miss = 18846, Miss_rate = 0.121, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 176388, Miss = 20020, Miss_rate = 0.113, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1951014
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1155
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1230740
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1528032
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332784
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1951014
icnt_total_pkts_simt_to_mem=737349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2521922
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2688163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 1)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 1)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 1)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0251 (55 samples)
	minimum = 5 (55 samples)
	maximum = 298.764 (55 samples)
Network latency average = 21.7042 (55 samples)
	minimum = 5 (55 samples)
	maximum = 296.473 (55 samples)
Flit latency average = 20.8681 (55 samples)
	minimum = 5 (55 samples)
	maximum = 295.927 (55 samples)
Fragmentation average = 0.00330789 (55 samples)
	minimum = 0 (55 samples)
	maximum = 81.2727 (55 samples)
Injected packet rate average = 0.0733752 (55 samples)
	minimum = 0.027187 (55 samples)
	maximum = 0.205764 (55 samples)
Accepted packet rate average = 0.0733752 (55 samples)
	minimum = 0.0258033 (55 samples)
	maximum = 0.112107 (55 samples)
Injected flit rate average = 0.0781951 (55 samples)
	minimum = 0.0352743 (55 samples)
	maximum = 0.205952 (55 samples)
Accepted flit rate average = 0.0781951 (55 samples)
	minimum = 0.0349946 (55 samples)
	maximum = 0.112107 (55 samples)
Injected packet size average = 1.06569 (55 samples)
Accepted packet size average = 1.06569 (55 samples)
Hops average = 1 (55 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 16 sec (556 sec)
gpgpu_simulation_rate = 425959 (inst/sec)
gpgpu_simulation_rate = 2639 (cycle/sec)
gpgpu_silicon_slowdown = 113679x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 56 '_Z13lud_perimeterPfii'
Destroy streams for kernel 56: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 56 
gpu_sim_cycle = 25318
gpu_sim_insn = 255840
gpu_ipc =      10.1051
gpu_tot_sim_cycle = 1492625
gpu_tot_sim_insn = 237089336
gpu_tot_ipc =     158.8405
gpu_tot_issued_cta = 10034
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.7544% 
max_total_param_size = 0
gpu_stall_dramfull = 989874
gpu_stall_icnt2sh    = 348613
partiton_level_parallism =       0.0799
partiton_level_parallism_total  =       0.3839
partiton_level_parallism_util =       1.0412
partiton_level_parallism_util_total  =       1.7253
L2_BW  =       2.7642 GB/Sec
L2_BW_total  =      12.5951 GB/Sec
gpu_total_sim_rate=423373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3895220
	L1I_total_cache_misses = 63484
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28919
L1D_cache:
	L1D_cache_core[0]: Access = 42997, Miss = 25867, Miss_rate = 0.602, Pending_hits = 2700, Reservation_fails = 14923
	L1D_cache_core[1]: Access = 42804, Miss = 25848, Miss_rate = 0.604, Pending_hits = 2944, Reservation_fails = 15892
	L1D_cache_core[2]: Access = 43429, Miss = 26389, Miss_rate = 0.608, Pending_hits = 2774, Reservation_fails = 16056
	L1D_cache_core[3]: Access = 42884, Miss = 26172, Miss_rate = 0.610, Pending_hits = 2972, Reservation_fails = 15580
	L1D_cache_core[4]: Access = 43365, Miss = 26398, Miss_rate = 0.609, Pending_hits = 2850, Reservation_fails = 16341
	L1D_cache_core[5]: Access = 42738, Miss = 25582, Miss_rate = 0.599, Pending_hits = 2935, Reservation_fails = 19694
	L1D_cache_core[6]: Access = 43842, Miss = 26540, Miss_rate = 0.605, Pending_hits = 2722, Reservation_fails = 14625
	L1D_cache_core[7]: Access = 43187, Miss = 26315, Miss_rate = 0.609, Pending_hits = 2742, Reservation_fails = 15357
	L1D_cache_core[8]: Access = 43185, Miss = 26187, Miss_rate = 0.606, Pending_hits = 2877, Reservation_fails = 16328
	L1D_cache_core[9]: Access = 43023, Miss = 26130, Miss_rate = 0.607, Pending_hits = 2836, Reservation_fails = 19275
	L1D_cache_core[10]: Access = 43278, Miss = 25946, Miss_rate = 0.600, Pending_hits = 2808, Reservation_fails = 14205
	L1D_cache_core[11]: Access = 43665, Miss = 26361, Miss_rate = 0.604, Pending_hits = 2832, Reservation_fails = 17049
	L1D_cache_core[12]: Access = 43444, Miss = 26178, Miss_rate = 0.603, Pending_hits = 2893, Reservation_fails = 13560
	L1D_cache_core[13]: Access = 43140, Miss = 26127, Miss_rate = 0.606, Pending_hits = 2799, Reservation_fails = 16482
	L1D_cache_core[14]: Access = 42838, Miss = 25908, Miss_rate = 0.605, Pending_hits = 3048, Reservation_fails = 14507
	L1D_total_cache_accesses = 647819
	L1D_total_cache_misses = 391948
	L1D_total_cache_miss_rate = 0.6050
	L1D_total_cache_pending_hits = 42732
	L1D_total_cache_reservation_fails = 239874
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234204
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 239768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 234114
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3831736
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 63484
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28919
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 481024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166795
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3895220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 194200
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45512
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28919
ctas_completed 10034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39789, 20625, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 246409824
gpgpu_n_tot_w_icount = 7700307
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
gpgpu_n_stall_shd_mem = 431999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 382616
gpgpu_n_mem_write_global = 166795
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
gpgpu_n_load_insn  = 7696384
gpgpu_n_store_insn = 2668720
gpgpu_n_shmem_insn = 86283336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7452576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21687
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1553005	W0_Idle:11168838	W0_Scoreboard:9172288	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151454
single_issue_nums: WS0:3967413	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3060928 {8:382616,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12009240 {72:166795,}
traffic_breakdown_coretomem[INST_ACC_R] = 188440 {8:23555,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61218560 {40:1530464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2668720 {8:333590,}
traffic_breakdown_memtocore[INST_ACC_R] = 3768800 {40:94220,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	69158 	1049137 	626658 	119113 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22275 	980 	212 	468165 	29581 	29372 	14554 	7101 	741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	186531 	224355 	227471 	297817 	716274 	211425 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	104 	1129 	357 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       7781      5071      7519      5509      5801      4583      6333      4824      5593      3783      6036      5056      5482      4160      6154      4941
dram[1]:       5088      5518      5229      6266      4719      4937      5255      5261      3939      4230      4551      4899      4123      4366      4563      5263
dram[2]:       5129      7553      5568      7872      4763      5654      4893      6569      3955      5577      4653      6427      4444      5577      5062      6526
dram[3]:       5768      4916      5925      5417      4933      4718      5228      5693      4258      3965      4816      4640      4310      4079      5130      4687
dram[4]:       7187      5088      7307      5793      5787      4627      6163      5076      5606      3909      5910      5331      5436      4430      5952      5263
dram[5]:       4953      5754      5179      6419      4543      4979      5070      5586      3908      4343      4401      5092      3997      4465      4537      5456
maximum mf latency per bank:
dram[0]:        802       819       831       864       890       869       905       760       828       906       907       953       904       843       854       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       759       850       762       837       788       662       775       706       853       835       931       735       925       866       908
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        747       833       780       829       809       769       821       708       823       797       875       940       887       825       881       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4597138 n_nop=4542489 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02173
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4579577i bk1: 2748a 4575522i bk2: 1830a 4582475i bk3: 2280a 4579453i bk4: 2232a 4577978i bk5: 2792a 4574293i bk6: 2066a 4579215i bk7: 2620a 4576972i bk8: 2268a 4575743i bk9: 3072a 4572442i bk10: 1696a 4582508i bk11: 2224a 4578616i bk12: 1608a 4582772i bk13: 2224a 4579113i bk14: 1450a 4586137i bk15: 1952a 4583363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021730 
total_CMD = 4597138 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4384750 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4597138 
n_nop = 4542489 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001031 
CoL_Bus_Util = 0.010865 
Either_Row_CoL_Bus_Util = 0.011888 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.135103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4597138 n_nop=4537087 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02429
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4576883i bk1: 2840a 4574928i bk2: 2138a 4580313i bk3: 2296a 4579891i bk4: 2598a 4574728i bk5: 2848a 4574080i bk6: 2500a 4576571i bk7: 2644a 4576076i bk8: 2994a 4570472i bk9: 3128a 4570633i bk10: 2188a 4578028i bk11: 2232a 4578233i bk12: 1976a 4579325i bk13: 2264a 4578189i bk14: 1786a 4583574i bk15: 1952a 4582798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.024292 
total_CMD = 4597138 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4368470 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4597138 
n_nop = 4537087 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000923 
CoL_Bus_Util = 0.012146 
Either_Row_CoL_Bus_Util = 0.013063 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.152717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152717
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4597138 n_nop=4542415 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02175
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4576044i bk1: 2136a 4579751i bk2: 2296a 4579424i bk3: 1812a 4582520i bk4: 2808a 4573959i bk5: 2222a 4577666i bk6: 2640a 4576188i bk7: 2040a 4579027i bk8: 3082a 4572082i bk9: 2266a 4575880i bk10: 2308a 4578451i bk11: 1608a 4582328i bk12: 2228a 4579176i bk13: 1602a 4583475i bk14: 1984a 4583192i bk15: 1416a 4586491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021750 
total_CMD = 4597138 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4384325 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4597138 
n_nop = 4542415 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001038 
CoL_Bus_Util = 0.010875 
Either_Row_CoL_Bus_Util = 0.011904 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000804 
queue_avg = 0.132391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4597138 n_nop=4537127 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02431
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4575392i bk1: 2488a 4577382i bk2: 2320a 4579439i bk3: 2114a 4580148i bk4: 2852a 4573281i bk5: 2616a 4574745i bk6: 2668a 4575517i bk7: 2472a 4577103i bk8: 3128a 4570750i bk9: 3006a 4570356i bk10: 2320a 4578685i bk11: 2100a 4578344i bk12: 2264a 4578456i bk13: 1980a 4580168i bk14: 1984a 4582870i bk15: 1754a 4583630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.024308 
total_CMD = 4597138 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4368743 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4597138 
n_nop = 4537127 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000905 
CoL_Bus_Util = 0.012154 
Either_Row_CoL_Bus_Util = 0.013054 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.148599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4597138 n_nop=4542790 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02164
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4579937i bk1: 2718a 4576161i bk2: 1844a 4582051i bk3: 2272a 4578723i bk4: 2204a 4578442i bk5: 2800a 4573318i bk6: 2054a 4580262i bk7: 2612a 4576179i bk8: 2236a 4576161i bk9: 3078a 4571763i bk10: 1668a 4582646i bk11: 2220a 4579229i bk12: 1596a 4582532i bk13: 2224a 4578911i bk14: 1450a 4586190i bk15: 1952a 4583688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.021645 
total_CMD = 4597138 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4387047 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4597138 
n_nop = 4542790 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001008 
CoL_Bus_Util = 0.010822 
Either_Row_CoL_Bus_Util = 0.011822 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.132711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132711
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4597138 n_nop=4537669 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.0241
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4577198i bk1: 2728a 4575581i bk2: 2132a 4580878i bk3: 2296a 4579620i bk4: 2590a 4575122i bk5: 2820a 4573985i bk6: 2500a 4577294i bk7: 2648a 4575828i bk8: 2972a 4571061i bk9: 3104a 4571043i bk10: 2098a 4578868i bk11: 2232a 4578527i bk12: 1970a 4580093i bk13: 2240a 4578329i bk14: 1782a 4583913i bk15: 1952a 4582954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024102 
total_CMD = 4597138 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4370023 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4597138 
n_nop = 4537669 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000893 
CoL_Bus_Util = 0.012051 
Either_Row_CoL_Bus_Util = 0.012936 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.146651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149812, Miss = 16142, Miss_rate = 0.108, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 170510, Miss = 19928, Miss_rate = 0.117, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 155354, Miss = 18980, Miss_rate = 0.122, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 178906, Miss = 20204, Miss_rate = 0.113, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 168772, Miss = 20128, Miss_rate = 0.119, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 150096, Miss = 15958, Miss_rate = 0.106, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 177382, Miss = 20376, Miss_rate = 0.115, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 156950, Miss = 18832, Miss_rate = 0.120, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 148208, Miss = 16038, Miss_rate = 0.108, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 169406, Miss = 19884, Miss_rate = 0.117, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 156088, Miss = 18846, Miss_rate = 0.121, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 176820, Miss = 20020, Miss_rate = 0.113, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1958304
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1151
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1233172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 330044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82824
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1530464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 333590
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1958304
icnt_total_pkts_simt_to_mem=739776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05476
	minimum = 5
	maximum = 16
Network latency average = 5.05476
	minimum = 5
	maximum = 16
Slowest packet = 2521982
Flit latency average = 5.0141
	minimum = 5
	maximum = 16
Slowest flit = 2688374
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0136252
	minimum = 0 (at node 0)
	maximum = 0.0416305 (at node 15)
Accepted packet rate average = 0.0136252
	minimum = 0 (at node 0)
	maximum = 0.0223556 (at node 4)
Injected flit rate average = 0.0142147
	minimum = 0 (at node 0)
	maximum = 0.0416305 (at node 15)
Accepted flit rate average= 0.0142147
	minimum = 0 (at node 0)
	maximum = 0.0223556 (at node 4)
Injected packet length average = 1.04327
Accepted packet length average = 1.04327
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7042 (56 samples)
	minimum = 5 (56 samples)
	maximum = 293.714 (56 samples)
Network latency average = 21.4069 (56 samples)
	minimum = 5 (56 samples)
	maximum = 291.464 (56 samples)
Flit latency average = 20.585 (56 samples)
	minimum = 5 (56 samples)
	maximum = 290.929 (56 samples)
Fragmentation average = 0.00324882 (56 samples)
	minimum = 0 (56 samples)
	maximum = 79.8214 (56 samples)
Injected packet rate average = 0.0723083 (56 samples)
	minimum = 0.0267015 (56 samples)
	maximum = 0.202833 (56 samples)
Accepted packet rate average = 0.0723083 (56 samples)
	minimum = 0.0253426 (56 samples)
	maximum = 0.110505 (56 samples)
Injected flit rate average = 0.0770526 (56 samples)
	minimum = 0.0346444 (56 samples)
	maximum = 0.203017 (56 samples)
Accepted flit rate average = 0.0770526 (56 samples)
	minimum = 0.0343697 (56 samples)
	maximum = 0.110505 (56 samples)
Injected packet size average = 1.06561 (56 samples)
Accepted packet size average = 1.06561 (56 samples)
Hops average = 1 (56 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 20 sec (560 sec)
gpgpu_simulation_rate = 423373 (inst/sec)
gpgpu_simulation_rate = 2665 (cycle/sec)
gpgpu_silicon_slowdown = 112570x
GPGPU-Sim uArch: Shader 0 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 57 '_Z12lud_internalPfii'
Destroy streams for kernel 57: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 57 
gpu_sim_cycle = 8134
gpu_sim_insn = 4023552
gpu_ipc =     494.6585
gpu_tot_sim_cycle = 1500759
gpu_tot_sim_insn = 241112888
gpu_tot_ipc =     160.6606
gpu_tot_issued_cta = 10203
gpu_occupancy = 72.6639% 
gpu_tot_occupancy = 33.0690% 
max_total_param_size = 0
gpu_stall_dramfull = 1010665
gpu_stall_icnt2sh    = 355135
partiton_level_parallism =       1.2282
partiton_level_parallism_total  =       0.3885
partiton_level_parallism_util =       1.8510
partiton_level_parallism_util_total  =       1.7273
L2_BW  =      40.7793 GB/Sec
L2_BW_total  =      12.7478 GB/Sec
gpu_total_sim_rate=424494

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3958764
	L1I_total_cache_misses = 64666
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29225
L1D_cache:
	L1D_cache_core[0]: Access = 43765, Miss = 26427, Miss_rate = 0.604, Pending_hits = 2714, Reservation_fails = 15320
	L1D_cache_core[1]: Access = 43444, Miss = 26232, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17582
	L1D_cache_core[2]: Access = 44197, Miss = 26928, Miss_rate = 0.609, Pending_hits = 2784, Reservation_fails = 17157
	L1D_cache_core[3]: Access = 43652, Miss = 26652, Miss_rate = 0.611, Pending_hits = 3011, Reservation_fails = 17048
	L1D_cache_core[4]: Access = 44005, Miss = 26830, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 18006
	L1D_cache_core[5]: Access = 43442, Miss = 26042, Miss_rate = 0.599, Pending_hits = 2981, Reservation_fails = 20905
	L1D_cache_core[6]: Access = 44546, Miss = 27036, Miss_rate = 0.607, Pending_hits = 2737, Reservation_fails = 15069
	L1D_cache_core[7]: Access = 43891, Miss = 26787, Miss_rate = 0.610, Pending_hits = 2752, Reservation_fails = 16079
	L1D_cache_core[8]: Access = 43825, Miss = 26664, Miss_rate = 0.608, Pending_hits = 2877, Reservation_fails = 17677
	L1D_cache_core[9]: Access = 43855, Miss = 26669, Miss_rate = 0.608, Pending_hits = 2845, Reservation_fails = 19958
	L1D_cache_core[10]: Access = 44110, Miss = 26508, Miss_rate = 0.601, Pending_hits = 2808, Reservation_fails = 14564
	L1D_cache_core[11]: Access = 44369, Miss = 26832, Miss_rate = 0.605, Pending_hits = 2832, Reservation_fails = 17520
	L1D_cache_core[12]: Access = 44084, Miss = 26649, Miss_rate = 0.605, Pending_hits = 2901, Reservation_fails = 15287
	L1D_cache_core[13]: Access = 43844, Miss = 26616, Miss_rate = 0.607, Pending_hits = 2829, Reservation_fails = 17039
	L1D_cache_core[14]: Access = 43606, Miss = 26408, Miss_rate = 0.606, Pending_hits = 3081, Reservation_fails = 15301
	L1D_total_cache_accesses = 658635
	L1D_total_cache_misses = 399280
	L1D_total_cache_miss_rate = 0.6062
	L1D_total_cache_pending_hits = 42978
	L1D_total_cache_reservation_fails = 254512
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 238260
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238170
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 160048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3894098
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64666
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29225
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489136
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169499
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3958764

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 202488
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 51862
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29225
ctas_completed 10203, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39975, 20811, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 250433376
gpgpu_n_tot_w_icount = 7826043
gpgpu_n_stall_shd_mem = 439521
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389833
gpgpu_n_mem_write_global = 169499
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826176
gpgpu_n_store_insn = 2711984
gpgpu_n_shmem_insn = 87754312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23801
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582511	W0_Idle:11175109	W0_Scoreboard:9245883	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4030281	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3118664 {8:389833,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12203928 {72:169499,}
traffic_breakdown_coretomem[INST_ACC_R] = 188992 {8:23624,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62373280 {40:1559332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2711984 {8:338998,}
traffic_breakdown_memtocore[INST_ACC_R] = 3779840 {40:94496,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	70321 	1070219 	635424 	122378 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22321 	993 	215 	476070 	29972 	30067 	14978 	7442 	913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	188768 	227964 	231460 	303254 	730732 	215971 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	105 	1140 	361 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8000      5111      7609      5544      5903      4605      6441      4851      5779      4063      6359      5101      5838      4201      6563      4989
dram[1]:       5125      5554      5262      6310      4747      4959      5285      5290      4161      4445      4600      4943      4164      4395      4612      5303
dram[2]:       5163      7777      5599      7978      4785      5784      4917      6745      4173      5857      4697      6788      4480      5940      5106      6939
dram[3]:       5799      4946      5961      5451      4956      4748      5257      5727      4430      4175      4859      4683      4339      4113      5167      4726
dram[4]:       7408      5119      7404      5821      5922      4649      6337      5101      5868      4122      6237      5371      5770      4467      6330      5308
dram[5]:       4994      5784      5213      6460      4574      5003      5105      5616      4180      4512      4452      5131      4036      4493      4587      5490
maximum mf latency per bank:
dram[0]:        956       819       831       864       890       869       905       760       828       906       968       953       971       843       965       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       970       850       762       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        892       833       780       829       809       769       821       708       823       797       875       940       887       825       882       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4622188 n_nop=4567539 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02161
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4604627i bk1: 2748a 4600572i bk2: 1830a 4607525i bk3: 2280a 4604503i bk4: 2232a 4603028i bk5: 2792a 4599343i bk6: 2066a 4604265i bk7: 2620a 4602022i bk8: 2268a 4600793i bk9: 3072a 4597492i bk10: 1696a 4607558i bk11: 2224a 4603666i bk12: 1608a 4607822i bk13: 2224a 4604163i bk14: 1450a 4611187i bk15: 1952a 4608413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021612 
total_CMD = 4622188 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4409800 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4622188 
n_nop = 4567539 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001025 
CoL_Bus_Util = 0.010806 
Either_Row_CoL_Bus_Util = 0.011823 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.134370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13437
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4622188 n_nop=4562137 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02416
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4601933i bk1: 2840a 4599978i bk2: 2138a 4605363i bk3: 2296a 4604941i bk4: 2598a 4599778i bk5: 2848a 4599130i bk6: 2500a 4601621i bk7: 2644a 4601126i bk8: 2994a 4595522i bk9: 3128a 4595683i bk10: 2188a 4603078i bk11: 2232a 4603283i bk12: 1976a 4604375i bk13: 2264a 4603239i bk14: 1786a 4608624i bk15: 1952a 4607848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.024160 
total_CMD = 4622188 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4393520 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4622188 
n_nop = 4562137 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000918 
CoL_Bus_Util = 0.012080 
Either_Row_CoL_Bus_Util = 0.012992 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.151889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151889
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4622188 n_nop=4567465 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02163
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4601094i bk1: 2136a 4604801i bk2: 2296a 4604474i bk3: 1812a 4607570i bk4: 2808a 4599009i bk5: 2222a 4602716i bk6: 2640a 4601238i bk7: 2040a 4604077i bk8: 3082a 4597132i bk9: 2266a 4600930i bk10: 2308a 4603501i bk11: 1608a 4607378i bk12: 2228a 4604226i bk13: 1602a 4608525i bk14: 1984a 4608242i bk15: 1416a 4611541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021633 
total_CMD = 4622188 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4409375 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4622188 
n_nop = 4567465 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001032 
CoL_Bus_Util = 0.010816 
Either_Row_CoL_Bus_Util = 0.011839 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000804 
queue_avg = 0.131673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131673
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4622188 n_nop=4562177 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02418
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4600442i bk1: 2488a 4602432i bk2: 2320a 4604489i bk3: 2114a 4605198i bk4: 2852a 4598331i bk5: 2616a 4599795i bk6: 2668a 4600567i bk7: 2472a 4602153i bk8: 3128a 4595800i bk9: 3006a 4595406i bk10: 2320a 4603735i bk11: 2100a 4603394i bk12: 2264a 4603506i bk13: 1980a 4605218i bk14: 1984a 4607920i bk15: 1754a 4608680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.024176 
total_CMD = 4622188 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4393793 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4622188 
n_nop = 4562177 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.012088 
Either_Row_CoL_Bus_Util = 0.012983 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.147794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147794
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4622188 n_nop=4567840 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02153
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4604987i bk1: 2718a 4601211i bk2: 1844a 4607101i bk3: 2272a 4603773i bk4: 2204a 4603492i bk5: 2800a 4598368i bk6: 2054a 4605312i bk7: 2612a 4601229i bk8: 2236a 4601211i bk9: 3078a 4596813i bk10: 1668a 4607696i bk11: 2220a 4604279i bk12: 1596a 4607582i bk13: 2224a 4603961i bk14: 1450a 4611240i bk15: 1952a 4608738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.021527 
total_CMD = 4622188 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4412097 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4622188 
n_nop = 4567840 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.001002 
CoL_Bus_Util = 0.010764 
Either_Row_CoL_Bus_Util = 0.011758 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.131992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131992
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4622188 n_nop=4562719 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02397
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4602248i bk1: 2728a 4600631i bk2: 2132a 4605928i bk3: 2296a 4604670i bk4: 2590a 4600172i bk5: 2820a 4599035i bk6: 2500a 4602344i bk7: 2648a 4600878i bk8: 2972a 4596111i bk9: 3104a 4596093i bk10: 2098a 4603918i bk11: 2232a 4603577i bk12: 1970a 4605143i bk13: 2240a 4603379i bk14: 1782a 4608963i bk15: 1952a 4608004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023971 
total_CMD = 4622188 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4395073 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4622188 
n_nop = 4562719 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000888 
CoL_Bus_Util = 0.011986 
Either_Row_CoL_Bus_Util = 0.012866 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000589 
queue_avg = 0.145856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153404, Miss = 16142, Miss_rate = 0.105, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 173314, Miss = 19928, Miss_rate = 0.115, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 157810, Miss = 18980, Miss_rate = 0.120, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 181686, Miss = 20204, Miss_rate = 0.111, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 171412, Miss = 20128, Miss_rate = 0.117, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 153758, Miss = 15958, Miss_rate = 0.104, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 179994, Miss = 20376, Miss_rate = 0.113, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 159494, Miss = 18832, Miss_rate = 0.118, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 151814, Miss = 16038, Miss_rate = 0.106, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 172074, Miss = 19884, Miss_rate = 0.116, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 158676, Miss = 18846, Miss_rate = 0.119, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 179420, Miss = 20020, Miss_rate = 0.112, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1992856
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1131
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1262040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 335452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1559332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 338998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94496
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1992856
icnt_total_pkts_simt_to_mem=752470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.4996
	minimum = 5
	maximum = 1195
Network latency average = 59.9723
	minimum = 5
	maximum = 1195
Slowest packet = 2539027
Flit latency average = 56.8064
	minimum = 5
	maximum = 1195
Slowest flit = 2705822
Fragmentation average = 0.00374927
	minimum = 0
	maximum = 167
Injected packet rate average = 0.202816
	minimum = 0.0673715 (at node 1)
	maximum = 0.450209 (at node 20)
Accepted packet rate average = 0.202816
	minimum = 0.0926973 (at node 17)
	maximum = 0.328989 (at node 10)
Injected flit rate average = 0.215128
	minimum = 0.087042 (at node 1)
	maximum = 0.450209 (at node 20)
Accepted flit rate average= 0.215128
	minimum = 0.12331 (at node 15)
	maximum = 0.328989 (at node 10)
Injected packet length average = 1.06071
Accepted packet length average = 1.06071
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4199 (57 samples)
	minimum = 5 (57 samples)
	maximum = 309.526 (57 samples)
Network latency average = 22.0834 (57 samples)
	minimum = 5 (57 samples)
	maximum = 307.316 (57 samples)
Flit latency average = 21.2204 (57 samples)
	minimum = 5 (57 samples)
	maximum = 306.789 (57 samples)
Fragmentation average = 0.0032576 (57 samples)
	minimum = 0 (57 samples)
	maximum = 81.3509 (57 samples)
Injected packet rate average = 0.0745979 (57 samples)
	minimum = 0.027415 (57 samples)
	maximum = 0.207173 (57 samples)
Accepted packet rate average = 0.0745979 (57 samples)
	minimum = 0.0265242 (57 samples)
	maximum = 0.114338 (57 samples)
Injected flit rate average = 0.079475 (57 samples)
	minimum = 0.0355637 (57 samples)
	maximum = 0.207354 (57 samples)
Accepted flit rate average = 0.079475 (57 samples)
	minimum = 0.0359301 (57 samples)
	maximum = 0.114338 (57 samples)
Injected packet size average = 1.06538 (57 samples)
Accepted packet size average = 1.06538 (57 samples)
Hops average = 1 (57 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 28 sec (568 sec)
gpgpu_simulation_rate = 424494 (inst/sec)
gpgpu_simulation_rate = 2642 (cycle/sec)
gpgpu_silicon_slowdown = 113550x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 58 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 58: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 58 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1527158
gpu_tot_sim_insn = 241132768
gpu_tot_ipc =     157.8964
gpu_tot_issued_cta = 10204
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.0142% 
max_total_param_size = 0
gpu_stall_dramfull = 1010665
gpu_stall_icnt2sh    = 355135
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3818
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7272
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      12.5284 GB/Sec
gpu_total_sim_rate=422299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3960436
	L1I_total_cache_misses = 64678
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29225
L1D_cache:
	L1D_cache_core[0]: Access = 43765, Miss = 26427, Miss_rate = 0.604, Pending_hits = 2714, Reservation_fails = 15320
	L1D_cache_core[1]: Access = 43444, Miss = 26232, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17582
	L1D_cache_core[2]: Access = 44197, Miss = 26928, Miss_rate = 0.609, Pending_hits = 2784, Reservation_fails = 17157
	L1D_cache_core[3]: Access = 43652, Miss = 26652, Miss_rate = 0.611, Pending_hits = 3011, Reservation_fails = 17048
	L1D_cache_core[4]: Access = 44005, Miss = 26830, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 18006
	L1D_cache_core[5]: Access = 43442, Miss = 26042, Miss_rate = 0.599, Pending_hits = 2981, Reservation_fails = 20905
	L1D_cache_core[6]: Access = 44546, Miss = 27036, Miss_rate = 0.607, Pending_hits = 2737, Reservation_fails = 15069
	L1D_cache_core[7]: Access = 43891, Miss = 26787, Miss_rate = 0.610, Pending_hits = 2752, Reservation_fails = 16079
	L1D_cache_core[8]: Access = 43825, Miss = 26664, Miss_rate = 0.608, Pending_hits = 2877, Reservation_fails = 17677
	L1D_cache_core[9]: Access = 43855, Miss = 26669, Miss_rate = 0.608, Pending_hits = 2845, Reservation_fails = 19958
	L1D_cache_core[10]: Access = 44110, Miss = 26508, Miss_rate = 0.601, Pending_hits = 2808, Reservation_fails = 14564
	L1D_cache_core[11]: Access = 44369, Miss = 26832, Miss_rate = 0.605, Pending_hits = 2832, Reservation_fails = 17520
	L1D_cache_core[12]: Access = 44115, Miss = 26665, Miss_rate = 0.604, Pending_hits = 2901, Reservation_fails = 15287
	L1D_cache_core[13]: Access = 43844, Miss = 26616, Miss_rate = 0.607, Pending_hits = 2829, Reservation_fails = 17039
	L1D_cache_core[14]: Access = 43606, Miss = 26408, Miss_rate = 0.606, Pending_hits = 3081, Reservation_fails = 15301
	L1D_total_cache_accesses = 658666
	L1D_total_cache_misses = 399296
	L1D_total_cache_miss_rate = 0.6062
	L1D_total_cache_pending_hits = 42978
	L1D_total_cache_reservation_fails = 254512
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 238266
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 160063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3895758
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64678
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29225
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489152
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169514
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3960436

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 202488
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 51862
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29225
ctas_completed 10204, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39975, 20811, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 250527744
gpgpu_n_tot_w_icount = 7828992
gpgpu_n_stall_shd_mem = 440025
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389849
gpgpu_n_mem_write_global = 169514
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826432
gpgpu_n_store_insn = 2712224
gpgpu_n_shmem_insn = 87759008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23801
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582511	W0_Idle:11205216	W0_Scoreboard:9265623	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:499042	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4033230	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3118792 {8:389849,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12205008 {72:169514,}
traffic_breakdown_coretomem[INST_ACC_R] = 189088 {8:23636,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62375840 {40:1559396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2712224 {8:339028,}
traffic_breakdown_memtocore[INST_ACC_R] = 3781760 {40:94544,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	70352 	1070282 	635424 	122378 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22333 	993 	215 	476101 	29972 	30067 	14978 	7442 	913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	188862 	227964 	231460 	303254 	730732 	215971 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	106 	1149 	361 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8000      5111      7609      5544      5903      4605      6441      4851      5782      4063      6362      5101      5838      4201      6563      4989
dram[1]:       5125      5554      5262      6310      4747      4959      5285      5290      4161      4445      4600      4943      4164      4395      4612      5303
dram[2]:       5163      7777      5599      7978      4785      5784      4917      6745      4173      5859      4697      6791      4480      5940      5106      6939
dram[3]:       5799      4946      5961      5451      4956      4748      5257      5727      4430      4175      4859      4683      4339      4113      5167      4726
dram[4]:       7408      5119      7404      5821      5922      4649      6337      5101      5870      4122      6241      5371      5770      4467      6330      5308
dram[5]:       4994      5784      5213      6460      4574      5003      5105      5616      4180      4512      4452      5131      4036      4493      4587      5490
maximum mf latency per bank:
dram[0]:        956       819       831       864       890       869       905       760       828       906       968       953       971       843       965       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       970       850       762       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        892       833       780       829       809       769       821       708       823       797       875       940       887       825       882       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4703494 n_nop=4648845 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02124
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4685933i bk1: 2748a 4681878i bk2: 1830a 4688831i bk3: 2280a 4685809i bk4: 2232a 4684334i bk5: 2792a 4680649i bk6: 2066a 4685571i bk7: 2620a 4683328i bk8: 2268a 4682099i bk9: 3072a 4678798i bk10: 1696a 4688864i bk11: 2224a 4684972i bk12: 1608a 4689128i bk13: 2224a 4685469i bk14: 1450a 4692493i bk15: 1952a 4689719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021238 
total_CMD = 4703494 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4491106 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4703494 
n_nop = 4648845 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.001007 
CoL_Bus_Util = 0.010619 
Either_Row_CoL_Bus_Util = 0.011619 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.132048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132048
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4703494 n_nop=4643443 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02374
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4683239i bk1: 2840a 4681284i bk2: 2138a 4686669i bk3: 2296a 4686247i bk4: 2598a 4681084i bk5: 2848a 4680436i bk6: 2500a 4682927i bk7: 2644a 4682432i bk8: 2994a 4676828i bk9: 3128a 4676989i bk10: 2188a 4684384i bk11: 2232a 4684589i bk12: 1976a 4685681i bk13: 2264a 4684545i bk14: 1786a 4689930i bk15: 1952a 4689154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.023742 
total_CMD = 4703494 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4474826 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4703494 
n_nop = 4643443 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000902 
CoL_Bus_Util = 0.011871 
Either_Row_CoL_Bus_Util = 0.012767 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.149263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4703494 n_nop=4648771 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02126
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4682400i bk1: 2136a 4686107i bk2: 2296a 4685780i bk3: 1812a 4688876i bk4: 2808a 4680315i bk5: 2222a 4684022i bk6: 2640a 4682544i bk7: 2040a 4685383i bk8: 3082a 4678438i bk9: 2266a 4682236i bk10: 2308a 4684807i bk11: 1608a 4688684i bk12: 2228a 4685532i bk13: 1602a 4689831i bk14: 1984a 4689548i bk15: 1416a 4692847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021259 
total_CMD = 4703494 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4490681 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4703494 
n_nop = 4648771 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.001015 
CoL_Bus_Util = 0.010629 
Either_Row_CoL_Bus_Util = 0.011635 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.129397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4703494 n_nop=4643483 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02376
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4681748i bk1: 2488a 4683738i bk2: 2320a 4685795i bk3: 2114a 4686504i bk4: 2852a 4679637i bk5: 2616a 4681101i bk6: 2668a 4681873i bk7: 2472a 4683459i bk8: 3128a 4677106i bk9: 3006a 4676712i bk10: 2320a 4685041i bk11: 2100a 4684700i bk12: 2264a 4684812i bk13: 1980a 4686524i bk14: 1984a 4689226i bk15: 1754a 4689986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.023758 
total_CMD = 4703494 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4475099 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4703494 
n_nop = 4643483 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000884 
CoL_Bus_Util = 0.011879 
Either_Row_CoL_Bus_Util = 0.012759 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.145239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145239
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4703494 n_nop=4649146 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02116
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4686293i bk1: 2718a 4682517i bk2: 1844a 4688407i bk3: 2272a 4685079i bk4: 2204a 4684798i bk5: 2800a 4679674i bk6: 2054a 4686618i bk7: 2612a 4682535i bk8: 2236a 4682517i bk9: 3078a 4678119i bk10: 1668a 4689002i bk11: 2220a 4685585i bk12: 1596a 4688888i bk13: 2224a 4685267i bk14: 1450a 4692546i bk15: 1952a 4690044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.021155 
total_CMD = 4703494 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4493403 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4703494 
n_nop = 4649146 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000985 
CoL_Bus_Util = 0.010578 
Either_Row_CoL_Bus_Util = 0.011555 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.129710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4703494 n_nop=4644025 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02356
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4683554i bk1: 2728a 4681937i bk2: 2132a 4687234i bk3: 2296a 4685976i bk4: 2590a 4681478i bk5: 2820a 4680341i bk6: 2500a 4683650i bk7: 2648a 4682184i bk8: 2972a 4677417i bk9: 3104a 4677399i bk10: 2098a 4685224i bk11: 2232a 4684883i bk12: 1970a 4686449i bk13: 2240a 4684685i bk14: 1782a 4690269i bk15: 1952a 4689310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023557 
total_CMD = 4703494 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4476379 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4703494 
n_nop = 4644025 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.011778 
Either_Row_CoL_Bus_Util = 0.012644 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.143335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153446, Miss = 16142, Miss_rate = 0.105, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 173314, Miss = 19928, Miss_rate = 0.115, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 157818, Miss = 18980, Miss_rate = 0.120, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 181686, Miss = 20204, Miss_rate = 0.111, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 171420, Miss = 20128, Miss_rate = 0.117, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 153788, Miss = 15958, Miss_rate = 0.104, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 180002, Miss = 20376, Miss_rate = 0.113, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 159494, Miss = 18832, Miss_rate = 0.118, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 151852, Miss = 16038, Miss_rate = 0.106, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 172074, Miss = 19884, Miss_rate = 0.116, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 158684, Miss = 18846, Miss_rate = 0.119, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 179420, Miss = 20020, Miss_rate = 0.112, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1992998
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1131
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1262104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 335482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83148
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1559396
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 339028
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94544
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1992998
icnt_total_pkts_simt_to_mem=752528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2575963
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2745326
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 12)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 12)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 12)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1075 (58 samples)
	minimum = 5 (58 samples)
	maximum = 304.397 (58 samples)
Network latency average = 21.7903 (58 samples)
	minimum = 5 (58 samples)
	maximum = 302.121 (58 samples)
Flit latency average = 20.9408 (58 samples)
	minimum = 5 (58 samples)
	maximum = 301.586 (58 samples)
Fragmentation average = 0.00320143 (58 samples)
	minimum = 0 (58 samples)
	maximum = 79.9483 (58 samples)
Injected packet rate average = 0.0733162 (58 samples)
	minimum = 0.0269424 (58 samples)
	maximum = 0.203629 (58 samples)
Accepted packet rate average = 0.0733162 (58 samples)
	minimum = 0.0260669 (58 samples)
	maximum = 0.112459 (58 samples)
Injected flit rate average = 0.0781096 (58 samples)
	minimum = 0.0349505 (58 samples)
	maximum = 0.203817 (58 samples)
Accepted flit rate average = 0.0781096 (58 samples)
	minimum = 0.0353106 (58 samples)
	maximum = 0.112459 (58 samples)
Injected packet size average = 1.06538 (58 samples)
Accepted packet size average = 1.06538 (58 samples)
Hops average = 1 (58 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 31 sec (571 sec)
gpgpu_simulation_rate = 422299 (inst/sec)
gpgpu_simulation_rate = 2674 (cycle/sec)
gpgpu_silicon_slowdown = 112191x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 59 '_Z13lud_perimeterPfii'
Destroy streams for kernel 59: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 59 
gpu_sim_cycle = 25313
gpu_sim_insn = 236160
gpu_ipc =       9.3296
gpu_tot_sim_cycle = 1552471
gpu_tot_sim_insn = 241368928
gpu_tot_ipc =     155.4740
gpu_tot_issued_cta = 10216
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.3989% 
max_total_param_size = 0
gpu_stall_dramfull = 1010665
gpu_stall_icnt2sh    = 355135
partiton_level_parallism =       0.0744
partiton_level_parallism_total  =       0.3768
partiton_level_parallism_util =       1.0335
partiton_level_parallism_util_total  =       1.7235
L2_BW  =       2.5744 GB/Sec
L2_BW_total  =      12.3661 GB/Sec
gpu_total_sim_rate=419772

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3967756
	L1I_total_cache_misses = 65613
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29225
L1D_cache:
	L1D_cache_core[0]: Access = 43844, Miss = 26475, Miss_rate = 0.604, Pending_hits = 2714, Reservation_fails = 15320
	L1D_cache_core[1]: Access = 43523, Miss = 26280, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17582
	L1D_cache_core[2]: Access = 44276, Miss = 26976, Miss_rate = 0.609, Pending_hits = 2784, Reservation_fails = 17157
	L1D_cache_core[3]: Access = 43731, Miss = 26700, Miss_rate = 0.611, Pending_hits = 3011, Reservation_fails = 17048
	L1D_cache_core[4]: Access = 44084, Miss = 26878, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 18006
	L1D_cache_core[5]: Access = 43521, Miss = 26090, Miss_rate = 0.599, Pending_hits = 2981, Reservation_fails = 20905
	L1D_cache_core[6]: Access = 44625, Miss = 27084, Miss_rate = 0.607, Pending_hits = 2737, Reservation_fails = 15069
	L1D_cache_core[7]: Access = 43970, Miss = 26835, Miss_rate = 0.610, Pending_hits = 2752, Reservation_fails = 16079
	L1D_cache_core[8]: Access = 43904, Miss = 26712, Miss_rate = 0.608, Pending_hits = 2877, Reservation_fails = 17677
	L1D_cache_core[9]: Access = 43934, Miss = 26717, Miss_rate = 0.608, Pending_hits = 2845, Reservation_fails = 19958
	L1D_cache_core[10]: Access = 44110, Miss = 26508, Miss_rate = 0.601, Pending_hits = 2808, Reservation_fails = 14564
	L1D_cache_core[11]: Access = 44369, Miss = 26832, Miss_rate = 0.605, Pending_hits = 2832, Reservation_fails = 17520
	L1D_cache_core[12]: Access = 44115, Miss = 26665, Miss_rate = 0.604, Pending_hits = 2901, Reservation_fails = 15287
	L1D_cache_core[13]: Access = 43923, Miss = 26664, Miss_rate = 0.607, Pending_hits = 2829, Reservation_fails = 17039
	L1D_cache_core[14]: Access = 43685, Miss = 26456, Miss_rate = 0.606, Pending_hits = 3081, Reservation_fails = 15301
	L1D_total_cache_accesses = 659614
	L1D_total_cache_misses = 399872
	L1D_total_cache_miss_rate = 0.6062
	L1D_total_cache_pending_hits = 42978
	L1D_total_cache_reservation_fails = 254512
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 238374
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238284
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 160435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3902143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65613
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29225
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489728
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169886
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3967756

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 202488
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 51862
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29225
ctas_completed 10216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41181, 20811, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 250990848
gpgpu_n_tot_w_icount = 7843464
gpgpu_n_stall_shd_mem = 442713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390425
gpgpu_n_mem_write_global = 169886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7835648
gpgpu_n_store_insn = 2718176
gpgpu_n_shmem_insn = 87835424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7584768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23801
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1583123	W0_Idle:11646410	W0_Scoreboard:9415827	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277514
single_issue_nums: WS0:4047702	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3123400 {8:390425,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12231792 {72:169886,}
traffic_breakdown_coretomem[INST_ACC_R] = 196568 {8:24571,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62468000 {40:1561700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2718176 {8:339772,}
traffic_breakdown_memtocore[INST_ACC_R] = 3931360 {40:98284,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	71296 	1072386 	635424 	122378 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23254 	1005 	217 	477049 	29972 	30067 	14978 	7442 	913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191906 	227968 	231460 	303254 	730732 	215971 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	111 	1171 	361 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8009      5111      7618      5544      5910      4605      6448      4851      5808      4067      6399      5110      5848      4201      6574      4989
dram[1]:       5125      5554      5262      6310      4747      4959      5285      5290      4167      4449      4610      4952      4164      4395      4612      5303
dram[2]:       5163      7785      5599      7987      4785      5791      4917      6753      4179      5885      4706      6820      4480      5949      5106      6951
dram[3]:       5799      4946      5961      5451      4956      4748      5257      5727      4436      4182      4867      4690      4339      4113      5167      4726
dram[4]:       7416      5119      7413      5821      5929      4649      6345      5101      5889      4128      6277      5377      5779      4467      6341      5308
dram[5]:       4994      5784      5213      6460      4574      5003      5105      5616      4184      4518      4462      5138      4036      4493      4587      5490
maximum mf latency per bank:
dram[0]:        956       819       831       864       890       869       905       760       828       906       968       953       971       843       965       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       970       850       762       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        892       833       780       829       809       769       821       708       823       797       875       940       887       825       882       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781455 n_nop=4726806 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02089
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4763894i bk1: 2748a 4759839i bk2: 1830a 4766792i bk3: 2280a 4763770i bk4: 2232a 4762295i bk5: 2792a 4758610i bk6: 2066a 4763532i bk7: 2620a 4761289i bk8: 2268a 4760060i bk9: 3072a 4756759i bk10: 1696a 4766825i bk11: 2224a 4762933i bk12: 1608a 4767089i bk13: 2224a 4763430i bk14: 1450a 4770454i bk15: 1952a 4767680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020892 
total_CMD = 4781455 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4569067 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4781455 
n_nop = 4726806 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000991 
CoL_Bus_Util = 0.010446 
Either_Row_CoL_Bus_Util = 0.011429 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000659 
queue_avg = 0.129895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129895
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781455 n_nop=4721404 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02336
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4761200i bk1: 2840a 4759245i bk2: 2138a 4764630i bk3: 2296a 4764208i bk4: 2598a 4759045i bk5: 2848a 4758397i bk6: 2500a 4760888i bk7: 2644a 4760393i bk8: 2994a 4754789i bk9: 3128a 4754950i bk10: 2188a 4762345i bk11: 2232a 4762550i bk12: 1976a 4763642i bk13: 2264a 4762506i bk14: 1786a 4767891i bk15: 1952a 4767115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.023355 
total_CMD = 4781455 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4552787 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4781455 
n_nop = 4721404 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000887 
CoL_Bus_Util = 0.011678 
Either_Row_CoL_Bus_Util = 0.012559 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.146830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14683
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781455 n_nop=4726732 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02091
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4760361i bk1: 2136a 4764068i bk2: 2296a 4763741i bk3: 1812a 4766837i bk4: 2808a 4758276i bk5: 2222a 4761983i bk6: 2640a 4760505i bk7: 2040a 4763344i bk8: 3082a 4756399i bk9: 2266a 4760197i bk10: 2308a 4762768i bk11: 1608a 4766645i bk12: 2228a 4763493i bk13: 1602a 4767792i bk14: 1984a 4767509i bk15: 1416a 4770808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020912 
total_CMD = 4781455 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4568642 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4781455 
n_nop = 4726732 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000998 
CoL_Bus_Util = 0.010456 
Either_Row_CoL_Bus_Util = 0.011445 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.127287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781455 n_nop=4721444 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02337
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4759709i bk1: 2488a 4761699i bk2: 2320a 4763756i bk3: 2114a 4764465i bk4: 2852a 4757598i bk5: 2616a 4759062i bk6: 2668a 4759834i bk7: 2472a 4761420i bk8: 3128a 4755067i bk9: 3006a 4754673i bk10: 2320a 4763002i bk11: 2100a 4762661i bk12: 2264a 4762773i bk13: 1980a 4764485i bk14: 1984a 4767187i bk15: 1754a 4767947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.023371 
total_CMD = 4781455 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4553060 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4781455 
n_nop = 4721444 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000870 
CoL_Bus_Util = 0.011685 
Either_Row_CoL_Bus_Util = 0.012551 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.142871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142871
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781455 n_nop=4727107 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02081
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4764254i bk1: 2718a 4760478i bk2: 1844a 4766368i bk3: 2272a 4763040i bk4: 2204a 4762759i bk5: 2800a 4757635i bk6: 2054a 4764579i bk7: 2612a 4760496i bk8: 2236a 4760478i bk9: 3078a 4756080i bk10: 1668a 4766963i bk11: 2220a 4763546i bk12: 1596a 4766849i bk13: 2224a 4763228i bk14: 1450a 4770507i bk15: 1952a 4768005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.020810 
total_CMD = 4781455 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4571364 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4781455 
n_nop = 4727107 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000969 
CoL_Bus_Util = 0.010405 
Either_Row_CoL_Bus_Util = 0.011366 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000662 
queue_avg = 0.127595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781455 n_nop=4721986 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02317
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4761515i bk1: 2728a 4759898i bk2: 2132a 4765195i bk3: 2296a 4763937i bk4: 2590a 4759439i bk5: 2820a 4758302i bk6: 2500a 4761611i bk7: 2648a 4760145i bk8: 2972a 4755378i bk9: 3104a 4755360i bk10: 2098a 4763185i bk11: 2232a 4762844i bk12: 1970a 4764410i bk13: 2240a 4762646i bk14: 1782a 4768230i bk15: 1952a 4767271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023173 
total_CMD = 4781455 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4554340 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4781455 
n_nop = 4721986 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000858 
CoL_Bus_Util = 0.011586 
Either_Row_CoL_Bus_Util = 0.012437 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.140998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 154454, Miss = 16142, Miss_rate = 0.105, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 173818, Miss = 19928, Miss_rate = 0.115, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 158242, Miss = 18980, Miss_rate = 0.120, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 182190, Miss = 20204, Miss_rate = 0.111, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 171844, Miss = 20128, Miss_rate = 0.117, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 154700, Miss = 15958, Miss_rate = 0.103, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 180426, Miss = 20376, Miss_rate = 0.113, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 159902, Miss = 18832, Miss_rate = 0.118, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 152764, Miss = 16038, Miss_rate = 0.105, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 172482, Miss = 19884, Miss_rate = 0.115, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 159136, Miss = 18846, Miss_rate = 0.118, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 179828, Miss = 20020, Miss_rate = 0.111, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 1999786
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1127
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1264408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 336226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86888
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1561700
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 339772
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98284
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1999786
icnt_total_pkts_simt_to_mem=754783
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06055
	minimum = 5
	maximum = 15
Network latency average = 5.06055
	minimum = 5
	maximum = 15
Slowest packet = 2576020
Flit latency average = 5.01946
	minimum = 5
	maximum = 15
Slowest flit = 2745534
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0126871
	minimum = 0 (at node 10)
	maximum = 0.0398214 (at node 15)
Accepted packet rate average = 0.0126871
	minimum = 0 (at node 10)
	maximum = 0.0223601 (at node 0)
Injected flit rate average = 0.0132314
	minimum = 0 (at node 10)
	maximum = 0.0398214 (at node 15)
Accepted flit rate average= 0.0132314
	minimum = 0 (at node 10)
	maximum = 0.0223601 (at node 0)
Injected packet length average = 1.0429
Accepted packet length average = 1.0429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8017 (59 samples)
	minimum = 5 (59 samples)
	maximum = 299.492 (59 samples)
Network latency average = 21.5067 (59 samples)
	minimum = 5 (59 samples)
	maximum = 297.254 (59 samples)
Flit latency average = 20.6709 (59 samples)
	minimum = 5 (59 samples)
	maximum = 296.729 (59 samples)
Fragmentation average = 0.00314717 (59 samples)
	minimum = 0 (59 samples)
	maximum = 78.5932 (59 samples)
Injected packet rate average = 0.0722886 (59 samples)
	minimum = 0.0264857 (59 samples)
	maximum = 0.200853 (59 samples)
Accepted packet rate average = 0.0722886 (59 samples)
	minimum = 0.0256251 (59 samples)
	maximum = 0.110932 (59 samples)
Injected flit rate average = 0.0770099 (59 samples)
	minimum = 0.0343581 (59 samples)
	maximum = 0.201037 (59 samples)
Accepted flit rate average = 0.0770099 (59 samples)
	minimum = 0.0347121 (59 samples)
	maximum = 0.110932 (59 samples)
Injected packet size average = 1.06531 (59 samples)
Accepted packet size average = 1.06531 (59 samples)
Hops average = 1 (59 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 35 sec (575 sec)
gpgpu_simulation_rate = 419772 (inst/sec)
gpgpu_simulation_rate = 2699 (cycle/sec)
gpgpu_silicon_slowdown = 111152x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 60 '_Z12lud_internalPfii'
Destroy streams for kernel 60: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 60 
gpu_sim_cycle = 7421
gpu_sim_insn = 3428352
gpu_ipc =     461.9798
gpu_tot_sim_cycle = 1559892
gpu_tot_sim_insn = 244797280
gpu_tot_ipc =     156.9322
gpu_tot_issued_cta = 10360
gpu_occupancy = 71.2091% 
gpu_tot_occupancy = 32.6695% 
max_total_param_size = 0
gpu_stall_dramfull = 1030862
gpu_stall_icnt2sh    = 362633
partiton_level_parallism =       1.1419
partiton_level_parallism_total  =       0.3804
partiton_level_parallism_util =       1.7054
partiton_level_parallism_util_total  =       1.7232
L2_BW  =      37.8877 GB/Sec
L2_BW_total  =      12.4875 GB/Sec
gpu_total_sim_rate=421337

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4021900
	L1I_total_cache_misses = 66818
	L1I_total_cache_miss_rate = 0.0166
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29460
L1D_cache:
	L1D_cache_core[0]: Access = 44420, Miss = 26881, Miss_rate = 0.605, Pending_hits = 2717, Reservation_fails = 16490
	L1D_cache_core[1]: Access = 44099, Miss = 26660, Miss_rate = 0.605, Pending_hits = 2992, Reservation_fails = 18475
	L1D_cache_core[2]: Access = 44916, Miss = 27427, Miss_rate = 0.611, Pending_hits = 2786, Reservation_fails = 18150
	L1D_cache_core[3]: Access = 44371, Miss = 27148, Miss_rate = 0.612, Pending_hits = 3037, Reservation_fails = 17602
	L1D_cache_core[4]: Access = 44724, Miss = 27291, Miss_rate = 0.610, Pending_hits = 2916, Reservation_fails = 18477
	L1D_cache_core[5]: Access = 43969, Miss = 26412, Miss_rate = 0.601, Pending_hits = 2981, Reservation_fails = 22595
	L1D_cache_core[6]: Access = 45265, Miss = 27484, Miss_rate = 0.607, Pending_hits = 2776, Reservation_fails = 16200
	L1D_cache_core[7]: Access = 44610, Miss = 27277, Miss_rate = 0.611, Pending_hits = 2768, Reservation_fails = 16679
	L1D_cache_core[8]: Access = 44544, Miss = 27151, Miss_rate = 0.610, Pending_hits = 2887, Reservation_fails = 18405
	L1D_cache_core[9]: Access = 44574, Miss = 27184, Miss_rate = 0.610, Pending_hits = 2845, Reservation_fails = 20850
	L1D_cache_core[10]: Access = 44750, Miss = 26967, Miss_rate = 0.603, Pending_hits = 2831, Reservation_fails = 15058
	L1D_cache_core[11]: Access = 45073, Miss = 27312, Miss_rate = 0.606, Pending_hits = 2848, Reservation_fails = 17844
	L1D_cache_core[12]: Access = 44563, Miss = 26963, Miss_rate = 0.605, Pending_hits = 2923, Reservation_fails = 16880
	L1D_cache_core[13]: Access = 44691, Miss = 27147, Miss_rate = 0.607, Pending_hits = 2901, Reservation_fails = 17160
	L1D_cache_core[14]: Access = 44261, Miss = 26856, Miss_rate = 0.607, Pending_hits = 3081, Reservation_fails = 16811
	L1D_total_cache_accesses = 668830
	L1D_total_cache_misses = 406160
	L1D_total_cache_miss_rate = 0.6073
	L1D_total_cache_pending_hits = 43289
	L1D_total_cache_reservation_fails = 267676
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 241830
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 267570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241740
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3955082
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66818
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 496640
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172190
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4021900

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 209460
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 58054
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29460
ctas_completed 10360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41367, 20997, 12555, 12555, 12555, 12555, 12555, 12555, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 254419200
gpgpu_n_tot_w_icount = 7950600
gpgpu_n_stall_shd_mem = 448939
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396531
gpgpu_n_mem_write_global = 172190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946240
gpgpu_n_store_insn = 2755040
gpgpu_n_shmem_insn = 89088800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25419
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1609883	W0_Idle:11653096	W0_Scoreboard:9489279	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4101270	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3172248 {8:396531,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12397680 {72:172190,}
traffic_breakdown_coretomem[INST_ACC_R] = 197080 {8:24635,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63444960 {40:1586124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755040 {8:344380,}
traffic_breakdown_memtocore[INST_ACC_R] = 3941600 {40:98540,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	72122 	1088133 	645219 	125042 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23298 	1019 	217 	483856 	30321 	30331 	15618 	7686 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	193394 	230863 	234681 	307381 	742993 	221011 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	112 	1179 	366 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5164      7804      5604      5961      4627      6536      4875      5926      4166      6580      5323      6118      4245      6966      5048
dram[1]:       5167      5591      5299      6334      4772      4986      5313      5316      4290      4525      4804      5111      4201      4430      4660      5341
dram[2]:       5211      8072      5650      8144      4808      5846      4941      6835      4316      5976      4910      7033      4519      6221      5159      7353
dram[3]:       5843      4985      5990      5488      4979      4772      5282      5757      4553      4292      5046      4825      4378      4152      5210      4775
dram[4]:       7716      5177      7578      5888      5982      4672      6433      5125      6010      4274      6451      5545      6026      4512      6704      5376
dram[5]:       5031      5832      5246      6487      4598      5026      5135      5640      4259      4629      4622      5270      4072      4536      4632      5535
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4804309 n_nop=4749660 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02079
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4786748i bk1: 2748a 4782693i bk2: 1830a 4789646i bk3: 2280a 4786624i bk4: 2232a 4785149i bk5: 2792a 4781464i bk6: 2066a 4786386i bk7: 2620a 4784143i bk8: 2268a 4782914i bk9: 3072a 4779613i bk10: 1696a 4789679i bk11: 2224a 4785787i bk12: 1608a 4789943i bk13: 2224a 4786284i bk14: 1450a 4793308i bk15: 1952a 4790534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020793 
total_CMD = 4804309 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4591921 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4804309 
n_nop = 4749660 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000986 
CoL_Bus_Util = 0.010396 
Either_Row_CoL_Bus_Util = 0.011375 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.129277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4804309 n_nop=4744258 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02324
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4784054i bk1: 2840a 4782099i bk2: 2138a 4787484i bk3: 2296a 4787062i bk4: 2598a 4781899i bk5: 2848a 4781251i bk6: 2500a 4783742i bk7: 2644a 4783247i bk8: 2994a 4777643i bk9: 3128a 4777804i bk10: 2188a 4785199i bk11: 2232a 4785404i bk12: 1976a 4786496i bk13: 2264a 4785360i bk14: 1786a 4790745i bk15: 1952a 4789969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.023244 
total_CMD = 4804309 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4575641 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4804309 
n_nop = 4744258 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000883 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.012499 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.146131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4804309 n_nop=4749586 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02081
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4783215i bk1: 2136a 4786922i bk2: 2296a 4786595i bk3: 1812a 4789691i bk4: 2808a 4781130i bk5: 2222a 4784837i bk6: 2640a 4783359i bk7: 2040a 4786198i bk8: 3082a 4779253i bk9: 2266a 4783051i bk10: 2308a 4785622i bk11: 1608a 4789499i bk12: 2228a 4786347i bk13: 1602a 4790646i bk14: 1984a 4790363i bk15: 1416a 4793662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020813 
total_CMD = 4804309 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4591496 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4804309 
n_nop = 4749586 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.010406 
Either_Row_CoL_Bus_Util = 0.011390 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.126682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126682
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4804309 n_nop=4744298 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02326
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4782563i bk1: 2488a 4784553i bk2: 2320a 4786610i bk3: 2114a 4787319i bk4: 2852a 4780452i bk5: 2616a 4781916i bk6: 2668a 4782688i bk7: 2472a 4784274i bk8: 3128a 4777921i bk9: 3006a 4777527i bk10: 2320a 4785856i bk11: 2100a 4785515i bk12: 2264a 4785627i bk13: 1980a 4787339i bk14: 1984a 4790041i bk15: 1754a 4790801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.023260 
total_CMD = 4804309 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4575914 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4804309 
n_nop = 4744298 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000866 
CoL_Bus_Util = 0.011630 
Either_Row_CoL_Bus_Util = 0.012491 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.142191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4804309 n_nop=4749961 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02071
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4787108i bk1: 2718a 4783332i bk2: 1844a 4789222i bk3: 2272a 4785894i bk4: 2204a 4785613i bk5: 2800a 4780489i bk6: 2054a 4787433i bk7: 2612a 4783350i bk8: 2236a 4783332i bk9: 3078a 4778934i bk10: 1668a 4789817i bk11: 2220a 4786400i bk12: 1596a 4789703i bk13: 2224a 4786082i bk14: 1450a 4793361i bk15: 1952a 4790859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.020711 
total_CMD = 4804309 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4594218 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4804309 
n_nop = 4749961 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000964 
CoL_Bus_Util = 0.010356 
Either_Row_CoL_Bus_Util = 0.011312 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.126988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4804309 n_nop=4744840 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02306
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4784369i bk1: 2728a 4782752i bk2: 2132a 4788049i bk3: 2296a 4786791i bk4: 2590a 4782293i bk5: 2820a 4781156i bk6: 2500a 4784465i bk7: 2648a 4782999i bk8: 2972a 4778232i bk9: 3104a 4778214i bk10: 2098a 4786039i bk11: 2232a 4785698i bk12: 1970a 4787264i bk13: 2240a 4785500i bk14: 1782a 4791084i bk15: 1952a 4790125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023063 
total_CMD = 4804309 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4577194 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4804309 
n_nop = 4744840 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000854 
CoL_Bus_Util = 0.011531 
Either_Row_CoL_Bus_Util = 0.012378 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.140327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157086, Miss = 16142, Miss_rate = 0.103, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 176226, Miss = 19928, Miss_rate = 0.113, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 160622, Miss = 18980, Miss_rate = 0.118, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 184454, Miss = 20204, Miss_rate = 0.110, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 174396, Miss = 20128, Miss_rate = 0.115, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 157436, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 182830, Miss = 20376, Miss_rate = 0.111, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 162234, Miss = 18832, Miss_rate = 0.116, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 155408, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 174938, Miss = 19884, Miss_rate = 0.114, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 161364, Miss = 18846, Miss_rate = 0.117, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 182080, Miss = 20020, Miss_rate = 0.110, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2029074
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1288832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340834
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 87144
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1586124
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 344380
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2029074
icnt_total_pkts_simt_to_mem=765561
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.5495
	minimum = 5
	maximum = 1141
Network latency average = 63.1554
	minimum = 5
	maximum = 1141
Slowest packet = 2591658
Flit latency average = 59.7615
	minimum = 5
	maximum = 1141
Slowest flit = 2761544
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.188464
	minimum = 0.0536316 (at node 12)
	maximum = 0.368683 (at node 20)
Accepted packet rate average = 0.188464
	minimum = 0.0886673 (at node 15)
	maximum = 0.304541 (at node 13)
Injected flit rate average = 0.199963
	minimum = 0.0687239 (at node 12)
	maximum = 0.368683 (at node 20)
Accepted flit rate average= 0.199963
	minimum = 0.0886673 (at node 15)
	maximum = 0.304541 (at node 13)
Injected packet length average = 1.06101
Accepted packet length average = 1.06101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5475 (60 samples)
	minimum = 5 (60 samples)
	maximum = 313.517 (60 samples)
Network latency average = 22.2009 (60 samples)
	minimum = 5 (60 samples)
	maximum = 311.317 (60 samples)
Flit latency average = 21.3224 (60 samples)
	minimum = 5 (60 samples)
	maximum = 310.8 (60 samples)
Fragmentation average = 0.00309472 (60 samples)
	minimum = 0 (60 samples)
	maximum = 77.2833 (60 samples)
Injected packet rate average = 0.0742248 (60 samples)
	minimum = 0.0269381 (60 samples)
	maximum = 0.20365 (60 samples)
Accepted packet rate average = 0.0742248 (60 samples)
	minimum = 0.0266758 (60 samples)
	maximum = 0.114159 (60 samples)
Injected flit rate average = 0.0790591 (60 samples)
	minimum = 0.0349309 (60 samples)
	maximum = 0.203831 (60 samples)
Accepted flit rate average = 0.0790591 (60 samples)
	minimum = 0.0356113 (60 samples)
	maximum = 0.114159 (60 samples)
Injected packet size average = 1.06513 (60 samples)
Accepted packet size average = 1.06513 (60 samples)
Hops average = 1 (60 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 41 sec (581 sec)
gpgpu_simulation_rate = 421337 (inst/sec)
gpgpu_simulation_rate = 2684 (cycle/sec)
gpgpu_silicon_slowdown = 111773x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 61 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 61: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 61 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1586291
gpu_tot_sim_insn = 244817160
gpu_tot_ipc =     154.3331
gpu_tot_issued_cta = 10361
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.6170% 
max_total_param_size = 0
gpu_stall_dramfull = 1030862
gpu_stall_icnt2sh    = 362633
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3741
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7231
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      12.2805 GB/Sec
gpu_total_sim_rate=419207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4023572
	L1I_total_cache_misses = 66830
	L1I_total_cache_miss_rate = 0.0166
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29460
L1D_cache:
	L1D_cache_core[0]: Access = 44420, Miss = 26881, Miss_rate = 0.605, Pending_hits = 2717, Reservation_fails = 16490
	L1D_cache_core[1]: Access = 44099, Miss = 26660, Miss_rate = 0.605, Pending_hits = 2992, Reservation_fails = 18475
	L1D_cache_core[2]: Access = 44916, Miss = 27427, Miss_rate = 0.611, Pending_hits = 2786, Reservation_fails = 18150
	L1D_cache_core[3]: Access = 44371, Miss = 27148, Miss_rate = 0.612, Pending_hits = 3037, Reservation_fails = 17602
	L1D_cache_core[4]: Access = 44724, Miss = 27291, Miss_rate = 0.610, Pending_hits = 2916, Reservation_fails = 18477
	L1D_cache_core[5]: Access = 43969, Miss = 26412, Miss_rate = 0.601, Pending_hits = 2981, Reservation_fails = 22595
	L1D_cache_core[6]: Access = 45265, Miss = 27484, Miss_rate = 0.607, Pending_hits = 2776, Reservation_fails = 16200
	L1D_cache_core[7]: Access = 44610, Miss = 27277, Miss_rate = 0.611, Pending_hits = 2768, Reservation_fails = 16679
	L1D_cache_core[8]: Access = 44544, Miss = 27151, Miss_rate = 0.610, Pending_hits = 2887, Reservation_fails = 18405
	L1D_cache_core[9]: Access = 44574, Miss = 27184, Miss_rate = 0.610, Pending_hits = 2845, Reservation_fails = 20850
	L1D_cache_core[10]: Access = 44750, Miss = 26967, Miss_rate = 0.603, Pending_hits = 2831, Reservation_fails = 15058
	L1D_cache_core[11]: Access = 45073, Miss = 27312, Miss_rate = 0.606, Pending_hits = 2848, Reservation_fails = 17844
	L1D_cache_core[12]: Access = 44563, Miss = 26963, Miss_rate = 0.605, Pending_hits = 2923, Reservation_fails = 16880
	L1D_cache_core[13]: Access = 44691, Miss = 27147, Miss_rate = 0.607, Pending_hits = 2901, Reservation_fails = 17160
	L1D_cache_core[14]: Access = 44292, Miss = 26872, Miss_rate = 0.607, Pending_hits = 3081, Reservation_fails = 16811
	L1D_total_cache_accesses = 668861
	L1D_total_cache_misses = 406176
	L1D_total_cache_miss_rate = 0.6073
	L1D_total_cache_pending_hits = 43289
	L1D_total_cache_reservation_fails = 267676
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 241836
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 267570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241746
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3956742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66830
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 496656
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172205
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4023572

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 209460
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 58054
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29460
ctas_completed 10361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41367, 20997, 12555, 12555, 12555, 12555, 12555, 12555, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 254513568
gpgpu_n_tot_w_icount = 7953549
gpgpu_n_stall_shd_mem = 449443
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396547
gpgpu_n_mem_write_global = 172205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946496
gpgpu_n_store_insn = 2755280
gpgpu_n_shmem_insn = 89093496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25419
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1609883	W0_Idle:11683203	W0_Scoreboard:9509019	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:513501	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4104219	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3172376 {8:396547,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12398760 {72:172205,}
traffic_breakdown_coretomem[INST_ACC_R] = 197176 {8:24647,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63447520 {40:1586188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755280 {8:344410,}
traffic_breakdown_memtocore[INST_ACC_R] = 3943520 {40:98588,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	72153 	1088196 	645219 	125042 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23310 	1019 	217 	483887 	30321 	30331 	15618 	7686 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	193488 	230863 	234681 	307381 	742993 	221011 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	112 	1189 	366 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5164      7804      5604      5961      4627      6536      4875      5926      4166      6580      5323      6118      4245      6966      5048
dram[1]:       5167      5591      5299      6334      4772      4986      5313      5316      4290      4525      4808      5111      4201      4430      4660      5341
dram[2]:       5211      8072      5650      8144      4808      5846      4941      6835      4316      5976      4910      7033      4519      6221      5159      7353
dram[3]:       5843      4985      5990      5488      4979      4772      5282      5757      4553      4292      5046      4830      4378      4152      5210      4775
dram[4]:       7716      5177      7578      5888      5982      4672      6433      5125      6010      4274      6451      5545      6026      4512      6704      5376
dram[5]:       5031      5832      5246      6487      4598      5026      5135      5640      4259      4629      4626      5270      4072      4536      4632      5535
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4885615 n_nop=4830966 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02045
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4868054i bk1: 2748a 4863999i bk2: 1830a 4870952i bk3: 2280a 4867930i bk4: 2232a 4866455i bk5: 2792a 4862770i bk6: 2066a 4867692i bk7: 2620a 4865449i bk8: 2268a 4864220i bk9: 3072a 4860919i bk10: 1696a 4870985i bk11: 2224a 4867093i bk12: 1608a 4871249i bk13: 2224a 4867590i bk14: 1450a 4874614i bk15: 1952a 4871840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020447 
total_CMD = 4885615 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4673227 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4885615 
n_nop = 4830966 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000970 
CoL_Bus_Util = 0.010223 
Either_Row_CoL_Bus_Util = 0.011186 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.127125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4885615 n_nop=4825564 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02286
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4865360i bk1: 2840a 4863405i bk2: 2138a 4868790i bk3: 2296a 4868368i bk4: 2598a 4863205i bk5: 2848a 4862557i bk6: 2500a 4865048i bk7: 2644a 4864553i bk8: 2994a 4858949i bk9: 3128a 4859110i bk10: 2188a 4866505i bk11: 2232a 4866710i bk12: 1976a 4867802i bk13: 2264a 4866666i bk14: 1786a 4872051i bk15: 1952a 4871275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.022857 
total_CMD = 4885615 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4656947 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4885615 
n_nop = 4825564 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000868 
CoL_Bus_Util = 0.011429 
Either_Row_CoL_Bus_Util = 0.012291 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000450 
queue_avg = 0.143699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4885615 n_nop=4830892 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02047
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4864521i bk1: 2136a 4868228i bk2: 2296a 4867901i bk3: 1812a 4870997i bk4: 2808a 4862436i bk5: 2222a 4866143i bk6: 2640a 4864665i bk7: 2040a 4867504i bk8: 3082a 4860559i bk9: 2266a 4864357i bk10: 2308a 4866928i bk11: 1608a 4870805i bk12: 2228a 4867653i bk13: 1602a 4871952i bk14: 1984a 4871669i bk15: 1416a 4874968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020466 
total_CMD = 4885615 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4672802 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4885615 
n_nop = 4830892 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000977 
CoL_Bus_Util = 0.010233 
Either_Row_CoL_Bus_Util = 0.011201 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.124573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4885615 n_nop=4825604 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02287
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4863869i bk1: 2488a 4865859i bk2: 2320a 4867916i bk3: 2114a 4868625i bk4: 2852a 4861758i bk5: 2616a 4863222i bk6: 2668a 4863994i bk7: 2472a 4865580i bk8: 3128a 4859227i bk9: 3006a 4858833i bk10: 2320a 4867162i bk11: 2100a 4866821i bk12: 2264a 4866933i bk13: 1980a 4868645i bk14: 1984a 4871347i bk15: 1754a 4872107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.022872 
total_CMD = 4885615 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4657220 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4885615 
n_nop = 4825604 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.011436 
Either_Row_CoL_Bus_Util = 0.012283 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000367 
queue_avg = 0.139825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139825
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4885615 n_nop=4831267 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02037
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4868414i bk1: 2718a 4864638i bk2: 1844a 4870528i bk3: 2272a 4867200i bk4: 2204a 4866919i bk5: 2800a 4861795i bk6: 2054a 4868739i bk7: 2612a 4864656i bk8: 2236a 4864638i bk9: 3078a 4860240i bk10: 1668a 4871123i bk11: 2220a 4867706i bk12: 1596a 4871009i bk13: 2224a 4867388i bk14: 1450a 4874667i bk15: 1952a 4872165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.020367 
total_CMD = 4885615 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4675524 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4885615 
n_nop = 4831267 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000948 
CoL_Bus_Util = 0.010183 
Either_Row_CoL_Bus_Util = 0.011124 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.124875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124875
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4885615 n_nop=4826146 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02268
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4865675i bk1: 2728a 4864058i bk2: 2132a 4869355i bk3: 2296a 4868097i bk4: 2590a 4863599i bk5: 2820a 4862462i bk6: 2500a 4865771i bk7: 2648a 4864305i bk8: 2972a 4859538i bk9: 3104a 4859520i bk10: 2098a 4867345i bk11: 2232a 4867004i bk12: 1970a 4868570i bk13: 2240a 4866806i bk14: 1782a 4872390i bk15: 1952a 4871431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022679 
total_CMD = 4885615 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4658500 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4885615 
n_nop = 4826146 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000840 
CoL_Bus_Util = 0.011339 
Either_Row_CoL_Bus_Util = 0.012172 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.137992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157094, Miss = 16142, Miss_rate = 0.103, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 176226, Miss = 19928, Miss_rate = 0.113, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 160660, Miss = 18980, Miss_rate = 0.118, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 184454, Miss = 20204, Miss_rate = 0.110, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 174404, Miss = 20128, Miss_rate = 0.115, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 157436, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 182838, Miss = 20376, Miss_rate = 0.111, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 162268, Miss = 18832, Miss_rate = 0.116, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 155416, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 174938, Miss = 19884, Miss_rate = 0.114, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 161402, Miss = 18846, Miss_rate = 0.117, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 182080, Miss = 20020, Miss_rate = 0.110, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2029216
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1110
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1288896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 87192
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1586188
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 344410
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98588
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2029216
icnt_total_pkts_simt_to_mem=765619
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2622581
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2794635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 14)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 14)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 14)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2484 (61 samples)
	minimum = 5 (61 samples)
	maximum = 308.574 (61 samples)
Network latency average = 21.9202 (61 samples)
	minimum = 5 (61 samples)
	maximum = 306.311 (61 samples)
Flit latency average = 21.0548 (61 samples)
	minimum = 5 (61 samples)
	maximum = 305.787 (61 samples)
Fragmentation average = 0.00304398 (61 samples)
	minimum = 0 (61 samples)
	maximum = 76.0164 (61 samples)
Injected packet rate average = 0.0730123 (61 samples)
	minimum = 0.0264965 (61 samples)
	maximum = 0.200338 (61 samples)
Accepted packet rate average = 0.0730123 (61 samples)
	minimum = 0.0262385 (61 samples)
	maximum = 0.112376 (61 samples)
Injected flit rate average = 0.0777677 (61 samples)
	minimum = 0.0343583 (61 samples)
	maximum = 0.200526 (61 samples)
Accepted flit rate average = 0.0777677 (61 samples)
	minimum = 0.0350276 (61 samples)
	maximum = 0.112376 (61 samples)
Injected packet size average = 1.06513 (61 samples)
Accepted packet size average = 1.06513 (61 samples)
Hops average = 1 (61 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 44 sec (584 sec)
gpgpu_simulation_rate = 419207 (inst/sec)
gpgpu_simulation_rate = 2716 (cycle/sec)
gpgpu_silicon_slowdown = 110456x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 62 '_Z13lud_perimeterPfii'
Destroy streams for kernel 62: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 62 
gpu_sim_cycle = 25303
gpu_sim_insn = 216480
gpu_ipc =       8.5555
gpu_tot_sim_cycle = 1611594
gpu_tot_sim_insn = 245033640
gpu_tot_ipc =     152.0443
gpu_tot_issued_cta = 10372
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.0785% 
max_total_param_size = 0
gpu_stall_dramfull = 1030862
gpu_stall_icnt2sh    = 362633
partiton_level_parallism =       0.0676
partiton_level_parallism_total  =       0.3693
partiton_level_parallism_util =       1.0221
partiton_level_parallism_util_total  =       1.7197
L2_BW  =       2.3379 GB/Sec
L2_BW_total  =      12.1244 GB/Sec
gpu_total_sim_rate=416723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4030282
	L1I_total_cache_misses = 67688
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29460
L1D_cache:
	L1D_cache_core[0]: Access = 44499, Miss = 26913, Miss_rate = 0.605, Pending_hits = 2717, Reservation_fails = 16490
	L1D_cache_core[1]: Access = 44178, Miss = 26716, Miss_rate = 0.605, Pending_hits = 2992, Reservation_fails = 18475
	L1D_cache_core[2]: Access = 44995, Miss = 27475, Miss_rate = 0.611, Pending_hits = 2786, Reservation_fails = 18150
	L1D_cache_core[3]: Access = 44450, Miss = 27196, Miss_rate = 0.612, Pending_hits = 3037, Reservation_fails = 17602
	L1D_cache_core[4]: Access = 44803, Miss = 27339, Miss_rate = 0.610, Pending_hits = 2916, Reservation_fails = 18477
	L1D_cache_core[5]: Access = 44048, Miss = 26460, Miss_rate = 0.601, Pending_hits = 2981, Reservation_fails = 22595
	L1D_cache_core[6]: Access = 45344, Miss = 27532, Miss_rate = 0.607, Pending_hits = 2776, Reservation_fails = 16200
	L1D_cache_core[7]: Access = 44689, Miss = 27325, Miss_rate = 0.611, Pending_hits = 2768, Reservation_fails = 16679
	L1D_cache_core[8]: Access = 44623, Miss = 27199, Miss_rate = 0.610, Pending_hits = 2887, Reservation_fails = 18405
	L1D_cache_core[9]: Access = 44653, Miss = 27232, Miss_rate = 0.610, Pending_hits = 2845, Reservation_fails = 20850
	L1D_cache_core[10]: Access = 44829, Miss = 27015, Miss_rate = 0.603, Pending_hits = 2831, Reservation_fails = 15058
	L1D_cache_core[11]: Access = 45073, Miss = 27312, Miss_rate = 0.606, Pending_hits = 2848, Reservation_fails = 17844
	L1D_cache_core[12]: Access = 44563, Miss = 26963, Miss_rate = 0.605, Pending_hits = 2923, Reservation_fails = 16880
	L1D_cache_core[13]: Access = 44691, Miss = 27147, Miss_rate = 0.607, Pending_hits = 2901, Reservation_fails = 17160
	L1D_cache_core[14]: Access = 44292, Miss = 26872, Miss_rate = 0.607, Pending_hits = 3081, Reservation_fails = 16811
	L1D_total_cache_accesses = 669730
	L1D_total_cache_misses = 406696
	L1D_total_cache_miss_rate = 0.6073
	L1D_total_cache_pending_hits = 43289
	L1D_total_cache_reservation_fails = 267676
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 397059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 267570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241845
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3962594
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29460
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 497184
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172546
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4030282

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 209460
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 58054
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29460
ctas_completed 10372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42573, 20997, 12555, 12555, 12555, 12555, 12555, 12555, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 254938080
gpgpu_n_tot_w_icount = 7966815
gpgpu_n_stall_shd_mem = 451907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 397059
gpgpu_n_mem_write_global = 172546
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7954944
gpgpu_n_store_insn = 2760736
gpgpu_n_shmem_insn = 89163544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7697568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25419
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1610444	W0_Idle:12085839	W0_Scoreboard:9644642	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384947
single_issue_nums: WS0:4117485	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3176472 {8:397059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12423312 {72:172546,}
traffic_breakdown_coretomem[INST_ACC_R] = 204040 {8:25505,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63529440 {40:1588236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2760736 {8:345092,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080800 {40:102020,}
maxmflatency = 1040 
max_icnt2mem_latency = 1620 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 261 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	73003 	1090076 	645219 	125042 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24157 	1028 	219 	484740 	30321 	30331 	15618 	7686 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	196218 	230863 	234681 	307381 	742993 	221011 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	121 	1211 	366 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5164      7804      5604      5961      4627      6536      4875      5926      4166      6580      5339      6118      4245      6966      5048
dram[1]:       5173      5591      5305      6334      4778      4986      5319      5316      4295      4525      4850      5126      4208      4430      4668      5341
dram[2]:       5211      8072      5650      8144      4808      5846      4941      6835      4316      5976      4925      7033      4519      6221      5159      7353
dram[3]:       5843      4991      5990      5495      4979      4778      5282      5763      4553      4297      5061      4880      4378      4159      5210      4783
dram[4]:       7716      5177      7578      5888      5982      4672      6433      5125      6010      4274      6451      5563      6026      4512      6704      5376
dram[5]:       5037      5832      5253      6487      4604      5026      5141      5640      4264      4629      4669      5287      4079      4536      4640      5535
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        748       940       747       973       746       916       802       962       808       945       899       918       862       969       865       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905       784       943       788       935       784       937       818       924       811       950       850       954       846       884       816
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        745       846       675       953       744      1040       825      1037       836      1004       866       924       832       867       813       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4963546 n_nop=4908897 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02013
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4945985i bk1: 2748a 4941930i bk2: 1830a 4948883i bk3: 2280a 4945861i bk4: 2232a 4944386i bk5: 2792a 4940701i bk6: 2066a 4945623i bk7: 2620a 4943380i bk8: 2268a 4942151i bk9: 3072a 4938850i bk10: 1696a 4948916i bk11: 2224a 4945024i bk12: 1608a 4949180i bk13: 2224a 4945521i bk14: 1450a 4952545i bk15: 1952a 4949771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020126 
total_CMD = 4963546 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4751158 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4963546 
n_nop = 4908897 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000955 
CoL_Bus_Util = 0.010063 
Either_Row_CoL_Bus_Util = 0.011010 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.125129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4963546 n_nop=4903495 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.0225
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4943291i bk1: 2840a 4941336i bk2: 2138a 4946721i bk3: 2296a 4946299i bk4: 2598a 4941136i bk5: 2848a 4940488i bk6: 2500a 4942979i bk7: 2644a 4942484i bk8: 2994a 4936880i bk9: 3128a 4937041i bk10: 2188a 4944436i bk11: 2232a 4944641i bk12: 1976a 4945733i bk13: 2264a 4944597i bk14: 1786a 4949982i bk15: 1952a 4949206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.022498 
total_CMD = 4963546 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4734878 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4963546 
n_nop = 4903495 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000855 
CoL_Bus_Util = 0.011249 
Either_Row_CoL_Bus_Util = 0.012098 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.141443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4963546 n_nop=4908823 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02014
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4942452i bk1: 2136a 4946159i bk2: 2296a 4945832i bk3: 1812a 4948928i bk4: 2808a 4940367i bk5: 2222a 4944074i bk6: 2640a 4942596i bk7: 2040a 4945435i bk8: 3082a 4938490i bk9: 2266a 4942288i bk10: 2308a 4944859i bk11: 1608a 4948736i bk12: 2228a 4945584i bk13: 1602a 4949883i bk14: 1984a 4949600i bk15: 1416a 4952899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020145 
total_CMD = 4963546 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4750733 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4963546 
n_nop = 4908823 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000961 
CoL_Bus_Util = 0.010072 
Either_Row_CoL_Bus_Util = 0.011025 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.122618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4963546 n_nop=4903535 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02251
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4941800i bk1: 2488a 4943790i bk2: 2320a 4945847i bk3: 2114a 4946556i bk4: 2852a 4939689i bk5: 2616a 4941153i bk6: 2668a 4941925i bk7: 2472a 4943511i bk8: 3128a 4937158i bk9: 3006a 4936764i bk10: 2320a 4945093i bk11: 2100a 4944752i bk12: 2264a 4944864i bk13: 1980a 4946576i bk14: 1984a 4949278i bk15: 1754a 4950038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.022513 
total_CMD = 4963546 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4735151 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4963546 
n_nop = 4903535 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000838 
CoL_Bus_Util = 0.011257 
Either_Row_CoL_Bus_Util = 0.012090 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.137630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4963546 n_nop=4909198 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.02005
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4946345i bk1: 2718a 4942569i bk2: 1844a 4948459i bk3: 2272a 4945131i bk4: 2204a 4944850i bk5: 2800a 4939726i bk6: 2054a 4946670i bk7: 2612a 4942587i bk8: 2236a 4942569i bk9: 3078a 4938171i bk10: 1668a 4949054i bk11: 2220a 4945637i bk12: 1596a 4948940i bk13: 2224a 4945319i bk14: 1450a 4952598i bk15: 1952a 4950096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.020047 
total_CMD = 4963546 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4753455 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4963546 
n_nop = 4909198 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000933 
CoL_Bus_Util = 0.010023 
Either_Row_CoL_Bus_Util = 0.010949 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.122914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122914
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4963546 n_nop=4904077 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02232
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4943606i bk1: 2728a 4941989i bk2: 2132a 4947286i bk3: 2296a 4946028i bk4: 2590a 4941530i bk5: 2820a 4940393i bk6: 2500a 4943702i bk7: 2648a 4942236i bk8: 2972a 4937469i bk9: 3104a 4937451i bk10: 2098a 4945276i bk11: 2232a 4944935i bk12: 1970a 4946501i bk13: 2240a 4944737i bk14: 1782a 4950321i bk15: 1952a 4949362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022323 
total_CMD = 4963546 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4736431 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4963546 
n_nop = 4904077 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000827 
CoL_Bus_Util = 0.011161 
Either_Row_CoL_Bus_Util = 0.011981 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.135825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157402, Miss = 16142, Miss_rate = 0.103, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 176698, Miss = 19928, Miss_rate = 0.113, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 161568, Miss = 18980, Miss_rate = 0.117, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 184926, Miss = 20204, Miss_rate = 0.109, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 174788, Miss = 20128, Miss_rate = 0.115, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 157700, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 183222, Miss = 20376, Miss_rate = 0.111, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 163222, Miss = 18832, Miss_rate = 0.115, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 155680, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 175338, Miss = 19884, Miss_rate = 0.113, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 162354, Miss = 18846, Miss_rate = 0.116, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 182480, Miss = 20020, Miss_rate = 0.110, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2035378
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1107
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1290944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 341546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90624
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1588236
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 345092
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102020
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2035378
icnt_total_pkts_simt_to_mem=767671
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05068
	minimum = 5
	maximum = 15
Network latency average = 5.05068
	minimum = 5
	maximum = 15
Slowest packet = 2622640
Flit latency average = 5.00718
	minimum = 5
	maximum = 15
Slowest flit = 2794845
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.011524
	minimum = 0 (at node 11)
	maximum = 0.037703 (at node 22)
Accepted packet rate average = 0.011524
	minimum = 0 (at node 11)
	maximum = 0.0223689 (at node 1)
Injected flit rate average = 0.0120232
	minimum = 0 (at node 11)
	maximum = 0.037703 (at node 22)
Accepted flit rate average= 0.0120232
	minimum = 0 (at node 11)
	maximum = 0.0223689 (at node 1)
Injected packet length average = 1.04331
Accepted packet length average = 1.04331
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9549 (62 samples)
	minimum = 5 (62 samples)
	maximum = 303.839 (62 samples)
Network latency average = 21.6481 (62 samples)
	minimum = 5 (62 samples)
	maximum = 301.613 (62 samples)
Flit latency average = 20.796 (62 samples)
	minimum = 5 (62 samples)
	maximum = 301.097 (62 samples)
Fragmentation average = 0.00299489 (62 samples)
	minimum = 0 (62 samples)
	maximum = 74.7903 (62 samples)
Injected packet rate average = 0.0720205 (62 samples)
	minimum = 0.0260692 (62 samples)
	maximum = 0.197715 (62 samples)
Accepted packet rate average = 0.0720205 (62 samples)
	minimum = 0.0258153 (62 samples)
	maximum = 0.110924 (62 samples)
Injected flit rate average = 0.0767073 (62 samples)
	minimum = 0.0338041 (62 samples)
	maximum = 0.1979 (62 samples)
Accepted flit rate average = 0.0767073 (62 samples)
	minimum = 0.0344626 (62 samples)
	maximum = 0.110924 (62 samples)
Injected packet size average = 1.06508 (62 samples)
Accepted packet size average = 1.06508 (62 samples)
Hops average = 1 (62 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 48 sec (588 sec)
gpgpu_simulation_rate = 416723 (inst/sec)
gpgpu_simulation_rate = 2740 (cycle/sec)
gpgpu_silicon_slowdown = 109489x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 63 '_Z12lud_internalPfii'
Destroy streams for kernel 63: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 63 
gpu_sim_cycle = 8349
gpu_sim_insn = 2880768
gpu_ipc =     345.0435
gpu_tot_sim_cycle = 1619943
gpu_tot_sim_insn = 247914408
gpu_tot_ipc =     153.0390
gpu_tot_issued_cta = 10493
gpu_occupancy = 71.6936% 
gpu_tot_occupancy = 32.3648% 
max_total_param_size = 0
gpu_stall_dramfull = 1065610
gpu_stall_icnt2sh    = 371800
partiton_level_parallism =       0.8505
partiton_level_parallism_total  =       0.3718
partiton_level_parallism_util =       1.6153
partiton_level_parallism_util_total  =       1.7184
L2_BW  =      28.2078 GB/Sec
L2_BW_total  =      12.2073 GB/Sec
gpu_total_sim_rate=416662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4075778
	L1I_total_cache_misses = 69121
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30239
L1D_cache:
	L1D_cache_core[0]: Access = 45011, Miss = 27281, Miss_rate = 0.606, Pending_hits = 2733, Reservation_fails = 18265
	L1D_cache_core[1]: Access = 44690, Miss = 27036, Miss_rate = 0.605, Pending_hits = 3063, Reservation_fails = 19065
	L1D_cache_core[2]: Access = 45571, Miss = 27843, Miss_rate = 0.611, Pending_hits = 2829, Reservation_fails = 19652
	L1D_cache_core[3]: Access = 44962, Miss = 27516, Miss_rate = 0.612, Pending_hits = 3069, Reservation_fails = 18191
	L1D_cache_core[4]: Access = 45187, Miss = 27611, Miss_rate = 0.611, Pending_hits = 2918, Reservation_fails = 20281
	L1D_cache_core[5]: Access = 44432, Miss = 26718, Miss_rate = 0.601, Pending_hits = 2995, Reservation_fails = 24060
	L1D_cache_core[6]: Access = 45728, Miss = 27776, Miss_rate = 0.607, Pending_hits = 2783, Reservation_fails = 17912
	L1D_cache_core[7]: Access = 45265, Miss = 27693, Miss_rate = 0.612, Pending_hits = 2786, Reservation_fails = 17778
	L1D_cache_core[8]: Access = 45199, Miss = 27583, Miss_rate = 0.610, Pending_hits = 2935, Reservation_fails = 19191
	L1D_cache_core[9]: Access = 45101, Miss = 27568, Miss_rate = 0.611, Pending_hits = 2845, Reservation_fails = 22467
	L1D_cache_core[10]: Access = 45341, Miss = 27335, Miss_rate = 0.603, Pending_hits = 2879, Reservation_fails = 15750
	L1D_cache_core[11]: Access = 45649, Miss = 27710, Miss_rate = 0.607, Pending_hits = 2856, Reservation_fails = 19222
	L1D_cache_core[12]: Access = 45267, Miss = 27416, Miss_rate = 0.606, Pending_hits = 2937, Reservation_fails = 17793
	L1D_cache_core[13]: Access = 45267, Miss = 27547, Miss_rate = 0.609, Pending_hits = 2901, Reservation_fails = 18448
	L1D_cache_core[14]: Access = 44804, Miss = 27196, Miss_rate = 0.607, Pending_hits = 3129, Reservation_fails = 17691
	L1D_total_cache_accesses = 677474
	L1D_total_cache_misses = 411829
	L1D_total_cache_miss_rate = 0.6079
	L1D_total_cache_pending_hits = 43658
	L1D_total_cache_reservation_fails = 285766
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 244839
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244749
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4006657
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 69121
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30239
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174482
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4075778

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 217205
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68399
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30239
ctas_completed 10493, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42759, 21183, 12741, 12741, 12741, 12741, 12741, 12741, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 257818848
gpgpu_n_tot_w_icount = 8056839
gpgpu_n_stall_shd_mem = 457890
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402165
gpgpu_n_mem_write_global = 174482
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8047872
gpgpu_n_store_insn = 2791712
gpgpu_n_shmem_insn = 90216728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1634183	W0_Idle:12093327	W0_Scoreboard:9751273	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4162497	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3217320 {8:402165,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12562704 {72:174482,}
traffic_breakdown_coretomem[INST_ACC_R] = 204512 {8:25564,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64346400 {40:1608660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791712 {8:348964,}
traffic_breakdown_memtocore[INST_ACC_R] = 4090240 {40:102256,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	73768 	1097767 	656352 	129678 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24190 	1038 	220 	489539 	30761 	30947 	15980 	8120 	1431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	197617 	232925 	236190 	308720 	756080 	225911 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	122 	1217 	373 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5245      7804      5681      5961      4687      6536      4903      5926      4183      6580      5589      6118      4303      6966      5125
dram[1]:       5408      5663      5541      6421      4919      5043      5393      5339      4354      4542      5057      5385      4490      4503      4984      5392
dram[2]:       5273      8072      5711      8144      4845      5846      4963      6835      4334      5976      5111      7033      4567      6221      5224      7353
dram[3]:       5915      5249      6073      5761      5028      4909      5305      5862      4571      4375      5310      5154      4455      4497      5263      5126
dram[4]:       7716      5253      7578      5958      5982      4726      6433      5151      6010      4291      6451      5862      6026      4562      6704      5454
dram[5]:       5294      5908      5507      6575      4767      5080      5228      5665      4341      4648      4895      5641      4360      4615      4965      5584
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        988       940       931       973       991       916       802       962       808       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935       994       937       818       924       811       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       825      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4989258 n_nop=4934609 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.02002
n_activity=266849 dram_eff=0.3743
bk0: 2132a 4971697i bk1: 2748a 4967642i bk2: 1830a 4974595i bk3: 2280a 4971573i bk4: 2232a 4970098i bk5: 2792a 4966413i bk6: 2066a 4971335i bk7: 2620a 4969092i bk8: 2268a 4967863i bk9: 3072a 4964562i bk10: 1696a 4974628i bk11: 2224a 4970736i bk12: 1608a 4974892i bk13: 2224a 4971233i bk14: 1450a 4978257i bk15: 1952a 4975483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020022 
total_CMD = 4989258 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4776870 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 4989258 
n_nop = 4934609 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000950 
CoL_Bus_Util = 0.010011 
Either_Row_CoL_Bus_Util = 0.010953 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.124484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124484
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4989258 n_nop=4929207 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02238
n_activity=284711 dram_eff=0.3922
bk0: 2492a 4969003i bk1: 2840a 4967048i bk2: 2138a 4972433i bk3: 2296a 4972011i bk4: 2598a 4966848i bk5: 2848a 4966200i bk6: 2500a 4968691i bk7: 2644a 4968196i bk8: 2994a 4962592i bk9: 3128a 4962753i bk10: 2188a 4970148i bk11: 2232a 4970353i bk12: 1976a 4971445i bk13: 2264a 4970309i bk14: 1786a 4975694i bk15: 1952a 4974918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.022382 
total_CMD = 4989258 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4760590 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 4989258 
n_nop = 4929207 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000850 
CoL_Bus_Util = 0.011191 
Either_Row_CoL_Bus_Util = 0.012036 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.140714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4989258 n_nop=4934535 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.02004
n_activity=267823 dram_eff=0.3733
bk0: 2774a 4968164i bk1: 2136a 4971871i bk2: 2296a 4971544i bk3: 1812a 4974640i bk4: 2808a 4966079i bk5: 2222a 4969786i bk6: 2640a 4968308i bk7: 2040a 4971147i bk8: 3082a 4964202i bk9: 2266a 4968000i bk10: 2308a 4970571i bk11: 1608a 4974448i bk12: 2228a 4971296i bk13: 1602a 4975595i bk14: 1984a 4975312i bk15: 1416a 4978611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020041 
total_CMD = 4989258 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4776445 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 4989258 
n_nop = 4934535 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000956 
CoL_Bus_Util = 0.010021 
Either_Row_CoL_Bus_Util = 0.010968 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.121986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4989258 n_nop=4929247 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.0224
n_activity=284555 dram_eff=0.3927
bk0: 2840a 4967512i bk1: 2488a 4969502i bk2: 2320a 4971559i bk3: 2114a 4972268i bk4: 2852a 4965401i bk5: 2616a 4966865i bk6: 2668a 4967637i bk7: 2472a 4969223i bk8: 3128a 4962870i bk9: 3006a 4962476i bk10: 2320a 4970805i bk11: 2100a 4970464i bk12: 2264a 4970576i bk13: 1980a 4972288i bk14: 1984a 4974990i bk15: 1754a 4975750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.022397 
total_CMD = 4989258 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4760863 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 4989258 
n_nop = 4929247 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000834 
CoL_Bus_Util = 0.011199 
Either_Row_CoL_Bus_Util = 0.012028 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.136920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13692
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4989258 n_nop=4934910 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01994
n_activity=263987 dram_eff=0.3769
bk0: 2112a 4972057i bk1: 2718a 4968281i bk2: 1844a 4974171i bk3: 2272a 4970843i bk4: 2204a 4970562i bk5: 2800a 4965438i bk6: 2054a 4972382i bk7: 2612a 4968299i bk8: 2236a 4968281i bk9: 3078a 4963883i bk10: 1668a 4974766i bk11: 2220a 4971349i bk12: 1596a 4974652i bk13: 2224a 4971031i bk14: 1450a 4978310i bk15: 1952a 4975808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.019944 
total_CMD = 4989258 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4779167 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 4989258 
n_nop = 4934910 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.009972 
Either_Row_CoL_Bus_Util = 0.010893 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.122281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122281
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4989258 n_nop=4929789 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02221
n_activity=283162 dram_eff=0.3913
bk0: 2488a 4969318i bk1: 2728a 4967701i bk2: 2132a 4972998i bk3: 2296a 4971740i bk4: 2590a 4967242i bk5: 2820a 4966105i bk6: 2500a 4969414i bk7: 2648a 4967948i bk8: 2972a 4963181i bk9: 3104a 4963163i bk10: 2098a 4970988i bk11: 2232a 4970647i bk12: 1970a 4972213i bk13: 2240a 4970449i bk14: 1782a 4976033i bk15: 1952a 4975074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022208 
total_CMD = 4989258 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4762143 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 4989258 
n_nop = 4929789 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.011104 
Either_Row_CoL_Bus_Util = 0.011919 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.135126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135126

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157402, Miss = 16142, Miss_rate = 0.103, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 178826, Miss = 19928, Miss_rate = 0.111, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 165270, Miss = 18980, Miss_rate = 0.115, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 187078, Miss = 20204, Miss_rate = 0.108, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 176924, Miss = 20128, Miss_rate = 0.114, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 157792, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 185366, Miss = 20376, Miss_rate = 0.110, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 167090, Miss = 18832, Miss_rate = 0.113, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 155680, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 177642, Miss = 19884, Miss_rate = 0.112, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 166084, Miss = 18846, Miss_rate = 0.113, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 184756, Miss = 20020, Miss_rate = 0.108, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2059910
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1094
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1311368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 345418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90860
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1608660
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 348964
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102256
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2059910
icnt_total_pkts_simt_to_mem=776708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 90.9443
	minimum = 5
	maximum = 1576
Network latency average = 84.2699
	minimum = 5
	maximum = 1576
Slowest packet = 2636746
Flit latency average = 80.6796
	minimum = 5
	maximum = 1576
Slowest flit = 2809292
Fragmentation average = 0.0203585
	minimum = 0
	maximum = 179
Injected packet rate average = 0.140327
	minimum = 0 (at node 15)
	maximum = 0.463289 (at node 22)
Accepted packet rate average = 0.140327
	minimum = 0 (at node 15)
	maximum = 0.256797 (at node 12)
Injected flit rate average = 0.148916
	minimum = 0 (at node 15)
	maximum = 0.463289 (at node 22)
Accepted flit rate average= 0.148916
	minimum = 0 (at node 15)
	maximum = 0.256797 (at node 12)
Injected packet length average = 1.0612
Accepted packet length average = 1.0612
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0341 (63 samples)
	minimum = 5 (63 samples)
	maximum = 324.032 (63 samples)
Network latency average = 22.6421 (63 samples)
	minimum = 5 (63 samples)
	maximum = 321.841 (63 samples)
Flit latency average = 21.7465 (63 samples)
	minimum = 5 (63 samples)
	maximum = 321.333 (63 samples)
Fragmentation average = 0.0032705 (63 samples)
	minimum = 0 (63 samples)
	maximum = 76.4444 (63 samples)
Injected packet rate average = 0.0731048 (63 samples)
	minimum = 0.0256554 (63 samples)
	maximum = 0.201931 (63 samples)
Accepted packet rate average = 0.0731048 (63 samples)
	minimum = 0.0254055 (63 samples)
	maximum = 0.113239 (63 samples)
Injected flit rate average = 0.0778535 (63 samples)
	minimum = 0.0332675 (63 samples)
	maximum = 0.202112 (63 samples)
Accepted flit rate average = 0.0778535 (63 samples)
	minimum = 0.0339156 (63 samples)
	maximum = 0.113239 (63 samples)
Injected packet size average = 1.06496 (63 samples)
Accepted packet size average = 1.06496 (63 samples)
Hops average = 1 (63 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 55 sec (595 sec)
gpgpu_simulation_rate = 416662 (inst/sec)
gpgpu_simulation_rate = 2722 (cycle/sec)
gpgpu_silicon_slowdown = 110213x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 64 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 64: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 64 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1646342
gpu_tot_sim_insn = 247934288
gpu_tot_ipc =     150.5971
gpu_tot_issued_cta = 10494
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.3142% 
max_total_param_size = 0
gpu_stall_dramfull = 1065610
gpu_stall_icnt2sh    = 371800
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3658
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7183
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      12.0124 GB/Sec
gpu_total_sim_rate=415300

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4077450
	L1I_total_cache_misses = 69133
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30239
L1D_cache:
	L1D_cache_core[0]: Access = 45011, Miss = 27281, Miss_rate = 0.606, Pending_hits = 2733, Reservation_fails = 18265
	L1D_cache_core[1]: Access = 44690, Miss = 27036, Miss_rate = 0.605, Pending_hits = 3063, Reservation_fails = 19065
	L1D_cache_core[2]: Access = 45571, Miss = 27843, Miss_rate = 0.611, Pending_hits = 2829, Reservation_fails = 19652
	L1D_cache_core[3]: Access = 44962, Miss = 27516, Miss_rate = 0.612, Pending_hits = 3069, Reservation_fails = 18191
	L1D_cache_core[4]: Access = 45187, Miss = 27611, Miss_rate = 0.611, Pending_hits = 2918, Reservation_fails = 20281
	L1D_cache_core[5]: Access = 44432, Miss = 26718, Miss_rate = 0.601, Pending_hits = 2995, Reservation_fails = 24060
	L1D_cache_core[6]: Access = 45728, Miss = 27776, Miss_rate = 0.607, Pending_hits = 2783, Reservation_fails = 17912
	L1D_cache_core[7]: Access = 45265, Miss = 27693, Miss_rate = 0.612, Pending_hits = 2786, Reservation_fails = 17778
	L1D_cache_core[8]: Access = 45199, Miss = 27583, Miss_rate = 0.610, Pending_hits = 2935, Reservation_fails = 19191
	L1D_cache_core[9]: Access = 45101, Miss = 27568, Miss_rate = 0.611, Pending_hits = 2845, Reservation_fails = 22467
	L1D_cache_core[10]: Access = 45372, Miss = 27351, Miss_rate = 0.603, Pending_hits = 2879, Reservation_fails = 15750
	L1D_cache_core[11]: Access = 45649, Miss = 27710, Miss_rate = 0.607, Pending_hits = 2856, Reservation_fails = 19222
	L1D_cache_core[12]: Access = 45267, Miss = 27416, Miss_rate = 0.606, Pending_hits = 2937, Reservation_fails = 17793
	L1D_cache_core[13]: Access = 45267, Miss = 27547, Miss_rate = 0.609, Pending_hits = 2901, Reservation_fails = 18448
	L1D_cache_core[14]: Access = 44804, Miss = 27196, Miss_rate = 0.607, Pending_hits = 3129, Reservation_fails = 17691
	L1D_total_cache_accesses = 677505
	L1D_total_cache_misses = 411845
	L1D_total_cache_miss_rate = 0.6079
	L1D_total_cache_pending_hits = 43658
	L1D_total_cache_reservation_fails = 285766
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4008317
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 69133
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30239
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 503008
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4077450

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 217205
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68399
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30239
ctas_completed 10494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42759, 21183, 12741, 12741, 12741, 12741, 12741, 12741, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 257913216
gpgpu_n_tot_w_icount = 8059788
gpgpu_n_stall_shd_mem = 458394
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402181
gpgpu_n_mem_write_global = 174497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8048128
gpgpu_n_store_insn = 2791952
gpgpu_n_shmem_insn = 90221424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1634183	W0_Idle:12123434	W0_Scoreboard:9771013	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:526781	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4165446	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3217448 {8:402181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12563784 {72:174497,}
traffic_breakdown_coretomem[INST_ACC_R] = 204608 {8:25576,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64348960 {40:1608724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791952 {8:348994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4092160 {40:102304,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	73799 	1097830 	656352 	129678 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24202 	1038 	220 	489570 	30761 	30947 	15980 	8120 	1431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	197711 	232925 	236190 	308720 	756080 	225911 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	122 	1227 	373 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5245      7804      5681      5961      4687      6536      4903      5926      4183      6580      5589      6118      4303      6966      5125
dram[1]:       5408      5663      5541      6421      4919      5043      5393      5339      4354      4542      5057      5385      4494      4503      4984      5392
dram[2]:       5273      8072      5711      8144      4845      5846      4963      6835      4334      5976      5111      7033      4567      6221      5224      7353
dram[3]:       5915      5249      6073      5761      5028      4909      5305      5862      4571      4375      5310      5154      4455      4502      5263      5126
dram[4]:       7716      5253      7578      5958      5982      4726      6433      5151      6010      4291      6451      5862      6026      4562      6704      5454
dram[5]:       5294      5908      5507      6575      4767      5080      5228      5665      4341      4648      4895      5641      4365      4615      4965      5584
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        988       940       931       973       991       916       802       962       808       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935       994       937       818       924       811       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       825      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5070564 n_nop=5015915 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.0197
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5053003i bk1: 2748a 5048948i bk2: 1830a 5055901i bk3: 2280a 5052879i bk4: 2232a 5051404i bk5: 2792a 5047719i bk6: 2066a 5052641i bk7: 2620a 5050398i bk8: 2268a 5049169i bk9: 3072a 5045868i bk10: 1696a 5055934i bk11: 2224a 5052042i bk12: 1608a 5056198i bk13: 2224a 5052539i bk14: 1450a 5059563i bk15: 1952a 5056789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019701 
total_CMD = 5070564 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4858176 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5070564 
n_nop = 5015915 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000934 
CoL_Bus_Util = 0.009850 
Either_Row_CoL_Bus_Util = 0.010778 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.122488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122488
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5070564 n_nop=5010513 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02202
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5050309i bk1: 2840a 5048354i bk2: 2138a 5053739i bk3: 2296a 5053317i bk4: 2598a 5048154i bk5: 2848a 5047506i bk6: 2500a 5049997i bk7: 2644a 5049502i bk8: 2994a 5043898i bk9: 3128a 5044059i bk10: 2188a 5051454i bk11: 2232a 5051659i bk12: 1976a 5052751i bk13: 2264a 5051615i bk14: 1786a 5057000i bk15: 1952a 5056224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.022024 
total_CMD = 5070564 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4841896 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5070564 
n_nop = 5010513 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000837 
CoL_Bus_Util = 0.011012 
Either_Row_CoL_Bus_Util = 0.011843 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.138458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5070564 n_nop=5015841 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01972
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5049470i bk1: 2136a 5053177i bk2: 2296a 5052850i bk3: 1812a 5055946i bk4: 2808a 5047385i bk5: 2222a 5051092i bk6: 2640a 5049614i bk7: 2040a 5052453i bk8: 3082a 5045508i bk9: 2266a 5049306i bk10: 2308a 5051877i bk11: 1608a 5055754i bk12: 2228a 5052602i bk13: 1602a 5056901i bk14: 1984a 5056618i bk15: 1416a 5059917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019720 
total_CMD = 5070564 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4857751 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5070564 
n_nop = 5015841 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000941 
CoL_Bus_Util = 0.009860 
Either_Row_CoL_Bus_Util = 0.010792 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.120030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5070564 n_nop=5010553 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02204
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5048818i bk1: 2488a 5050808i bk2: 2320a 5052865i bk3: 2114a 5053574i bk4: 2852a 5046707i bk5: 2616a 5048171i bk6: 2668a 5048943i bk7: 2472a 5050529i bk8: 3128a 5044176i bk9: 3006a 5043782i bk10: 2320a 5052111i bk11: 2100a 5051770i bk12: 2264a 5051882i bk13: 1980a 5053594i bk14: 1984a 5056296i bk15: 1754a 5057056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.022038 
total_CMD = 5070564 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4842169 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5070564 
n_nop = 5010553 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000820 
CoL_Bus_Util = 0.011019 
Either_Row_CoL_Bus_Util = 0.011835 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.134725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134725
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5070564 n_nop=5016216 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01962
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5053363i bk1: 2718a 5049587i bk2: 1844a 5055477i bk3: 2272a 5052149i bk4: 2204a 5051868i bk5: 2800a 5046744i bk6: 2054a 5053688i bk7: 2612a 5049605i bk8: 2236a 5049587i bk9: 3078a 5045189i bk10: 1668a 5056072i bk11: 2220a 5052655i bk12: 1596a 5055958i bk13: 2224a 5052337i bk14: 1450a 5059616i bk15: 1952a 5057114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.019624 
total_CMD = 5070564 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4860473 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5070564 
n_nop = 5016216 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000914 
CoL_Bus_Util = 0.009812 
Either_Row_CoL_Bus_Util = 0.010718 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.120320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5070564 n_nop=5011095 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02185
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5050624i bk1: 2728a 5049007i bk2: 2132a 5054304i bk3: 2296a 5053046i bk4: 2590a 5048548i bk5: 2820a 5047411i bk6: 2500a 5050720i bk7: 2648a 5049254i bk8: 2972a 5044487i bk9: 3104a 5044469i bk10: 2098a 5052294i bk11: 2232a 5051953i bk12: 1970a 5053519i bk13: 2240a 5051755i bk14: 1782a 5057339i bk15: 1952a 5056380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021852 
total_CMD = 5070564 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4843449 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5070564 
n_nop = 5011095 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000809 
CoL_Bus_Util = 0.010926 
Either_Row_CoL_Bus_Util = 0.011728 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.132959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132959

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157410, Miss = 16142, Miss_rate = 0.103, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 178826, Miss = 19928, Miss_rate = 0.111, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 165308, Miss = 18980, Miss_rate = 0.115, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 187078, Miss = 20204, Miss_rate = 0.108, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 176932, Miss = 20128, Miss_rate = 0.114, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 157792, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 185374, Miss = 20376, Miss_rate = 0.110, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 167120, Miss = 18832, Miss_rate = 0.113, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 155688, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 177642, Miss = 19884, Miss_rate = 0.112, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 166126, Miss = 18846, Miss_rate = 0.113, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 184756, Miss = 20020, Miss_rate = 0.108, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2060052
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1094
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1311432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 345448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90908
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1608724
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 348994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2060052
icnt_total_pkts_simt_to_mem=776766
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2662272
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2836618
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 10)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 10)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 10)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7414 (64 samples)
	minimum = 5 (64 samples)
	maximum = 319.156 (64 samples)
Network latency average = 22.3678 (64 samples)
	minimum = 5 (64 samples)
	maximum = 316.906 (64 samples)
Flit latency average = 21.4849 (64 samples)
	minimum = 5 (64 samples)
	maximum = 316.391 (64 samples)
Fragmentation average = 0.0032194 (64 samples)
	minimum = 0 (64 samples)
	maximum = 75.25 (64 samples)
Injected packet rate average = 0.0719665 (64 samples)
	minimum = 0.0252545 (64 samples)
	maximum = 0.198801 (64 samples)
Accepted packet rate average = 0.0719665 (64 samples)
	minimum = 0.0250086 (64 samples)
	maximum = 0.111554 (64 samples)
Injected flit rate average = 0.0766414 (64 samples)
	minimum = 0.0327477 (64 samples)
	maximum = 0.198989 (64 samples)
Accepted flit rate average = 0.0766414 (64 samples)
	minimum = 0.0333856 (64 samples)
	maximum = 0.111554 (64 samples)
Injected packet size average = 1.06496 (64 samples)
Accepted packet size average = 1.06496 (64 samples)
Hops average = 1 (64 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 57 sec (597 sec)
gpgpu_simulation_rate = 415300 (inst/sec)
gpgpu_simulation_rate = 2757 (cycle/sec)
gpgpu_silicon_slowdown = 108813x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 65 '_Z13lud_perimeterPfii'
Destroy streams for kernel 65: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 65 
gpu_sim_cycle = 25288
gpu_sim_insn = 196800
gpu_ipc =       7.7823
gpu_tot_sim_cycle = 1671630
gpu_tot_sim_insn = 248131088
gpu_tot_ipc =     148.4366
gpu_tot_issued_cta = 10504
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.8386% 
max_total_param_size = 0
gpu_stall_dramfull = 1065610
gpu_stall_icnt2sh    = 371800
partiton_level_parallism =       0.0620
partiton_level_parallism_total  =       0.3612
partiton_level_parallism_util =       1.0248
partiton_level_parallism_util_total  =       1.7153
L2_BW  =       2.1457 GB/Sec
L2_BW_total  =      11.8631 GB/Sec
gpu_total_sim_rate=412863

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4083550
	L1I_total_cache_misses = 69911
	L1I_total_cache_miss_rate = 0.0171
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30239
L1D_cache:
	L1D_cache_core[0]: Access = 45090, Miss = 27329, Miss_rate = 0.606, Pending_hits = 2733, Reservation_fails = 18265
	L1D_cache_core[1]: Access = 44769, Miss = 27084, Miss_rate = 0.605, Pending_hits = 3063, Reservation_fails = 19065
	L1D_cache_core[2]: Access = 45650, Miss = 27891, Miss_rate = 0.611, Pending_hits = 2829, Reservation_fails = 19652
	L1D_cache_core[3]: Access = 45041, Miss = 27564, Miss_rate = 0.612, Pending_hits = 3069, Reservation_fails = 18191
	L1D_cache_core[4]: Access = 45266, Miss = 27659, Miss_rate = 0.611, Pending_hits = 2918, Reservation_fails = 20281
	L1D_cache_core[5]: Access = 44511, Miss = 26766, Miss_rate = 0.601, Pending_hits = 2995, Reservation_fails = 24060
	L1D_cache_core[6]: Access = 45728, Miss = 27776, Miss_rate = 0.607, Pending_hits = 2783, Reservation_fails = 17912
	L1D_cache_core[7]: Access = 45265, Miss = 27693, Miss_rate = 0.612, Pending_hits = 2786, Reservation_fails = 17778
	L1D_cache_core[8]: Access = 45199, Miss = 27583, Miss_rate = 0.610, Pending_hits = 2935, Reservation_fails = 19191
	L1D_cache_core[9]: Access = 45101, Miss = 27568, Miss_rate = 0.611, Pending_hits = 2845, Reservation_fails = 22467
	L1D_cache_core[10]: Access = 45372, Miss = 27351, Miss_rate = 0.603, Pending_hits = 2879, Reservation_fails = 15750
	L1D_cache_core[11]: Access = 45728, Miss = 27758, Miss_rate = 0.607, Pending_hits = 2856, Reservation_fails = 19222
	L1D_cache_core[12]: Access = 45346, Miss = 27472, Miss_rate = 0.606, Pending_hits = 2937, Reservation_fails = 17793
	L1D_cache_core[13]: Access = 45346, Miss = 27595, Miss_rate = 0.609, Pending_hits = 2901, Reservation_fails = 18448
	L1D_cache_core[14]: Access = 44883, Miss = 27244, Miss_rate = 0.607, Pending_hits = 3129, Reservation_fails = 17691
	L1D_total_cache_accesses = 678295
	L1D_total_cache_misses = 412333
	L1D_total_cache_miss_rate = 0.6079
	L1D_total_cache_pending_hits = 43658
	L1D_total_cache_reservation_fails = 285766
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244845
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4013639
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 69911
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30239
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 503488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4083550

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 217205
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68399
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30239
ctas_completed 10504, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43965, 21183, 12741, 12741, 12741, 12741, 12741, 12741, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 258299136
gpgpu_n_tot_w_icount = 8071848
gpgpu_n_stall_shd_mem = 460634
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402661
gpgpu_n_mem_write_global = 174807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8055808
gpgpu_n_store_insn = 2796912
gpgpu_n_shmem_insn = 90285104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7792512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1634693	W0_Idle:12490518	W0_Scoreboard:9896183	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7475241
single_issue_nums: WS0:4177506	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3221288 {8:402661,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12586104 {72:174807,}
traffic_breakdown_coretomem[INST_ACC_R] = 210832 {8:26354,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64425760 {40:1610644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2796912 {8:349614,}
traffic_breakdown_memtocore[INST_ACC_R] = 4216640 {40:105416,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	74589 	1099580 	656352 	129678 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24971 	1047 	220 	490360 	30761 	30947 	15980 	8120 	1431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200251 	232925 	236190 	308720 	756080 	225911 	211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	127 	1249 	373 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5245      7804      5681      5961      4687      6536      4903      5926      4183      6580      5589      6118      4321      6966      5125
dram[1]:       5414      5663      5547      6421      4925      5043      5399      5339      4359      4542      5059      5385      4535      4520      4992      5392
dram[2]:       5273      8072      5711      8144      4845      5846      4963      6835      4334      5976      5111      7033      4583      6221      5224      7353
dram[3]:       5915      5255      6073      5767      5028      4914      5305      5867      4571      4380      5310      5155      4470      4542      5263      5134
dram[4]:       7716      5253      7578      5958      5982      4726      6433      5151      6010      4291      6451      5862      6026      4577      6704      5454
dram[5]:       5300      5908      5514      6575      4772      5080      5234      5665      4346      4648      4898      5641      4412      4630      4973      5584
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        988       940       931       973       991       916       802       962       808       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935       994       937       818       924       811       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       825      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5148448 n_nop=5093799 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.0194
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5130887i bk1: 2748a 5126832i bk2: 1830a 5133785i bk3: 2280a 5130763i bk4: 2232a 5129288i bk5: 2792a 5125603i bk6: 2066a 5130525i bk7: 2620a 5128282i bk8: 2268a 5127053i bk9: 3072a 5123752i bk10: 1696a 5133818i bk11: 2224a 5129926i bk12: 1608a 5134082i bk13: 2224a 5130423i bk14: 1450a 5137447i bk15: 1952a 5134673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019403 
total_CMD = 5148448 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4936060 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5148448 
n_nop = 5093799 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000920 
CoL_Bus_Util = 0.009701 
Either_Row_CoL_Bus_Util = 0.010615 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.120635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5148448 n_nop=5088397 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02169
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5128193i bk1: 2840a 5126238i bk2: 2138a 5131623i bk3: 2296a 5131201i bk4: 2598a 5126038i bk5: 2848a 5125390i bk6: 2500a 5127881i bk7: 2644a 5127386i bk8: 2994a 5121782i bk9: 3128a 5121943i bk10: 2188a 5129338i bk11: 2232a 5129543i bk12: 1976a 5130635i bk13: 2264a 5129499i bk14: 1786a 5134884i bk15: 1952a 5134108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.021690 
total_CMD = 5148448 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4919780 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5148448 
n_nop = 5088397 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000824 
CoL_Bus_Util = 0.010845 
Either_Row_CoL_Bus_Util = 0.011664 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.136363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5148448 n_nop=5093725 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01942
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5127354i bk1: 2136a 5131061i bk2: 2296a 5130734i bk3: 1812a 5133830i bk4: 2808a 5125269i bk5: 2222a 5128976i bk6: 2640a 5127498i bk7: 2040a 5130337i bk8: 3082a 5123392i bk9: 2266a 5127190i bk10: 2308a 5129761i bk11: 1608a 5133638i bk12: 2228a 5130486i bk13: 1602a 5134785i bk14: 1984a 5134502i bk15: 1416a 5137801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019421 
total_CMD = 5148448 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4935635 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5148448 
n_nop = 5093725 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000927 
CoL_Bus_Util = 0.009711 
Either_Row_CoL_Bus_Util = 0.010629 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.118214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118214
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5148448 n_nop=5088437 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.0217
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5126702i bk1: 2488a 5128692i bk2: 2320a 5130749i bk3: 2114a 5131458i bk4: 2852a 5124591i bk5: 2616a 5126055i bk6: 2668a 5126827i bk7: 2472a 5128413i bk8: 3128a 5122060i bk9: 3006a 5121666i bk10: 2320a 5129995i bk11: 2100a 5129654i bk12: 2264a 5129766i bk13: 1980a 5131478i bk14: 1984a 5134180i bk15: 1754a 5134940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.021705 
total_CMD = 5148448 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4920053 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5148448 
n_nop = 5088437 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000808 
CoL_Bus_Util = 0.010852 
Either_Row_CoL_Bus_Util = 0.011656 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.132687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5148448 n_nop=5094100 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01933
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5131247i bk1: 2718a 5127471i bk2: 1844a 5133361i bk3: 2272a 5130033i bk4: 2204a 5129752i bk5: 2800a 5124628i bk6: 2054a 5131572i bk7: 2612a 5127489i bk8: 2236a 5127471i bk9: 3078a 5123073i bk10: 1668a 5133956i bk11: 2220a 5130539i bk12: 1596a 5133842i bk13: 2224a 5130221i bk14: 1450a 5137500i bk15: 1952a 5134998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.019327 
total_CMD = 5148448 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4938357 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5148448 
n_nop = 5094100 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.009663 
Either_Row_CoL_Bus_Util = 0.010556 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.118500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5148448 n_nop=5088979 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02152
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5128508i bk1: 2728a 5126891i bk2: 2132a 5132188i bk3: 2296a 5130930i bk4: 2590a 5126432i bk5: 2820a 5125295i bk6: 2500a 5128604i bk7: 2648a 5127138i bk8: 2972a 5122371i bk9: 3104a 5122353i bk10: 2098a 5130178i bk11: 2232a 5129837i bk12: 1970a 5131403i bk13: 2240a 5129639i bk14: 1782a 5135223i bk15: 1952a 5134264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021521 
total_CMD = 5148448 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4921333 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5148448 
n_nop = 5088979 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000797 
CoL_Bus_Util = 0.010761 
Either_Row_CoL_Bus_Util = 0.011551 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.130947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157690, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 179282, Miss = 19928, Miss_rate = 0.111, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 166132, Miss = 18980, Miss_rate = 0.114, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 187534, Miss = 20204, Miss_rate = 0.108, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 177292, Miss = 20128, Miss_rate = 0.114, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158032, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 185734, Miss = 20376, Miss_rate = 0.110, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 167938, Miss = 18832, Miss_rate = 0.112, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 155928, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 178002, Miss = 19884, Miss_rate = 0.112, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 167024, Miss = 18846, Miss_rate = 0.113, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 185116, Miss = 20020, Miss_rate = 0.108, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2065704
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1091
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1313352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 346068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94020
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1610644
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 349614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2065704
icnt_total_pkts_simt_to_mem=778644
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05125
	minimum = 5
	maximum = 12
Network latency average = 5.05125
	minimum = 5
	maximum = 12
Slowest packet = 2662326
Flit latency average = 5.01195
	minimum = 5
	maximum = 12
Slowest flit = 2836823
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0105745
	minimum = 0 (at node 6)
	maximum = 0.0355109 (at node 25)
Accepted packet rate average = 0.0105745
	minimum = 0 (at node 6)
	maximum = 0.0223822 (at node 0)
Injected flit rate average = 0.0110285
	minimum = 0 (at node 6)
	maximum = 0.0355109 (at node 25)
Accepted flit rate average= 0.0110285
	minimum = 0 (at node 6)
	maximum = 0.0223822 (at node 0)
Injected packet length average = 1.04294
Accepted packet length average = 1.04294
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4538 (65 samples)
	minimum = 5 (65 samples)
	maximum = 314.431 (65 samples)
Network latency average = 22.1013 (65 samples)
	minimum = 5 (65 samples)
	maximum = 312.215 (65 samples)
Flit latency average = 21.2314 (65 samples)
	minimum = 5 (65 samples)
	maximum = 311.708 (65 samples)
Fragmentation average = 0.00316987 (65 samples)
	minimum = 0 (65 samples)
	maximum = 74.0923 (65 samples)
Injected packet rate average = 0.0710221 (65 samples)
	minimum = 0.024866 (65 samples)
	maximum = 0.196289 (65 samples)
Accepted packet rate average = 0.0710221 (65 samples)
	minimum = 0.0246238 (65 samples)
	maximum = 0.110182 (65 samples)
Injected flit rate average = 0.075632 (65 samples)
	minimum = 0.0322439 (65 samples)
	maximum = 0.196474 (65 samples)
Accepted flit rate average = 0.075632 (65 samples)
	minimum = 0.032872 (65 samples)
	maximum = 0.110182 (65 samples)
Injected packet size average = 1.06491 (65 samples)
Accepted packet size average = 1.06491 (65 samples)
Hops average = 1 (65 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 1 sec (601 sec)
gpgpu_simulation_rate = 412863 (inst/sec)
gpgpu_simulation_rate = 2781 (cycle/sec)
gpgpu_silicon_slowdown = 107874x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 66 '_Z12lud_internalPfii'
Destroy streams for kernel 66: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 66 
gpu_sim_cycle = 6965
gpu_sim_insn = 2380800
gpu_ipc =     341.8234
gpu_tot_sim_cycle = 1678595
gpu_tot_sim_insn = 250511888
gpu_tot_ipc =     149.2390
gpu_tot_issued_cta = 10604
gpu_occupancy = 74.0920% 
gpu_tot_occupancy = 32.0827% 
max_total_param_size = 0
gpu_stall_dramfull = 1091818
gpu_stall_icnt2sh    = 377290
partiton_level_parallism =       0.7981
partiton_level_parallism_total  =       0.3630
partiton_level_parallism_util =       1.5811
partiton_level_parallism_util_total  =       1.7140
L2_BW  =      26.2377 GB/Sec
L2_BW_total  =      11.9228 GB/Sec
gpu_total_sim_rate=413385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4121150
	L1I_total_cache_misses = 71423
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31861
L1D_cache:
	L1D_cache_core[0]: Access = 45410, Miss = 27521, Miss_rate = 0.606, Pending_hits = 2781, Reservation_fails = 19193
	L1D_cache_core[1]: Access = 45153, Miss = 27324, Miss_rate = 0.605, Pending_hits = 3097, Reservation_fails = 19502
	L1D_cache_core[2]: Access = 45970, Miss = 28083, Miss_rate = 0.611, Pending_hits = 2877, Reservation_fails = 20610
	L1D_cache_core[3]: Access = 45361, Miss = 27756, Miss_rate = 0.612, Pending_hits = 3116, Reservation_fails = 18758
	L1D_cache_core[4]: Access = 45586, Miss = 27851, Miss_rate = 0.611, Pending_hits = 2966, Reservation_fails = 20931
	L1D_cache_core[5]: Access = 44831, Miss = 26958, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 25144
	L1D_cache_core[6]: Access = 46368, Miss = 28165, Miss_rate = 0.607, Pending_hits = 2832, Reservation_fails = 18530
	L1D_cache_core[7]: Access = 45905, Miss = 28114, Miss_rate = 0.612, Pending_hits = 2797, Reservation_fails = 18459
	L1D_cache_core[8]: Access = 45839, Miss = 28027, Miss_rate = 0.611, Pending_hits = 2971, Reservation_fails = 19582
	L1D_cache_core[9]: Access = 45741, Miss = 28042, Miss_rate = 0.613, Pending_hits = 2867, Reservation_fails = 23774
	L1D_cache_core[10]: Access = 45692, Miss = 27543, Miss_rate = 0.603, Pending_hits = 2927, Reservation_fails = 16744
	L1D_cache_core[11]: Access = 46112, Miss = 27998, Miss_rate = 0.607, Pending_hits = 2894, Reservation_fails = 19683
	L1D_cache_core[12]: Access = 45666, Miss = 27664, Miss_rate = 0.606, Pending_hits = 2985, Reservation_fails = 18777
	L1D_cache_core[13]: Access = 45666, Miss = 27787, Miss_rate = 0.608, Pending_hits = 2949, Reservation_fails = 19232
	L1D_cache_core[14]: Access = 45395, Miss = 27532, Miss_rate = 0.606, Pending_hits = 3216, Reservation_fails = 18160
	L1D_total_cache_accesses = 684695
	L1D_total_cache_misses = 416365
	L1D_total_cache_miss_rate = 0.6081
	L1D_total_cache_pending_hits = 44318
	L1D_total_cache_reservation_fails = 297079
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 247335
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 296973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4049727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71423
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31861
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176407
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4121150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 220202
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 76715
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31861
ctas_completed 10604, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44058, 21276, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 260679936
gpgpu_n_tot_w_icount = 8146248
gpgpu_n_stall_shd_mem = 464350
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406566
gpgpu_n_mem_write_global = 176407
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132608
gpgpu_n_store_insn = 2822512
gpgpu_n_shmem_insn = 91155504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28046
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1654237	W0_Idle:12502674	W0_Scoreboard:9976553	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4214706	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3252528 {8:406566,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12701304 {72:176407,}
traffic_breakdown_coretomem[INST_ACC_R] = 211264 {8:26408,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65050560 {40:1626264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822512 {8:352814,}
traffic_breakdown_memtocore[INST_ACC_R] = 4225280 {40:105632,}
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	75164 	1106650 	663899 	133300 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24999 	1060 	220 	493833 	31213 	31702 	16207 	8558 	1604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	201154 	234615 	237560 	310249 	767171 	228138 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	128 	1255 	379 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5302      7804      5742      5961      4741      6536      4960      5926      4215      6580      5597      6118      4457      6966      5190
dram[1]:       5625      5725      5779      6474      5130      5107      5585      5406      4407      4566      5078      5396      4666      4692      5251      5443
dram[2]:       5329      8072      5771      8144      4900      5846      5019      6835      4360      5976      5118      7033      4688      6221      5290      7353
dram[3]:       5974      5477      6124      5988      5085      5108      5364      6045      4593      4426      5320      5169      4609      4674      5312      5401
dram[4]:       7716      5304      7578      6016      5982      4776      6433      5201      6010      4317      6451      5868      6026      4686      6704      5517
dram[5]:       5497      5974      5714      6626      4950      5147      5371      5732      4393      4671      4917      5648      4508      4789      5193      5634
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       959       962       808       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1022       924       811       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       825      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169898 n_nop=5115249 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01932
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5152337i bk1: 2748a 5148282i bk2: 1830a 5155235i bk3: 2280a 5152213i bk4: 2232a 5150738i bk5: 2792a 5147053i bk6: 2066a 5151975i bk7: 2620a 5149732i bk8: 2268a 5148503i bk9: 3072a 5145202i bk10: 1696a 5155268i bk11: 2224a 5151376i bk12: 1608a 5155532i bk13: 2224a 5151873i bk14: 1450a 5158897i bk15: 1952a 5156123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019322 
total_CMD = 5169898 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 4957510 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5169898 
n_nop = 5115249 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000916 
CoL_Bus_Util = 0.009661 
Either_Row_CoL_Bus_Util = 0.010571 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.120135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169898 n_nop=5109847 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.0216
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5149643i bk1: 2840a 5147688i bk2: 2138a 5153073i bk3: 2296a 5152651i bk4: 2598a 5147488i bk5: 2848a 5146840i bk6: 2500a 5149331i bk7: 2644a 5148836i bk8: 2994a 5143232i bk9: 3128a 5143393i bk10: 2188a 5150788i bk11: 2232a 5150993i bk12: 1976a 5152085i bk13: 2264a 5150949i bk14: 1786a 5156334i bk15: 1952a 5155558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.021600 
total_CMD = 5169898 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 4941230 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5169898 
n_nop = 5109847 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000821 
CoL_Bus_Util = 0.010800 
Either_Row_CoL_Bus_Util = 0.011616 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.135797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169898 n_nop=5115175 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01934
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5148804i bk1: 2136a 5152511i bk2: 2296a 5152184i bk3: 1812a 5155280i bk4: 2808a 5146719i bk5: 2222a 5150426i bk6: 2640a 5148948i bk7: 2040a 5151787i bk8: 3082a 5144842i bk9: 2266a 5148640i bk10: 2308a 5151211i bk11: 1608a 5155088i bk12: 2228a 5151936i bk13: 1602a 5156235i bk14: 1984a 5155952i bk15: 1416a 5159251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019341 
total_CMD = 5169898 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 4957085 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5169898 
n_nop = 5115175 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000923 
CoL_Bus_Util = 0.009670 
Either_Row_CoL_Bus_Util = 0.010585 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000804 
queue_avg = 0.117723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169898 n_nop=5109887 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02161
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5148152i bk1: 2488a 5150142i bk2: 2320a 5152199i bk3: 2114a 5152908i bk4: 2852a 5146041i bk5: 2616a 5147505i bk6: 2668a 5148277i bk7: 2472a 5149863i bk8: 3128a 5143510i bk9: 3006a 5143116i bk10: 2320a 5151445i bk11: 2100a 5151104i bk12: 2264a 5151216i bk13: 1980a 5152928i bk14: 1984a 5155630i bk15: 1754a 5156390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.021615 
total_CMD = 5169898 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 4941503 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5169898 
n_nop = 5109887 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.010807 
Either_Row_CoL_Bus_Util = 0.011608 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.132136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169898 n_nop=5115550 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01925
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5152697i bk1: 2718a 5148921i bk2: 1844a 5154811i bk3: 2272a 5151483i bk4: 2204a 5151202i bk5: 2800a 5146078i bk6: 2054a 5153022i bk7: 2612a 5148939i bk8: 2236a 5148921i bk9: 3078a 5144523i bk10: 1668a 5155406i bk11: 2220a 5151989i bk12: 1596a 5155292i bk13: 2224a 5151671i bk14: 1450a 5158950i bk15: 1952a 5156448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.019247 
total_CMD = 5169898 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 4959807 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5169898 
n_nop = 5115550 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.009623 
Either_Row_CoL_Bus_Util = 0.010512 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.118008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169898 n_nop=5110429 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02143
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5149958i bk1: 2728a 5148341i bk2: 2132a 5153638i bk3: 2296a 5152380i bk4: 2590a 5147882i bk5: 2820a 5146745i bk6: 2500a 5150054i bk7: 2648a 5148588i bk8: 2972a 5143821i bk9: 3104a 5143803i bk10: 2098a 5151628i bk11: 2232a 5151287i bk12: 1970a 5152853i bk13: 2240a 5151089i bk14: 1782a 5156673i bk15: 1952a 5155714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021432 
total_CMD = 5169898 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 4942783 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5169898 
n_nop = 5110429 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000794 
CoL_Bus_Util = 0.010716 
Either_Row_CoL_Bus_Util = 0.011503 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.130404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157690, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 181018, Miss = 19928, Miss_rate = 0.110, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 168936, Miss = 18980, Miss_rate = 0.112, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 189382, Miss = 20204, Miss_rate = 0.107, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 178968, Miss = 20128, Miss_rate = 0.112, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158116, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 187514, Miss = 20376, Miss_rate = 0.109, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 170778, Miss = 18832, Miss_rate = 0.110, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 155928, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 179698, Miss = 19884, Miss_rate = 0.111, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 169836, Miss = 18846, Miss_rate = 0.111, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 186876, Miss = 20020, Miss_rate = 0.107, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2084740
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1081
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1328972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94236
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1626264
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 352814
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105632
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2084740
icnt_total_pkts_simt_to_mem=785803
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.8303
	minimum = 5
	maximum = 1496
Network latency average = 78.1282
	minimum = 5
	maximum = 1496
Slowest packet = 2674223
Flit latency average = 75.4428
	minimum = 5
	maximum = 1496
Slowest flit = 2849030
Fragmentation average = 0.0130514
	minimum = 0
	maximum = 224
Injected packet rate average = 0.130786
	minimum = 0 (at node 15)
	maximum = 0.407753 (at node 22)
Accepted packet rate average = 0.130786
	minimum = 0 (at node 15)
	maximum = 0.297487 (at node 9)
Injected flit rate average = 0.139294
	minimum = 0 (at node 15)
	maximum = 0.407753 (at node 22)
Accepted flit rate average= 0.139294
	minimum = 0 (at node 15)
	maximum = 0.297487 (at node 9)
Injected packet length average = 1.06505
Accepted packet length average = 1.06505
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.3686 (66 samples)
	minimum = 5 (66 samples)
	maximum = 332.333 (66 samples)
Network latency average = 22.9502 (66 samples)
	minimum = 5 (66 samples)
	maximum = 330.152 (66 samples)
Flit latency average = 22.0528 (66 samples)
	minimum = 5 (66 samples)
	maximum = 329.652 (66 samples)
Fragmentation average = 0.00331959 (66 samples)
	minimum = 0 (66 samples)
	maximum = 76.3636 (66 samples)
Injected packet rate average = 0.0719276 (66 samples)
	minimum = 0.0244892 (66 samples)
	maximum = 0.199493 (66 samples)
Accepted packet rate average = 0.0719276 (66 samples)
	minimum = 0.0242507 (66 samples)
	maximum = 0.11302 (66 samples)
Injected flit rate average = 0.0765965 (66 samples)
	minimum = 0.0317554 (66 samples)
	maximum = 0.199675 (66 samples)
Accepted flit rate average = 0.0765965 (66 samples)
	minimum = 0.032374 (66 samples)
	maximum = 0.11302 (66 samples)
Injected packet size average = 1.06491 (66 samples)
Accepted packet size average = 1.06491 (66 samples)
Hops average = 1 (66 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 6 sec (606 sec)
gpgpu_simulation_rate = 413385 (inst/sec)
gpgpu_simulation_rate = 2769 (cycle/sec)
gpgpu_silicon_slowdown = 108342x
GPGPU-Sim uArch: Shader 12 bind to kernel 67 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 67: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 67 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1704994
gpu_tot_sim_insn = 250531768
gpu_tot_ipc =     146.9400
gpu_tot_issued_cta = 10605
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.0337% 
max_total_param_size = 0
gpu_stall_dramfull = 1091818
gpu_stall_icnt2sh    = 377290
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3574
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7139
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      11.7390 GB/Sec
gpu_total_sim_rate=411382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4122822
	L1I_total_cache_misses = 71435
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31861
L1D_cache:
	L1D_cache_core[0]: Access = 45410, Miss = 27521, Miss_rate = 0.606, Pending_hits = 2781, Reservation_fails = 19193
	L1D_cache_core[1]: Access = 45153, Miss = 27324, Miss_rate = 0.605, Pending_hits = 3097, Reservation_fails = 19502
	L1D_cache_core[2]: Access = 45970, Miss = 28083, Miss_rate = 0.611, Pending_hits = 2877, Reservation_fails = 20610
	L1D_cache_core[3]: Access = 45361, Miss = 27756, Miss_rate = 0.612, Pending_hits = 3116, Reservation_fails = 18758
	L1D_cache_core[4]: Access = 45586, Miss = 27851, Miss_rate = 0.611, Pending_hits = 2966, Reservation_fails = 20931
	L1D_cache_core[5]: Access = 44831, Miss = 26958, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 25144
	L1D_cache_core[6]: Access = 46368, Miss = 28165, Miss_rate = 0.607, Pending_hits = 2832, Reservation_fails = 18530
	L1D_cache_core[7]: Access = 45905, Miss = 28114, Miss_rate = 0.612, Pending_hits = 2797, Reservation_fails = 18459
	L1D_cache_core[8]: Access = 45839, Miss = 28027, Miss_rate = 0.611, Pending_hits = 2971, Reservation_fails = 19582
	L1D_cache_core[9]: Access = 45741, Miss = 28042, Miss_rate = 0.613, Pending_hits = 2867, Reservation_fails = 23774
	L1D_cache_core[10]: Access = 45692, Miss = 27543, Miss_rate = 0.603, Pending_hits = 2927, Reservation_fails = 16744
	L1D_cache_core[11]: Access = 46112, Miss = 27998, Miss_rate = 0.607, Pending_hits = 2894, Reservation_fails = 19683
	L1D_cache_core[12]: Access = 45697, Miss = 27680, Miss_rate = 0.606, Pending_hits = 2985, Reservation_fails = 18777
	L1D_cache_core[13]: Access = 45666, Miss = 27787, Miss_rate = 0.608, Pending_hits = 2949, Reservation_fails = 19232
	L1D_cache_core[14]: Access = 45395, Miss = 27532, Miss_rate = 0.606, Pending_hits = 3216, Reservation_fails = 18160
	L1D_total_cache_accesses = 684726
	L1D_total_cache_misses = 416381
	L1D_total_cache_miss_rate = 0.6081
	L1D_total_cache_pending_hits = 44318
	L1D_total_cache_reservation_fails = 297079
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 247341
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 296973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247251
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051387
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71435
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31861
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176422
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4122822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 220202
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 76715
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31861
ctas_completed 10605, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44058, 21276, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 260774304
gpgpu_n_tot_w_icount = 8149197
gpgpu_n_stall_shd_mem = 464854
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406582
gpgpu_n_mem_write_global = 176422
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132864
gpgpu_n_store_insn = 2822752
gpgpu_n_shmem_insn = 91160200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28046
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1654237	W0_Idle:12532781	W0_Scoreboard:9996293	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:538882	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4217655	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3252656 {8:406582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12702384 {72:176422,}
traffic_breakdown_coretomem[INST_ACC_R] = 211360 {8:26420,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65053120 {40:1626328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822752 {8:352844,}
traffic_breakdown_memtocore[INST_ACC_R] = 4227200 {40:105680,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	75195 	1106713 	663899 	133300 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25011 	1060 	220 	493864 	31213 	31702 	16207 	8558 	1604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	201248 	234615 	237560 	310249 	767171 	228138 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	128 	1265 	379 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5302      7804      5742      5961      4741      6536      4960      5926      4215      6580      5597      6118      4457      6966      5190
dram[1]:       5625      5725      5779      6474      5130      5107      5585      5406      4407      4566      5078      5396      4669      4692      5254      5443
dram[2]:       5329      8072      5771      8144      4900      5846      5019      6835      4360      5976      5118      7033      4688      6221      5290      7353
dram[3]:       5974      5477      6124      5988      5085      5108      5364      6045      4593      4426      5320      5169      4609      4677      5312      5403
dram[4]:       7716      5304      7578      6016      5982      4776      6433      5201      6010      4317      6451      5868      6026      4686      6704      5517
dram[5]:       5497      5974      5714      6626      4950      5147      5371      5732      4393      4671      4917      5648      4510      4789      5196      5634
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       959       962       808       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1022       924       811       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       825      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251204 n_nop=5196555 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01902
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5233643i bk1: 2748a 5229588i bk2: 1830a 5236541i bk3: 2280a 5233519i bk4: 2232a 5232044i bk5: 2792a 5228359i bk6: 2066a 5233281i bk7: 2620a 5231038i bk8: 2268a 5229809i bk9: 3072a 5226508i bk10: 1696a 5236574i bk11: 2224a 5232682i bk12: 1608a 5236838i bk13: 2224a 5233179i bk14: 1450a 5240203i bk15: 1952a 5237429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019023 
total_CMD = 5251204 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5038816 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5251204 
n_nop = 5196555 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000902 
CoL_Bus_Util = 0.009512 
Either_Row_CoL_Bus_Util = 0.010407 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.118275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251204 n_nop=5191153 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02127
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5230949i bk1: 2840a 5228994i bk2: 2138a 5234379i bk3: 2296a 5233957i bk4: 2598a 5228794i bk5: 2848a 5228146i bk6: 2500a 5230637i bk7: 2644a 5230142i bk8: 2994a 5224538i bk9: 3128a 5224699i bk10: 2188a 5232094i bk11: 2232a 5232299i bk12: 1976a 5233391i bk13: 2264a 5232255i bk14: 1786a 5237640i bk15: 1952a 5236864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.021266 
total_CMD = 5251204 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5022536 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5251204 
n_nop = 5191153 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000808 
CoL_Bus_Util = 0.010633 
Either_Row_CoL_Bus_Util = 0.011436 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.133695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133695
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251204 n_nop=5196481 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01904
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5230110i bk1: 2136a 5233817i bk2: 2296a 5233490i bk3: 1812a 5236586i bk4: 2808a 5228025i bk5: 2222a 5231732i bk6: 2640a 5230254i bk7: 2040a 5233093i bk8: 3082a 5226148i bk9: 2266a 5229946i bk10: 2308a 5232517i bk11: 1608a 5236394i bk12: 2228a 5233242i bk13: 1602a 5237541i bk14: 1984a 5237258i bk15: 1416a 5240557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019041 
total_CMD = 5251204 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5038391 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5251204 
n_nop = 5196481 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000909 
CoL_Bus_Util = 0.009521 
Either_Row_CoL_Bus_Util = 0.010421 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.115901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251204 n_nop=5191193 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02128
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5229458i bk1: 2488a 5231448i bk2: 2320a 5233505i bk3: 2114a 5234214i bk4: 2852a 5227347i bk5: 2616a 5228811i bk6: 2668a 5229583i bk7: 2472a 5231169i bk8: 3128a 5224816i bk9: 3006a 5224422i bk10: 2320a 5232751i bk11: 2100a 5232410i bk12: 2264a 5232522i bk13: 1980a 5234234i bk14: 1984a 5236936i bk15: 1754a 5237696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.021280 
total_CMD = 5251204 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5022809 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5251204 
n_nop = 5191193 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000792 
CoL_Bus_Util = 0.010640 
Either_Row_CoL_Bus_Util = 0.011428 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.130090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251204 n_nop=5196856 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01895
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5234003i bk1: 2718a 5230227i bk2: 1844a 5236117i bk3: 2272a 5232789i bk4: 2204a 5232508i bk5: 2800a 5227384i bk6: 2054a 5234328i bk7: 2612a 5230245i bk8: 2236a 5230227i bk9: 3078a 5225829i bk10: 1668a 5236712i bk11: 2220a 5233295i bk12: 1596a 5236598i bk13: 2224a 5232977i bk14: 1450a 5240256i bk15: 1952a 5237754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.018949 
total_CMD = 5251204 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5041113 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5251204 
n_nop = 5196856 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000882 
CoL_Bus_Util = 0.009474 
Either_Row_CoL_Bus_Util = 0.010350 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.116181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116181
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251204 n_nop=5191735 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.0211
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5231264i bk1: 2728a 5229647i bk2: 2132a 5234944i bk3: 2296a 5233686i bk4: 2590a 5229188i bk5: 2820a 5228051i bk6: 2500a 5231360i bk7: 2648a 5229894i bk8: 2972a 5225127i bk9: 3104a 5225109i bk10: 2098a 5232934i bk11: 2232a 5232593i bk12: 1970a 5234159i bk13: 2240a 5232395i bk14: 1782a 5237979i bk15: 1952a 5237020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021100 
total_CMD = 5251204 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5024089 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5251204 
n_nop = 5191735 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000782 
CoL_Bus_Util = 0.010550 
Either_Row_CoL_Bus_Util = 0.011325 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.128385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128385

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157698, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 181018, Miss = 19928, Miss_rate = 0.110, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 168978, Miss = 18980, Miss_rate = 0.112, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 189382, Miss = 20204, Miss_rate = 0.107, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 178976, Miss = 20128, Miss_rate = 0.112, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158116, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 187522, Miss = 20376, Miss_rate = 0.109, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 170808, Miss = 18832, Miss_rate = 0.110, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 155936, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 179698, Miss = 19884, Miss_rate = 0.111, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 169874, Miss = 18846, Miss_rate = 0.111, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 186876, Miss = 20020, Miss_rate = 0.107, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2084882
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1081
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1329036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94284
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1626328
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 352844
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105680
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2084882
icnt_total_pkts_simt_to_mem=785861
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2694272
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2870543
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 12)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 12)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 12)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0841 (67 samples)
	minimum = 5 (67 samples)
	maximum = 327.552 (67 samples)
Network latency average = 22.6835 (67 samples)
	minimum = 5 (67 samples)
	maximum = 325.313 (67 samples)
Flit latency average = 21.7983 (67 samples)
	minimum = 5 (67 samples)
	maximum = 324.806 (67 samples)
Fragmentation average = 0.00327004 (67 samples)
	minimum = 0 (67 samples)
	maximum = 75.2239 (67 samples)
Injected packet rate average = 0.0708579 (67 samples)
	minimum = 0.0241237 (67 samples)
	maximum = 0.19654 (67 samples)
Accepted packet rate average = 0.0708579 (67 samples)
	minimum = 0.0238888 (67 samples)
	maximum = 0.111414 (67 samples)
Injected flit rate average = 0.0754575 (67 samples)
	minimum = 0.0312814 (67 samples)
	maximum = 0.196727 (67 samples)
Accepted flit rate average = 0.0754575 (67 samples)
	minimum = 0.0318908 (67 samples)
	maximum = 0.111414 (67 samples)
Injected packet size average = 1.06491 (67 samples)
Accepted packet size average = 1.06491 (67 samples)
Hops average = 1 (67 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 411382 (inst/sec)
gpgpu_simulation_rate = 2799 (cycle/sec)
gpgpu_silicon_slowdown = 107181x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 68 '_Z13lud_perimeterPfii'
Destroy streams for kernel 68: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 68 
gpu_sim_cycle = 25291
gpu_sim_insn = 177120
gpu_ipc =       7.0033
gpu_tot_sim_cycle = 1730285
gpu_tot_sim_insn = 250708888
gpu_tot_ipc =     144.8946
gpu_tot_issued_cta = 10614
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.6218% 
max_total_param_size = 0
gpu_stall_dramfull = 1091818
gpu_stall_icnt2sh    = 377290
partiton_level_parallism =       0.0552
partiton_level_parallism_total  =       0.3530
partiton_level_parallism_util =       1.0153
partiton_level_parallism_util_total  =       1.7112
L2_BW  =       1.9093 GB/Sec
L2_BW_total  =      11.5953 GB/Sec
gpu_total_sim_rate=409655

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128312
	L1I_total_cache_misses = 72137
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31861
L1D_cache:
	L1D_cache_core[0]: Access = 45489, Miss = 27569, Miss_rate = 0.606, Pending_hits = 2781, Reservation_fails = 19193
	L1D_cache_core[1]: Access = 45232, Miss = 27372, Miss_rate = 0.605, Pending_hits = 3097, Reservation_fails = 19502
	L1D_cache_core[2]: Access = 46049, Miss = 28131, Miss_rate = 0.611, Pending_hits = 2877, Reservation_fails = 20610
	L1D_cache_core[3]: Access = 45440, Miss = 27804, Miss_rate = 0.612, Pending_hits = 3116, Reservation_fails = 18758
	L1D_cache_core[4]: Access = 45665, Miss = 27899, Miss_rate = 0.611, Pending_hits = 2966, Reservation_fails = 20931
	L1D_cache_core[5]: Access = 44910, Miss = 27006, Miss_rate = 0.601, Pending_hits = 3043, Reservation_fails = 25144
	L1D_cache_core[6]: Access = 46447, Miss = 28213, Miss_rate = 0.607, Pending_hits = 2832, Reservation_fails = 18530
	L1D_cache_core[7]: Access = 45905, Miss = 28114, Miss_rate = 0.612, Pending_hits = 2797, Reservation_fails = 18459
	L1D_cache_core[8]: Access = 45839, Miss = 28027, Miss_rate = 0.611, Pending_hits = 2971, Reservation_fails = 19582
	L1D_cache_core[9]: Access = 45741, Miss = 28042, Miss_rate = 0.613, Pending_hits = 2867, Reservation_fails = 23774
	L1D_cache_core[10]: Access = 45692, Miss = 27543, Miss_rate = 0.603, Pending_hits = 2927, Reservation_fails = 16744
	L1D_cache_core[11]: Access = 46112, Miss = 27998, Miss_rate = 0.607, Pending_hits = 2894, Reservation_fails = 19683
	L1D_cache_core[12]: Access = 45697, Miss = 27680, Miss_rate = 0.606, Pending_hits = 2985, Reservation_fails = 18777
	L1D_cache_core[13]: Access = 45745, Miss = 27819, Miss_rate = 0.608, Pending_hits = 2949, Reservation_fails = 19232
	L1D_cache_core[14]: Access = 45474, Miss = 27580, Miss_rate = 0.607, Pending_hits = 3216, Reservation_fails = 18160
	L1D_total_cache_accesses = 685437
	L1D_total_cache_misses = 416797
	L1D_total_cache_miss_rate = 0.6081
	L1D_total_cache_pending_hits = 44318
	L1D_total_cache_reservation_fails = 297079
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 247422
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 296973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247332
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4056175
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72137
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31861
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176701
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 220202
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 76715
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31861
ctas_completed 10614, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45264, 21276, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 261121632
gpgpu_n_tot_w_icount = 8160051
gpgpu_n_stall_shd_mem = 466870
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406998
gpgpu_n_mem_write_global = 176701
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8139776
gpgpu_n_store_insn = 2827216
gpgpu_n_shmem_insn = 91217512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7871136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28046
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1654696	W0_Idle:12861719	W0_Scoreboard:10106888	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549884
single_issue_nums: WS0:4228509	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3255984 {8:406998,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12722472 {72:176701,}
traffic_breakdown_coretomem[INST_ACC_R] = 216976 {8:27122,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65119680 {40:1627992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2827216 {8:353402,}
traffic_breakdown_memtocore[INST_ACC_R] = 4339520 {40:108488,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 262 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	75889 	1108241 	663899 	133300 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25705 	1068 	220 	494559 	31213 	31702 	16207 	8558 	1604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	203470 	234615 	237560 	310249 	767171 	228138 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	137 	1287 	379 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5302      7804      5742      5961      4741      6536      4960      5926      4215      6580      5597      6118      4464      6966      5201
dram[1]:       5632      5725      5785      6474      5135      5107      5591      5406      4412      4566      5081      5396      4685      4698      5278      5454
dram[2]:       5329      8072      5771      8144      4900      5846      5019      6835      4360      5976      5118      7033      4696      6221      5300      7353
dram[3]:       5974      5483      6124      5995      5085      5113      5364      6051      4593      4431      5320      5170      4618      4693      5323      5422
dram[4]:       7716      5304      7578      6016      5982      4776      6433      5201      6010      4317      6451      5868      6026      4696      6704      5525
dram[5]:       5503      5974      5721      6626      4956      5147      5376      5732      4397      4671      4919      5648      4521      4798      5221      5642
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       959       962       808       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1022       924       811       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       825      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329098 n_nop=5274449 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01875
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5311537i bk1: 2748a 5307482i bk2: 1830a 5314435i bk3: 2280a 5311413i bk4: 2232a 5309938i bk5: 2792a 5306253i bk6: 2066a 5311175i bk7: 2620a 5308932i bk8: 2268a 5307703i bk9: 3072a 5304402i bk10: 1696a 5314468i bk11: 2224a 5310576i bk12: 1608a 5314732i bk13: 2224a 5311073i bk14: 1450a 5318097i bk15: 1952a 5315323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018745 
total_CMD = 5329098 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5116710 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5329098 
n_nop = 5274449 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000889 
CoL_Bus_Util = 0.009373 
Either_Row_CoL_Bus_Util = 0.010255 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.116546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116546
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329098 n_nop=5269047 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02096
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5308843i bk1: 2840a 5306888i bk2: 2138a 5312273i bk3: 2296a 5311851i bk4: 2598a 5306688i bk5: 2848a 5306040i bk6: 2500a 5308531i bk7: 2644a 5308036i bk8: 2994a 5302432i bk9: 3128a 5302593i bk10: 2188a 5309988i bk11: 2232a 5310193i bk12: 1976a 5311285i bk13: 2264a 5310149i bk14: 1786a 5315534i bk15: 1952a 5314758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.020955 
total_CMD = 5329098 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5100430 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5329098 
n_nop = 5269047 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000796 
CoL_Bus_Util = 0.010478 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.131741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329098 n_nop=5274375 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01876
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5308004i bk1: 2136a 5311711i bk2: 2296a 5311384i bk3: 1812a 5314480i bk4: 2808a 5305919i bk5: 2222a 5309626i bk6: 2640a 5308148i bk7: 2040a 5310987i bk8: 3082a 5304042i bk9: 2266a 5307840i bk10: 2308a 5310411i bk11: 1608a 5314288i bk12: 2228a 5311136i bk13: 1602a 5315435i bk14: 1984a 5315152i bk15: 1416a 5318451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018763 
total_CMD = 5329098 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5116285 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5329098 
n_nop = 5274375 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000895 
CoL_Bus_Util = 0.009382 
Either_Row_CoL_Bus_Util = 0.010269 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.114207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114207
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329098 n_nop=5269087 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02097
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5307352i bk1: 2488a 5309342i bk2: 2320a 5311399i bk3: 2114a 5312108i bk4: 2852a 5305241i bk5: 2616a 5306705i bk6: 2668a 5307477i bk7: 2472a 5309063i bk8: 3128a 5302710i bk9: 3006a 5302316i bk10: 2320a 5310645i bk11: 2100a 5310304i bk12: 2264a 5310416i bk13: 1980a 5312128i bk14: 1984a 5314830i bk15: 1754a 5315590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.020969 
total_CMD = 5329098 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5100703 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5329098 
n_nop = 5269087 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000781 
CoL_Bus_Util = 0.010485 
Either_Row_CoL_Bus_Util = 0.011261 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.128189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329098 n_nop=5274750 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01867
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5311897i bk1: 2718a 5308121i bk2: 1844a 5314011i bk3: 2272a 5310683i bk4: 2204a 5310402i bk5: 2800a 5305278i bk6: 2054a 5312222i bk7: 2612a 5308139i bk8: 2236a 5308121i bk9: 3078a 5303723i bk10: 1668a 5314606i bk11: 2220a 5311189i bk12: 1596a 5314492i bk13: 2224a 5310871i bk14: 1450a 5318150i bk15: 1952a 5315648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.018672 
total_CMD = 5329098 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5119007 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5329098 
n_nop = 5274750 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000869 
CoL_Bus_Util = 0.009336 
Either_Row_CoL_Bus_Util = 0.010198 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.114483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329098 n_nop=5269629 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02079
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5309158i bk1: 2728a 5307541i bk2: 2132a 5312838i bk3: 2296a 5311580i bk4: 2590a 5307082i bk5: 2820a 5305945i bk6: 2500a 5309254i bk7: 2648a 5307788i bk8: 2972a 5303021i bk9: 3104a 5303003i bk10: 2098a 5310828i bk11: 2232a 5310487i bk12: 1970a 5312053i bk13: 2240a 5310289i bk14: 1782a 5315873i bk15: 1952a 5314914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020792 
total_CMD = 5329098 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5101983 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5329098 
n_nop = 5269629 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000770 
CoL_Bus_Util = 0.010396 
Either_Row_CoL_Bus_Util = 0.011159 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.126508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157950, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 181426, Miss = 19928, Miss_rate = 0.110, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 169708, Miss = 18980, Miss_rate = 0.112, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 189790, Miss = 20204, Miss_rate = 0.106, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 179328, Miss = 20128, Miss_rate = 0.112, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158332, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 187874, Miss = 20376, Miss_rate = 0.108, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 171502, Miss = 18832, Miss_rate = 0.110, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156152, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 180034, Miss = 19884, Miss_rate = 0.110, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 170604, Miss = 18846, Miss_rate = 0.110, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 187212, Miss = 20020, Miss_rate = 0.107, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2089912
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1078
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1330700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97092
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1627992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 353402
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108488
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2089912
icnt_total_pkts_simt_to_mem=787537
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04901
	minimum = 5
	maximum = 13
Network latency average = 5.04901
	minimum = 5
	maximum = 13
Slowest packet = 2694327
Flit latency average = 5.00537
	minimum = 5
	maximum = 13
Slowest flit = 2870749
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00941193
	minimum = 0 (at node 7)
	maximum = 0.028864 (at node 17)
Accepted packet rate average = 0.00941193
	minimum = 0 (at node 7)
	maximum = 0.0223795 (at node 0)
Injected flit rate average = 0.0098205
	minimum = 0 (at node 7)
	maximum = 0.028864 (at node 17)
Accepted flit rate average= 0.0098205
	minimum = 0 (at node 7)
	maximum = 0.0223795 (at node 0)
Injected packet length average = 1.04341
Accepted packet length average = 1.04341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.8041 (68 samples)
	minimum = 5 (68 samples)
	maximum = 322.926 (68 samples)
Network latency average = 22.4242 (68 samples)
	minimum = 5 (68 samples)
	maximum = 320.721 (68 samples)
Flit latency average = 21.5514 (68 samples)
	minimum = 5 (68 samples)
	maximum = 320.221 (68 samples)
Fragmentation average = 0.00322196 (68 samples)
	minimum = 0 (68 samples)
	maximum = 74.1176 (68 samples)
Injected packet rate average = 0.0699543 (68 samples)
	minimum = 0.023769 (68 samples)
	maximum = 0.194074 (68 samples)
Accepted packet rate average = 0.0699543 (68 samples)
	minimum = 0.0235375 (68 samples)
	maximum = 0.110104 (68 samples)
Injected flit rate average = 0.0744922 (68 samples)
	minimum = 0.0308214 (68 samples)
	maximum = 0.194259 (68 samples)
Accepted flit rate average = 0.0744922 (68 samples)
	minimum = 0.0314218 (68 samples)
	maximum = 0.110104 (68 samples)
Injected packet size average = 1.06487 (68 samples)
Accepted packet size average = 1.06487 (68 samples)
Hops average = 1 (68 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 12 sec (612 sec)
gpgpu_simulation_rate = 409655 (inst/sec)
gpgpu_simulation_rate = 2827 (cycle/sec)
gpgpu_silicon_slowdown = 106119x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 69 '_Z12lud_internalPfii'
Destroy streams for kernel 69: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 69 
gpu_sim_cycle = 5516
gpu_sim_insn = 1928448
gpu_ipc =     349.6099
gpu_tot_sim_cycle = 1735801
gpu_tot_sim_insn = 252637336
gpu_tot_ipc =     145.5451
gpu_tot_issued_cta = 10695
gpu_occupancy = 72.5651% 
gpu_tot_occupancy = 31.8197% 
max_total_param_size = 0
gpu_stall_dramfull = 1115323
gpu_stall_icnt2sh    = 383091
partiton_level_parallism =       0.8889
partiton_level_parallism_total  =       0.3547
partiton_level_parallism_util =       1.6497
partiton_level_parallism_util_total  =       1.7107
L2_BW  =      29.6215 GB/Sec
L2_BW_total  =      11.6526 GB/Sec
gpu_total_sim_rate=410125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4158768
	L1I_total_cache_misses = 73331
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 45809, Miss = 27809, Miss_rate = 0.607, Pending_hits = 2781, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 45552, Miss = 27552, Miss_rate = 0.605, Pending_hits = 3129, Reservation_fails = 19710
	L1D_cache_core[2]: Access = 46369, Miss = 28364, Miss_rate = 0.612, Pending_hits = 2877, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 45760, Miss = 28038, Miss_rate = 0.613, Pending_hits = 3116, Reservation_fails = 19828
	L1D_cache_core[4]: Access = 45985, Miss = 28075, Miss_rate = 0.611, Pending_hits = 2998, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45230, Miss = 27245, Miss_rate = 0.602, Pending_hits = 3043, Reservation_fails = 26593
	L1D_cache_core[6]: Access = 46767, Miss = 28453, Miss_rate = 0.608, Pending_hits = 2832, Reservation_fails = 19597
	L1D_cache_core[7]: Access = 46353, Miss = 28399, Miss_rate = 0.613, Pending_hits = 2799, Reservation_fails = 18701
	L1D_cache_core[8]: Access = 46159, Miss = 28267, Miss_rate = 0.612, Pending_hits = 2971, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46189, Miss = 28373, Miss_rate = 0.614, Pending_hits = 2871, Reservation_fails = 24748
	L1D_cache_core[10]: Access = 46140, Miss = 27811, Miss_rate = 0.603, Pending_hits = 2928, Reservation_fails = 16828
	L1D_cache_core[11]: Access = 46432, Miss = 28238, Miss_rate = 0.608, Pending_hits = 2894, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46017, Miss = 27920, Miss_rate = 0.607, Pending_hits = 2985, Reservation_fails = 20421
	L1D_cache_core[13]: Access = 46065, Miss = 28011, Miss_rate = 0.608, Pending_hits = 2981, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 45794, Miss = 27820, Miss_rate = 0.608, Pending_hits = 3216, Reservation_fails = 19554
	L1D_total_cache_accesses = 690621
	L1D_total_cache_misses = 420375
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 44421
	L1D_total_cache_reservation_fails = 311290
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 249366
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 311184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249276
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4085437
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73331
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 177997
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4158768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 228125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83003
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10695, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45357, 21369, 12927, 12927, 12927, 12927, 12927, 12927, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 263050080
gpgpu_n_tot_w_icount = 8220315
gpgpu_n_stall_shd_mem = 474359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410556
gpgpu_n_mem_write_global = 177997
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8201984
gpgpu_n_store_insn = 2847952
gpgpu_n_shmem_insn = 91922536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677847	W0_Idle:12876803	W0_Scoreboard:10167641	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4258641	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3284448 {8:410556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12815784 {72:177997,}
traffic_breakdown_coretomem[INST_ACC_R] = 217368 {8:27171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65688960 {40:1642224,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2847952 {8:355994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4347360 {40:108684,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	76286 	1113171 	672637 	136059 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25731 	1078 	222 	497432 	31616 	32168 	16877 	8998 	1617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204123 	235759 	238398 	311176 	777980 	230591 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	138 	1289 	387 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5350      7804      5789      5961      4789      6536      5007      5926      4262      6580      5620      6118      4542      6966      5366
dram[1]:       5791      5767      5951      6522      5290      5169      5735      5465      4520      4620      5115      5428      4698      4758      5414      5612
dram[2]:       5376      8072      5819      8144      4944      5846      5063      6835      4408      5976      5141      7033      4819      6221      5472      7353
dram[3]:       6021      5645      6174      6152      5147      5267      5420      6201      4646      4543      5351      5194      4735      4705      5516      5578
dram[4]:       7716      5348      7578      6059      5982      4816      6433      5245      6010      4359      6451      5881      6026      4810      6704      5644
dram[5]:       5639      6019      5866      6670      5078      5209      5499      5788      4487      4722      4944      5669      4529      4908      5338      5787
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       985       962       943       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1022       924       962       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       831      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346085 n_nop=5291436 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01869
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5328524i bk1: 2748a 5324469i bk2: 1830a 5331422i bk3: 2280a 5328400i bk4: 2232a 5326925i bk5: 2792a 5323240i bk6: 2066a 5328162i bk7: 2620a 5325919i bk8: 2268a 5324690i bk9: 3072a 5321389i bk10: 1696a 5331455i bk11: 2224a 5327563i bk12: 1608a 5331719i bk13: 2224a 5328060i bk14: 1450a 5335084i bk15: 1952a 5332310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018685 
total_CMD = 5346085 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5133697 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5346085 
n_nop = 5291436 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000886 
CoL_Bus_Util = 0.009343 
Either_Row_CoL_Bus_Util = 0.010222 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.116176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346085 n_nop=5286034 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02089
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5325830i bk1: 2840a 5323875i bk2: 2138a 5329260i bk3: 2296a 5328838i bk4: 2598a 5323675i bk5: 2848a 5323027i bk6: 2500a 5325518i bk7: 2644a 5325023i bk8: 2994a 5319419i bk9: 3128a 5319580i bk10: 2188a 5326975i bk11: 2232a 5327180i bk12: 1976a 5328272i bk13: 2264a 5327136i bk14: 1786a 5332521i bk15: 1952a 5331745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.020889 
total_CMD = 5346085 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5117417 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5346085 
n_nop = 5286034 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000793 
CoL_Bus_Util = 0.010444 
Either_Row_CoL_Bus_Util = 0.011233 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.131322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131322
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346085 n_nop=5291362 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.0187
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5324991i bk1: 2136a 5328698i bk2: 2296a 5328371i bk3: 1812a 5331467i bk4: 2808a 5322906i bk5: 2222a 5326613i bk6: 2640a 5325135i bk7: 2040a 5327974i bk8: 3082a 5321029i bk9: 2266a 5324827i bk10: 2308a 5327398i bk11: 1608a 5331275i bk12: 2228a 5328123i bk13: 1602a 5332422i bk14: 1984a 5332139i bk15: 1416a 5335438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018703 
total_CMD = 5346085 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5133272 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5346085 
n_nop = 5291362 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000893 
CoL_Bus_Util = 0.009352 
Either_Row_CoL_Bus_Util = 0.010236 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.113844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346085 n_nop=5286074 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.0209
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5324339i bk1: 2488a 5326329i bk2: 2320a 5328386i bk3: 2114a 5329095i bk4: 2852a 5322228i bk5: 2616a 5323692i bk6: 2668a 5324464i bk7: 2472a 5326050i bk8: 3128a 5319697i bk9: 3006a 5319303i bk10: 2320a 5327632i bk11: 2100a 5327291i bk12: 2264a 5327403i bk13: 1980a 5329115i bk14: 1984a 5331817i bk15: 1754a 5332577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.020902 
total_CMD = 5346085 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5117690 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5346085 
n_nop = 5286074 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000778 
CoL_Bus_Util = 0.010451 
Either_Row_CoL_Bus_Util = 0.011225 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.127782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127782
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346085 n_nop=5291737 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01861
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5328884i bk1: 2718a 5325108i bk2: 1844a 5330998i bk3: 2272a 5327670i bk4: 2204a 5327389i bk5: 2800a 5322265i bk6: 2054a 5329209i bk7: 2612a 5325126i bk8: 2236a 5325108i bk9: 3078a 5320710i bk10: 1668a 5331593i bk11: 2220a 5328176i bk12: 1596a 5331479i bk13: 2224a 5327858i bk14: 1450a 5335137i bk15: 1952a 5332635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.018612 
total_CMD = 5346085 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5135994 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5346085 
n_nop = 5291737 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000866 
CoL_Bus_Util = 0.009306 
Either_Row_CoL_Bus_Util = 0.010166 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.114119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346085 n_nop=5286616 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02073
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5326145i bk1: 2728a 5324528i bk2: 2132a 5329825i bk3: 2296a 5328567i bk4: 2590a 5324069i bk5: 2820a 5322932i bk6: 2500a 5326241i bk7: 2648a 5324775i bk8: 2972a 5320008i bk9: 3104a 5319990i bk10: 2098a 5327815i bk11: 2232a 5327474i bk12: 1970a 5329040i bk13: 2240a 5327276i bk14: 1782a 5332860i bk15: 1952a 5331901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020725 
total_CMD = 5346085 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5118970 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5346085 
n_nop = 5286616 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000768 
CoL_Bus_Util = 0.010363 
Either_Row_CoL_Bus_Util = 0.011124 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000589 
queue_avg = 0.126106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126106

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157950, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 183230, Miss = 19928, Miss_rate = 0.109, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 171608, Miss = 18980, Miss_rate = 0.111, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 191622, Miss = 20204, Miss_rate = 0.105, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 181248, Miss = 20128, Miss_rate = 0.111, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158408, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 189826, Miss = 20376, Miss_rate = 0.107, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 173470, Miss = 18832, Miss_rate = 0.109, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156152, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 181878, Miss = 19884, Miss_rate = 0.109, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 172496, Miss = 18846, Miss_rate = 0.109, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 189044, Miss = 20020, Miss_rate = 0.106, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2106932
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1069
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1344932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1642224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 355994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108684
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2106932
icnt_total_pkts_simt_to_mem=793736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.8446
	minimum = 5
	maximum = 860
Network latency average = 76.2035
	minimum = 5
	maximum = 859
Slowest packet = 2708999
Flit latency average = 73.7381
	minimum = 5
	maximum = 858
Slowest flit = 2885705
Fragmentation average = 0.0222141
	minimum = 0
	maximum = 216
Injected packet rate average = 0.147201
	minimum = 0 (at node 15)
	maximum = 0.35678 (at node 22)
Accepted packet rate average = 0.147201
	minimum = 0 (at node 15)
	maximum = 0.277737 (at node 9)
Injected flit rate average = 0.155903
	minimum = 0 (at node 15)
	maximum = 0.35678 (at node 22)
Accepted flit rate average= 0.155903
	minimum = 0 (at node 15)
	maximum = 0.277737 (at node 9)
Injected packet length average = 1.05912
Accepted packet length average = 1.05912
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6598 (69 samples)
	minimum = 5 (69 samples)
	maximum = 330.71 (69 samples)
Network latency average = 23.2036 (69 samples)
	minimum = 5 (69 samples)
	maximum = 328.522 (69 samples)
Flit latency average = 22.3077 (69 samples)
	minimum = 5 (69 samples)
	maximum = 328.014 (69 samples)
Fragmentation average = 0.0034972 (69 samples)
	minimum = 0 (69 samples)
	maximum = 76.1739 (69 samples)
Injected packet rate average = 0.0710738 (69 samples)
	minimum = 0.0234245 (69 samples)
	maximum = 0.196432 (69 samples)
Accepted packet rate average = 0.0710738 (69 samples)
	minimum = 0.0231963 (69 samples)
	maximum = 0.112534 (69 samples)
Injected flit rate average = 0.0756721 (69 samples)
	minimum = 0.0303747 (69 samples)
	maximum = 0.196614 (69 samples)
Accepted flit rate average = 0.0756721 (69 samples)
	minimum = 0.0309664 (69 samples)
	maximum = 0.112534 (69 samples)
Injected packet size average = 1.0647 (69 samples)
Accepted packet size average = 1.0647 (69 samples)
Hops average = 1 (69 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 16 sec (616 sec)
gpgpu_simulation_rate = 410125 (inst/sec)
gpgpu_simulation_rate = 2817 (cycle/sec)
gpgpu_silicon_slowdown = 106496x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 70 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 70: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 70 
gpu_sim_cycle = 25613
gpu_sim_insn = 19880
gpu_ipc =       0.7762
gpu_tot_sim_cycle = 1761414
gpu_tot_sim_insn = 252657216
gpu_tot_ipc =     143.4400
gpu_tot_issued_cta = 10696
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.7735% 
max_total_param_size = 0
gpu_stall_dramfull = 1115323
gpu_stall_icnt2sh    = 383091
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.3496
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7106
L2_BW  =       0.0442 GB/Sec
L2_BW_total  =      11.4838 GB/Sec
gpu_total_sim_rate=408169

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160440
	L1I_total_cache_misses = 73337
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 45809, Miss = 27809, Miss_rate = 0.607, Pending_hits = 2781, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 45552, Miss = 27552, Miss_rate = 0.605, Pending_hits = 3129, Reservation_fails = 19710
	L1D_cache_core[2]: Access = 46369, Miss = 28364, Miss_rate = 0.612, Pending_hits = 2877, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 45760, Miss = 28038, Miss_rate = 0.613, Pending_hits = 3116, Reservation_fails = 19828
	L1D_cache_core[4]: Access = 45985, Miss = 28075, Miss_rate = 0.611, Pending_hits = 2998, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45230, Miss = 27245, Miss_rate = 0.602, Pending_hits = 3043, Reservation_fails = 26593
	L1D_cache_core[6]: Access = 46767, Miss = 28453, Miss_rate = 0.608, Pending_hits = 2832, Reservation_fails = 19597
	L1D_cache_core[7]: Access = 46353, Miss = 28399, Miss_rate = 0.613, Pending_hits = 2799, Reservation_fails = 18701
	L1D_cache_core[8]: Access = 46159, Miss = 28267, Miss_rate = 0.612, Pending_hits = 2971, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46189, Miss = 28373, Miss_rate = 0.614, Pending_hits = 2871, Reservation_fails = 24748
	L1D_cache_core[10]: Access = 46171, Miss = 27827, Miss_rate = 0.603, Pending_hits = 2928, Reservation_fails = 16828
	L1D_cache_core[11]: Access = 46432, Miss = 28238, Miss_rate = 0.608, Pending_hits = 2894, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46017, Miss = 27920, Miss_rate = 0.607, Pending_hits = 2985, Reservation_fails = 20421
	L1D_cache_core[13]: Access = 46065, Miss = 28011, Miss_rate = 0.608, Pending_hits = 2981, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 45794, Miss = 27820, Miss_rate = 0.608, Pending_hits = 3216, Reservation_fails = 19554
	L1D_total_cache_accesses = 690652
	L1D_total_cache_misses = 420391
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 44421
	L1D_total_cache_reservation_fails = 311290
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 249372
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 311184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249282
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4087103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512640
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 178012
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4160440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 228125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83003
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45357, 21369, 12927, 12927, 12927, 12927, 12927, 12927, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 263144448
gpgpu_n_tot_w_icount = 8223264
gpgpu_n_stall_shd_mem = 474863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410572
gpgpu_n_mem_write_global = 178012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8202240
gpgpu_n_store_insn = 2848192
gpgpu_n_shmem_insn = 91927232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 115136
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677847	W0_Idle:12905302	W0_Scoreboard:10187417	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:549804	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4261590	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3284576 {8:410572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12816864 {72:178012,}
traffic_breakdown_coretomem[INST_ACC_R] = 217416 {8:27177,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65691520 {40:1642288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2848192 {8:356024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4348320 {40:108708,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	76317 	1113234 	672637 	136059 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25737 	1078 	222 	497463 	31616 	32168 	16877 	8998 	1617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204217 	235759 	238398 	311176 	777980 	230591 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	140 	1297 	387 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5350      7804      5789      5961      4789      6536      5007      5926      4262      6580      5620      6118      4542      6966      5366
dram[1]:       5791      5767      5951      6522      5290      5169      5735      5465      4520      4620      5115      5428      4698      4758      5419      5612
dram[2]:       5376      8072      5819      8144      4944      5846      5063      6835      4408      5976      5141      7033      4819      6221      5472      7353
dram[3]:       6021      5645      6174      6152      5147      5267      5420      6201      4646      4543      5351      5194      4735      4705      5516      5584
dram[4]:       7716      5348      7578      6059      5982      4816      6433      5245      6010      4359      6451      5881      6026      4810      6704      5644
dram[5]:       5639      6019      5866      6670      5078      5209      5499      5788      4487      4722      4944      5669      4529      4908      5343      5787
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       985       962       943       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1022       924       962       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       831      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5424970 n_nop=5370321 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01841
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5407409i bk1: 2748a 5403354i bk2: 1830a 5410307i bk3: 2280a 5407285i bk4: 2232a 5405810i bk5: 2792a 5402125i bk6: 2066a 5407047i bk7: 2620a 5404804i bk8: 2268a 5403575i bk9: 3072a 5400274i bk10: 1696a 5410340i bk11: 2224a 5406448i bk12: 1608a 5410604i bk13: 2224a 5406945i bk14: 1450a 5413969i bk15: 1952a 5411195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018414 
total_CMD = 5424970 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5212582 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5424970 
n_nop = 5370321 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.009207 
Either_Row_CoL_Bus_Util = 0.010074 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.114486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5424970 n_nop=5364919 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02058
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5404715i bk1: 2840a 5402760i bk2: 2138a 5408145i bk3: 2296a 5407723i bk4: 2598a 5402560i bk5: 2848a 5401912i bk6: 2500a 5404403i bk7: 2644a 5403908i bk8: 2994a 5398304i bk9: 3128a 5398465i bk10: 2188a 5405860i bk11: 2232a 5406065i bk12: 1976a 5407157i bk13: 2264a 5406021i bk14: 1786a 5411406i bk15: 1952a 5410630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.020585 
total_CMD = 5424970 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5196302 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5424970 
n_nop = 5364919 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000782 
CoL_Bus_Util = 0.010292 
Either_Row_CoL_Bus_Util = 0.011069 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.129413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5424970 n_nop=5370247 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01843
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5403876i bk1: 2136a 5407583i bk2: 2296a 5407256i bk3: 1812a 5410352i bk4: 2808a 5401791i bk5: 2222a 5405498i bk6: 2640a 5404020i bk7: 2040a 5406859i bk8: 3082a 5399914i bk9: 2266a 5403712i bk10: 2308a 5406283i bk11: 1608a 5410160i bk12: 2228a 5407008i bk13: 1602a 5411307i bk14: 1984a 5411024i bk15: 1416a 5414323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018431 
total_CMD = 5424970 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5212157 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5424970 
n_nop = 5370247 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.009216 
Either_Row_CoL_Bus_Util = 0.010087 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.112188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5424970 n_nop=5364959 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.0206
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5403224i bk1: 2488a 5405214i bk2: 2320a 5407271i bk3: 2114a 5407980i bk4: 2852a 5401113i bk5: 2616a 5402577i bk6: 2668a 5403349i bk7: 2472a 5404935i bk8: 3128a 5398582i bk9: 3006a 5398188i bk10: 2320a 5406517i bk11: 2100a 5406176i bk12: 2264a 5406288i bk13: 1980a 5408000i bk14: 1984a 5410702i bk15: 1754a 5411462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.020598 
total_CMD = 5424970 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5196575 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5424970 
n_nop = 5364959 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000767 
CoL_Bus_Util = 0.010299 
Either_Row_CoL_Bus_Util = 0.011062 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.125923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5424970 n_nop=5370622 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01834
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5407769i bk1: 2718a 5403993i bk2: 1844a 5409883i bk3: 2272a 5406555i bk4: 2204a 5406274i bk5: 2800a 5401150i bk6: 2054a 5408094i bk7: 2612a 5404011i bk8: 2236a 5403993i bk9: 3078a 5399595i bk10: 1668a 5410478i bk11: 2220a 5407061i bk12: 1596a 5410364i bk13: 2224a 5406743i bk14: 1450a 5414022i bk15: 1952a 5411520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.018342 
total_CMD = 5424970 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5214879 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5424970 
n_nop = 5370622 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000854 
CoL_Bus_Util = 0.009171 
Either_Row_CoL_Bus_Util = 0.010018 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.112460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5424970 n_nop=5365501 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02042
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5405030i bk1: 2728a 5403413i bk2: 2132a 5408710i bk3: 2296a 5407452i bk4: 2590a 5402954i bk5: 2820a 5401817i bk6: 2500a 5405126i bk7: 2648a 5403660i bk8: 2972a 5398893i bk9: 3104a 5398875i bk10: 2098a 5406700i bk11: 2232a 5406359i bk12: 1970a 5407925i bk13: 2240a 5406161i bk14: 1782a 5411745i bk15: 1952a 5410786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020424 
total_CMD = 5424970 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5197855 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5424970 
n_nop = 5365501 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000757 
CoL_Bus_Util = 0.010212 
Either_Row_CoL_Bus_Util = 0.010962 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.124273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124273

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157954, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 183230, Miss = 19928, Miss_rate = 0.109, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 171642, Miss = 18980, Miss_rate = 0.111, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 191622, Miss = 20204, Miss_rate = 0.105, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 181252, Miss = 20128, Miss_rate = 0.111, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158408, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 189830, Miss = 20376, Miss_rate = 0.107, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 173504, Miss = 18832, Miss_rate = 0.109, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156156, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 181878, Miss = 19884, Miss_rate = 0.109, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 172530, Miss = 18846, Miss_rate = 0.109, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 189044, Miss = 20020, Miss_rate = 0.106, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2107050
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1069
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1344996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97312
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1642288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 356024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108708
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2107050
icnt_total_pkts_simt_to_mem=793788
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2722777
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2900668
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000224134
	minimum = 0 (at node 0)
	maximum = 0.00144458 (at node 10)
Accepted packet rate average = 0.000224134
	minimum = 0 (at node 0)
	maximum = 0.00460704 (at node 10)
Injected flit rate average = 0.000245824
	minimum = 0 (at node 0)
	maximum = 0.00203022 (at node 10)
Accepted flit rate average= 0.000245824
	minimum = 0 (at node 0)
	maximum = 0.00460704 (at node 10)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.384 (70 samples)
	minimum = 5 (70 samples)
	maximum = 326.157 (70 samples)
Network latency average = 22.9449 (70 samples)
	minimum = 5 (70 samples)
	maximum = 323.914 (70 samples)
Flit latency average = 22.0604 (70 samples)
	minimum = 5 (70 samples)
	maximum = 323.4 (70 samples)
Fragmentation average = 0.00344724 (70 samples)
	minimum = 0 (70 samples)
	maximum = 75.0857 (70 samples)
Injected packet rate average = 0.0700617 (70 samples)
	minimum = 0.0230898 (70 samples)
	maximum = 0.193646 (70 samples)
Accepted packet rate average = 0.0700617 (70 samples)
	minimum = 0.022865 (70 samples)
	maximum = 0.110992 (70 samples)
Injected flit rate average = 0.0745946 (70 samples)
	minimum = 0.0299408 (70 samples)
	maximum = 0.193834 (70 samples)
Accepted flit rate average = 0.0745946 (70 samples)
	minimum = 0.030524 (70 samples)
	maximum = 0.110992 (70 samples)
Injected packet size average = 1.0647 (70 samples)
Accepted packet size average = 1.0647 (70 samples)
Hops average = 1 (70 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 19 sec (619 sec)
gpgpu_simulation_rate = 408169 (inst/sec)
gpgpu_simulation_rate = 2845 (cycle/sec)
gpgpu_silicon_slowdown = 105448x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 71 '_Z13lud_perimeterPfii'
Destroy streams for kernel 71: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 71 
gpu_sim_cycle = 25280
gpu_sim_insn = 157440
gpu_ipc =       6.2278
gpu_tot_sim_cycle = 1786694
gpu_tot_sim_insn = 252814656
gpu_tot_ipc =     141.4986
gpu_tot_issued_cta = 10704
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.4144% 
max_total_param_size = 0
gpu_stall_dramfull = 1115323
gpu_stall_icnt2sh    = 383091
partiton_level_parallism =       0.0496
partiton_level_parallism_total  =       0.3453
partiton_level_parallism_util =       1.0178
partiton_level_parallism_util_total  =       1.7083
L2_BW  =       1.7180 GB/Sec
L2_BW_total  =      11.3456 GB/Sec
gpu_total_sim_rate=406454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4165320
	L1I_total_cache_misses = 73960
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 45888, Miss = 27857, Miss_rate = 0.607, Pending_hits = 2781, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 45631, Miss = 27600, Miss_rate = 0.605, Pending_hits = 3129, Reservation_fails = 19710
	L1D_cache_core[2]: Access = 46448, Miss = 28412, Miss_rate = 0.612, Pending_hits = 2877, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 45839, Miss = 28086, Miss_rate = 0.613, Pending_hits = 3116, Reservation_fails = 19828
	L1D_cache_core[4]: Access = 45985, Miss = 28075, Miss_rate = 0.611, Pending_hits = 2998, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45230, Miss = 27245, Miss_rate = 0.602, Pending_hits = 3043, Reservation_fails = 26593
	L1D_cache_core[6]: Access = 46767, Miss = 28453, Miss_rate = 0.608, Pending_hits = 2832, Reservation_fails = 19597
	L1D_cache_core[7]: Access = 46353, Miss = 28399, Miss_rate = 0.613, Pending_hits = 2799, Reservation_fails = 18701
	L1D_cache_core[8]: Access = 46159, Miss = 28267, Miss_rate = 0.612, Pending_hits = 2971, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46189, Miss = 28373, Miss_rate = 0.614, Pending_hits = 2871, Reservation_fails = 24748
	L1D_cache_core[10]: Access = 46171, Miss = 27827, Miss_rate = 0.603, Pending_hits = 2928, Reservation_fails = 16828
	L1D_cache_core[11]: Access = 46511, Miss = 28286, Miss_rate = 0.608, Pending_hits = 2894, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46096, Miss = 27968, Miss_rate = 0.607, Pending_hits = 2985, Reservation_fails = 20421
	L1D_cache_core[13]: Access = 46144, Miss = 28059, Miss_rate = 0.608, Pending_hits = 2981, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 45873, Miss = 27868, Miss_rate = 0.608, Pending_hits = 3216, Reservation_fails = 19554
	L1D_total_cache_accesses = 691284
	L1D_total_cache_misses = 420775
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 44421
	L1D_total_cache_reservation_fails = 311290
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 249444
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 311184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4091360
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 513024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 178260
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4165320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 228125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83003
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
46563, 21369, 12927, 12927, 12927, 12927, 12927, 12927, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 263453184
gpgpu_n_tot_w_icount = 8232912
gpgpu_n_stall_shd_mem = 476655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410956
gpgpu_n_mem_write_global = 178260
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8208384
gpgpu_n_store_insn = 2852160
gpgpu_n_shmem_insn = 91978176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7934976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1678255	W0_Idle:13199092	W0_Scoreboard:10287553	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610364
single_issue_nums: WS0:4271238	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3287648 {8:410956,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12834720 {72:178260,}
traffic_breakdown_coretomem[INST_ACC_R] = 222400 {8:27800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65752960 {40:1643824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2852160 {8:356520,}
traffic_breakdown_memtocore[INST_ACC_R] = 4448000 {40:111200,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	76949 	1114634 	672637 	136059 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26353 	1085 	222 	498095 	31616 	32168 	16877 	8998 	1617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	206249 	235759 	238398 	311176 	777980 	230591 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	145 	1319 	387 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5350      7804      5789      5961      4789      6536      5007      5926      4262      6580      5620      6118      4542      6966      5384
dram[1]:       5797      5767      5958      6522      5295      5169      5741      5465      4524      4620      5117      5428      4698      4758      5446      5630
dram[2]:       5376      8072      5819      8144      4944      5846      5063      6835      4408      5976      5141      7033      4819      6221      5490      7353
dram[3]:       6021      5651      6174      6159      5147      5273      5420      6207      4646      4548      5351      5196      4735      4705      5534      5617
dram[4]:       7716      5348      7578      6059      5982      4816      6433      5245      6010      4359      6451      5881      6026      4810      6704      5664
dram[5]:       5646      6019      5873      6670      5084      5209      5505      5788      4491      4722      4947      5669      4529      4908      5370      5808
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       985       962       943       945       899       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1022       924       962       950       850       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       978      1040       831      1037       836      1004       866       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5502830 n_nop=5448181 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01815
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5485269i bk1: 2748a 5481214i bk2: 1830a 5488167i bk3: 2280a 5485145i bk4: 2232a 5483670i bk5: 2792a 5479985i bk6: 2066a 5484907i bk7: 2620a 5482664i bk8: 2268a 5481435i bk9: 3072a 5478134i bk10: 1696a 5488200i bk11: 2224a 5484308i bk12: 1608a 5488464i bk13: 2224a 5484805i bk14: 1450a 5491829i bk15: 1952a 5489055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018153 
total_CMD = 5502830 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5290442 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5502830 
n_nop = 5448181 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000861 
CoL_Bus_Util = 0.009077 
Either_Row_CoL_Bus_Util = 0.009931 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.112866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112866
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5502830 n_nop=5442779 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02029
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5482575i bk1: 2840a 5480620i bk2: 2138a 5486005i bk3: 2296a 5485583i bk4: 2598a 5480420i bk5: 2848a 5479772i bk6: 2500a 5482263i bk7: 2644a 5481768i bk8: 2994a 5476164i bk9: 3128a 5476325i bk10: 2188a 5483720i bk11: 2232a 5483925i bk12: 1976a 5485017i bk13: 2264a 5483881i bk14: 1786a 5489266i bk15: 1952a 5488490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.020294 
total_CMD = 5502830 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5274162 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5502830 
n_nop = 5442779 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000771 
CoL_Bus_Util = 0.010147 
Either_Row_CoL_Bus_Util = 0.010913 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.127581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127581
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5502830 n_nop=5448107 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01817
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5481736i bk1: 2136a 5485443i bk2: 2296a 5485116i bk3: 1812a 5488212i bk4: 2808a 5479651i bk5: 2222a 5483358i bk6: 2640a 5481880i bk7: 2040a 5484719i bk8: 3082a 5477774i bk9: 2266a 5481572i bk10: 2308a 5484143i bk11: 1608a 5488020i bk12: 2228a 5484868i bk13: 1602a 5489167i bk14: 1984a 5488884i bk15: 1416a 5492183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018171 
total_CMD = 5502830 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5290017 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5502830 
n_nop = 5448107 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000867 
CoL_Bus_Util = 0.009085 
Either_Row_CoL_Bus_Util = 0.009945 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.110601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110601
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5502830 n_nop=5442819 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02031
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5481084i bk1: 2488a 5483074i bk2: 2320a 5485131i bk3: 2114a 5485840i bk4: 2852a 5478973i bk5: 2616a 5480437i bk6: 2668a 5481209i bk7: 2472a 5482795i bk8: 3128a 5476442i bk9: 3006a 5476048i bk10: 2320a 5484377i bk11: 2100a 5484036i bk12: 2264a 5484148i bk13: 1980a 5485860i bk14: 1984a 5488562i bk15: 1754a 5489322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.020307 
total_CMD = 5502830 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5274435 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5502830 
n_nop = 5442819 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000756 
CoL_Bus_Util = 0.010154 
Either_Row_CoL_Bus_Util = 0.010905 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.124142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5502830 n_nop=5448482 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01808
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5485629i bk1: 2718a 5481853i bk2: 1844a 5487743i bk3: 2272a 5484415i bk4: 2204a 5484134i bk5: 2800a 5479010i bk6: 2054a 5485954i bk7: 2612a 5481871i bk8: 2236a 5481853i bk9: 3078a 5477455i bk10: 1668a 5488338i bk11: 2220a 5484921i bk12: 1596a 5488224i bk13: 2224a 5484603i bk14: 1450a 5491882i bk15: 1952a 5489380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.018082 
total_CMD = 5502830 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5292739 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5502830 
n_nop = 5448482 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000842 
CoL_Bus_Util = 0.009041 
Either_Row_CoL_Bus_Util = 0.009876 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.110869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5502830 n_nop=5443361 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02014
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5482890i bk1: 2728a 5481273i bk2: 2132a 5486570i bk3: 2296a 5485312i bk4: 2590a 5480814i bk5: 2820a 5479677i bk6: 2500a 5482986i bk7: 2648a 5481520i bk8: 2972a 5476753i bk9: 3104a 5476735i bk10: 2098a 5484560i bk11: 2232a 5484219i bk12: 1970a 5485785i bk13: 2240a 5484021i bk14: 1782a 5489605i bk15: 1952a 5488646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020135 
total_CMD = 5502830 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5275715 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5502830 
n_nop = 5443361 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000746 
CoL_Bus_Util = 0.010068 
Either_Row_CoL_Bus_Util = 0.010807 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.122514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158178, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 183606, Miss = 19928, Miss_rate = 0.109, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 172252, Miss = 18980, Miss_rate = 0.110, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 191998, Miss = 20204, Miss_rate = 0.105, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 181564, Miss = 20128, Miss_rate = 0.111, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158600, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 190142, Miss = 20376, Miss_rate = 0.107, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 174140, Miss = 18832, Miss_rate = 0.108, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156348, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 182206, Miss = 19884, Miss_rate = 0.109, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 173168, Miss = 18846, Miss_rate = 0.109, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 189372, Miss = 20020, Miss_rate = 0.106, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2111574
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1067
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1346532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99804
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1643824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 356520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2111574
icnt_total_pkts_simt_to_mem=795291
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0488
	minimum = 5
	maximum = 11
Network latency average = 5.0488
	minimum = 5
	maximum = 11
Slowest packet = 2722829
Flit latency average = 5.00763
	minimum = 5
	maximum = 11
Slowest flit = 2900841
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00846665
	minimum = 0 (at node 4)
	maximum = 0.0252373 (at node 25)
Accepted packet rate average = 0.00846665
	minimum = 0 (at node 4)
	maximum = 0.0223892 (at node 0)
Injected flit rate average = 0.00882999
	minimum = 0 (at node 4)
	maximum = 0.0252373 (at node 25)
Accepted flit rate average= 0.00882999
	minimum = 0 (at node 4)
	maximum = 0.0223892 (at node 0)
Injected packet length average = 1.04291
Accepted packet length average = 1.04291
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.1117 (71 samples)
	minimum = 5 (71 samples)
	maximum = 321.718 (71 samples)
Network latency average = 22.6929 (71 samples)
	minimum = 5 (71 samples)
	maximum = 319.507 (71 samples)
Flit latency average = 21.8203 (71 samples)
	minimum = 5 (71 samples)
	maximum = 319 (71 samples)
Fragmentation average = 0.00339869 (71 samples)
	minimum = 0 (71 samples)
	maximum = 74.0282 (71 samples)
Injected packet rate average = 0.0691941 (71 samples)
	minimum = 0.0227646 (71 samples)
	maximum = 0.191274 (71 samples)
Accepted packet rate average = 0.0691941 (71 samples)
	minimum = 0.0225429 (71 samples)
	maximum = 0.109744 (71 samples)
Injected flit rate average = 0.0736683 (71 samples)
	minimum = 0.0295191 (71 samples)
	maximum = 0.19146 (71 samples)
Accepted flit rate average = 0.0736683 (71 samples)
	minimum = 0.0300941 (71 samples)
	maximum = 0.109744 (71 samples)
Injected packet size average = 1.06466 (71 samples)
Accepted packet size average = 1.06466 (71 samples)
Hops average = 1 (71 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 22 sec (622 sec)
gpgpu_simulation_rate = 406454 (inst/sec)
gpgpu_simulation_rate = 2872 (cycle/sec)
gpgpu_silicon_slowdown = 104456x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 72 '_Z12lud_internalPfii'
Destroy streams for kernel 72: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 72 
gpu_sim_cycle = 4604
gpu_sim_insn = 1523712
gpu_ipc =     330.9539
gpu_tot_sim_cycle = 1791298
gpu_tot_sim_insn = 254338368
gpu_tot_ipc =     141.9855
gpu_tot_issued_cta = 10768
gpu_occupancy = 61.5738% 
gpu_tot_occupancy = 31.5306% 
max_total_param_size = 0
gpu_stall_dramfull = 1130011
gpu_stall_icnt2sh    = 386484
partiton_level_parallism =       0.8160
partiton_level_parallism_total  =       0.3466
partiton_level_parallism_util =       1.6201
partiton_level_parallism_util_total  =       1.7077
L2_BW  =      27.0652 GB/Sec
L2_BW_total  =      11.3860 GB/Sec
gpu_total_sim_rate=406941

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4189384
	L1I_total_cache_misses = 74974
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46144, Miss = 28017, Miss_rate = 0.607, Pending_hits = 2813, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 45887, Miss = 27776, Miss_rate = 0.605, Pending_hits = 3145, Reservation_fails = 19887
	L1D_cache_core[2]: Access = 46704, Miss = 28572, Miss_rate = 0.612, Pending_hits = 2909, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46095, Miss = 28262, Miss_rate = 0.613, Pending_hits = 3132, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46305, Miss = 28283, Miss_rate = 0.611, Pending_hits = 3029, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45550, Miss = 27454, Miss_rate = 0.603, Pending_hits = 3075, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47087, Miss = 28661, Miss_rate = 0.609, Pending_hits = 2864, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46673, Miss = 28607, Miss_rate = 0.613, Pending_hits = 2831, Reservation_fails = 19107
	L1D_cache_core[8]: Access = 46415, Miss = 28443, Miss_rate = 0.613, Pending_hits = 2987, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46445, Miss = 28533, Miss_rate = 0.614, Pending_hits = 2903, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46427, Miss = 28003, Miss_rate = 0.603, Pending_hits = 2944, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 46767, Miss = 28446, Miss_rate = 0.608, Pending_hits = 2926, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46352, Miss = 28144, Miss_rate = 0.607, Pending_hits = 3001, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46400, Miss = 28219, Miss_rate = 0.608, Pending_hits = 3013, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46129, Miss = 28045, Miss_rate = 0.608, Pending_hits = 3231, Reservation_fails = 19866
	L1D_total_cache_accesses = 695380
	L1D_total_cache_misses = 423465
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 44803
	L1D_total_cache_reservation_fails = 313529
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 250980
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250890
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4114410
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74974
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 250980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179284
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4189384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230284
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
46656, 21462, 13020, 13020, 13020, 13020, 13020, 13020, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 264976896
gpgpu_n_tot_w_icount = 8280528
gpgpu_n_stall_shd_mem = 478703
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413645
gpgpu_n_mem_write_global = 179284
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257536
gpgpu_n_store_insn = 2868544
gpgpu_n_shmem_insn = 92535232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1690027	W0_Idle:13210959	W0_Scoreboard:10345522	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4295046	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3309160 {8:413645,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12908448 {72:179284,}
traffic_breakdown_coretomem[INST_ACC_R] = 222752 {8:27844,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66183200 {40:1654580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868544 {8:358568,}
traffic_breakdown_memtocore[INST_ACC_R] = 4455040 {40:111376,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	77299 	1119126 	678664 	137983 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26381 	1095 	222 	500924 	31718 	32288 	17430 	9037 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	206830 	236664 	239310 	312212 	786443 	231498 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	146 	1321 	393 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5385      7804      5831      5961      4829      6536      5051      5926      4291      6580      5642      6118      4542      6966      5501
dram[1]:       5897      5800      6079      6569      5412      5205      5883      5506      4636      4655      5189      5446      4698      4758      5446      5726
dram[2]:       5411      8072      5861      8144      4981      5846      5105      6835      4440      5976      5162      7033      4819      6221      5623      7353
dram[3]:       6059      5748      6228      6274      5193      5383      5466      6352      4687      4664      5371      5246      4735      4705      5649      5617
dram[4]:       7716      5382      7578      6098      5982      4850      6433      5290      6010      4389      6451      5896      6026      4810      6704      5847
dram[5]:       5745      6055      5995      6721      5199      5251      5644      5832      4605      4761      5026      5683      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5517008 n_nop=5462359 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01811
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5499447i bk1: 2748a 5495392i bk2: 1830a 5502345i bk3: 2280a 5499323i bk4: 2232a 5497848i bk5: 2792a 5494163i bk6: 2066a 5499085i bk7: 2620a 5496842i bk8: 2268a 5495613i bk9: 3072a 5492312i bk10: 1696a 5502378i bk11: 2224a 5498486i bk12: 1608a 5502642i bk13: 2224a 5498983i bk14: 1450a 5506007i bk15: 1952a 5503233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018107 
total_CMD = 5517008 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5304620 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5517008 
n_nop = 5462359 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000859 
CoL_Bus_Util = 0.009053 
Either_Row_CoL_Bus_Util = 0.009906 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000659 
queue_avg = 0.112576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5517008 n_nop=5456957 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.02024
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5496753i bk1: 2840a 5494798i bk2: 2138a 5500183i bk3: 2296a 5499761i bk4: 2598a 5494598i bk5: 2848a 5493950i bk6: 2500a 5496441i bk7: 2644a 5495946i bk8: 2994a 5490342i bk9: 3128a 5490503i bk10: 2188a 5497898i bk11: 2232a 5498103i bk12: 1976a 5499195i bk13: 2264a 5498059i bk14: 1786a 5503444i bk15: 1952a 5502668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.020241 
total_CMD = 5517008 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5288340 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5517008 
n_nop = 5456957 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000769 
CoL_Bus_Util = 0.010121 
Either_Row_CoL_Bus_Util = 0.010885 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.127254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5517008 n_nop=5462285 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01812
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5495914i bk1: 2136a 5499621i bk2: 2296a 5499294i bk3: 1812a 5502390i bk4: 2808a 5493829i bk5: 2222a 5497536i bk6: 2640a 5496058i bk7: 2040a 5498897i bk8: 3082a 5491952i bk9: 2266a 5495750i bk10: 2308a 5498321i bk11: 1608a 5502198i bk12: 2228a 5499046i bk13: 1602a 5503345i bk14: 1984a 5503062i bk15: 1416a 5506361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018124 
total_CMD = 5517008 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5304195 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5517008 
n_nop = 5462285 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000865 
CoL_Bus_Util = 0.009062 
Either_Row_CoL_Bus_Util = 0.009919 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.110317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110317
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5517008 n_nop=5456997 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.02025
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5495262i bk1: 2488a 5497252i bk2: 2320a 5499309i bk3: 2114a 5500018i bk4: 2852a 5493151i bk5: 2616a 5494615i bk6: 2668a 5495387i bk7: 2472a 5496973i bk8: 3128a 5490620i bk9: 3006a 5490226i bk10: 2320a 5498555i bk11: 2100a 5498214i bk12: 2264a 5498326i bk13: 1980a 5500038i bk14: 1984a 5502740i bk15: 1754a 5503500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.020255 
total_CMD = 5517008 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5288613 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5517008 
n_nop = 5456997 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000754 
CoL_Bus_Util = 0.010127 
Either_Row_CoL_Bus_Util = 0.010877 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.123823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123823
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5517008 n_nop=5462660 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01804
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5499807i bk1: 2718a 5496031i bk2: 1844a 5501921i bk3: 2272a 5498593i bk4: 2204a 5498312i bk5: 2800a 5493188i bk6: 2054a 5500132i bk7: 2612a 5496049i bk8: 2236a 5496031i bk9: 3078a 5491633i bk10: 1668a 5502516i bk11: 2220a 5499099i bk12: 1596a 5502402i bk13: 2224a 5498781i bk14: 1450a 5506060i bk15: 1952a 5503558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.018036 
total_CMD = 5517008 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5306917 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5517008 
n_nop = 5462660 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000840 
CoL_Bus_Util = 0.009018 
Either_Row_CoL_Bus_Util = 0.009851 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000662 
queue_avg = 0.110584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110584
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5517008 n_nop=5457539 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.02008
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5497068i bk1: 2728a 5495451i bk2: 2132a 5500748i bk3: 2296a 5499490i bk4: 2590a 5494992i bk5: 2820a 5493855i bk6: 2500a 5497164i bk7: 2648a 5495698i bk8: 2972a 5490931i bk9: 3104a 5490913i bk10: 2098a 5498738i bk11: 2232a 5498397i bk12: 1970a 5499963i bk13: 2240a 5498199i bk14: 1782a 5503783i bk15: 1952a 5502824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020083 
total_CMD = 5517008 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5289893 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5517008 
n_nop = 5457539 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000744 
CoL_Bus_Util = 0.010042 
Either_Row_CoL_Bus_Util = 0.010779 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.122200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1222

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158178, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 185042, Miss = 19928, Miss_rate = 0.108, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 173628, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 193434, Miss = 20204, Miss_rate = 0.104, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 182996, Miss = 20128, Miss_rate = 0.110, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158668, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 191574, Miss = 20376, Miss_rate = 0.106, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 175552, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156348, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 183730, Miss = 19884, Miss_rate = 0.108, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 174544, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 190860, Miss = 20020, Miss_rate = 0.105, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2124554
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1357288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99980
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1654580
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 358568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111376
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2124554
icnt_total_pkts_simt_to_mem=800072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 77.7007
	minimum = 5
	maximum = 1102
Network latency average = 72.0969
	minimum = 5
	maximum = 1102
Slowest packet = 2733746
Flit latency average = 68.3906
	minimum = 5
	maximum = 1102
Slowest flit = 2912006
Fragmentation average = 0.0111729
	minimum = 0
	maximum = 187
Injected packet rate average = 0.134641
	minimum = 0 (at node 15)
	maximum = 0.331017 (at node 24)
Accepted packet rate average = 0.134641
	minimum = 0 (at node 15)
	maximum = 0.215465 (at node 4)
Injected flit rate average = 0.142879
	minimum = 0 (at node 15)
	maximum = 0.331017 (at node 24)
Accepted flit rate average= 0.142879
	minimum = 0 (at node 15)
	maximum = 0.215465 (at node 4)
Injected packet length average = 1.06118
Accepted packet length average = 1.06118
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.856 (72 samples)
	minimum = 5 (72 samples)
	maximum = 332.556 (72 samples)
Network latency average = 23.3791 (72 samples)
	minimum = 5 (72 samples)
	maximum = 330.375 (72 samples)
Flit latency average = 22.4671 (72 samples)
	minimum = 5 (72 samples)
	maximum = 329.875 (72 samples)
Fragmentation average = 0.00350667 (72 samples)
	minimum = 0 (72 samples)
	maximum = 75.5972 (72 samples)
Injected packet rate average = 0.0701031 (72 samples)
	minimum = 0.0224485 (72 samples)
	maximum = 0.193215 (72 samples)
Accepted packet rate average = 0.0701031 (72 samples)
	minimum = 0.0222298 (72 samples)
	maximum = 0.111212 (72 samples)
Injected flit rate average = 0.0746296 (72 samples)
	minimum = 0.0291091 (72 samples)
	maximum = 0.193398 (72 samples)
Accepted flit rate average = 0.0746296 (72 samples)
	minimum = 0.0296761 (72 samples)
	maximum = 0.111212 (72 samples)
Injected packet size average = 1.06457 (72 samples)
Accepted packet size average = 1.06457 (72 samples)
Hops average = 1 (72 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 25 sec (625 sec)
gpgpu_simulation_rate = 406941 (inst/sec)
gpgpu_simulation_rate = 2866 (cycle/sec)
gpgpu_silicon_slowdown = 104675x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 73 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 73: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 73 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1817697
gpu_tot_sim_insn = 254358248
gpu_tot_ipc =     139.9343
gpu_tot_issued_cta = 10769
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.4843% 
max_total_param_size = 0
gpu_stall_dramfull = 1130011
gpu_stall_icnt2sh    = 386484
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3415
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7076
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      11.2214 GB/Sec
gpu_total_sim_rate=405029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191056
	L1I_total_cache_misses = 74986
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46144, Miss = 28017, Miss_rate = 0.607, Pending_hits = 2813, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 45887, Miss = 27776, Miss_rate = 0.605, Pending_hits = 3145, Reservation_fails = 19887
	L1D_cache_core[2]: Access = 46704, Miss = 28572, Miss_rate = 0.612, Pending_hits = 2909, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46095, Miss = 28262, Miss_rate = 0.613, Pending_hits = 3132, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46305, Miss = 28283, Miss_rate = 0.611, Pending_hits = 3029, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45550, Miss = 27454, Miss_rate = 0.603, Pending_hits = 3075, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47087, Miss = 28661, Miss_rate = 0.609, Pending_hits = 2864, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46673, Miss = 28607, Miss_rate = 0.613, Pending_hits = 2831, Reservation_fails = 19107
	L1D_cache_core[8]: Access = 46446, Miss = 28459, Miss_rate = 0.613, Pending_hits = 2987, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46445, Miss = 28533, Miss_rate = 0.614, Pending_hits = 2903, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46427, Miss = 28003, Miss_rate = 0.603, Pending_hits = 2944, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 46767, Miss = 28446, Miss_rate = 0.608, Pending_hits = 2926, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46352, Miss = 28144, Miss_rate = 0.607, Pending_hits = 3001, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46400, Miss = 28219, Miss_rate = 0.608, Pending_hits = 3013, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46129, Miss = 28045, Miss_rate = 0.608, Pending_hits = 3231, Reservation_fails = 19866
	L1D_total_cache_accesses = 695411
	L1D_total_cache_misses = 423481
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 44803
	L1D_total_cache_reservation_fails = 313529
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 250986
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4116070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516112
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 250986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179299
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4191056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230284
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10769, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
46656, 21462, 13020, 13020, 13020, 13020, 13020, 13020, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 265071264
gpgpu_n_tot_w_icount = 8283477
gpgpu_n_stall_shd_mem = 479207
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413661
gpgpu_n_mem_write_global = 179299
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257792
gpgpu_n_store_insn = 2868784
gpgpu_n_shmem_insn = 92539928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1690027	W0_Idle:13241066	W0_Scoreboard:10365262	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:559547	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4297995	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3309288 {8:413661,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12909528 {72:179299,}
traffic_breakdown_coretomem[INST_ACC_R] = 222848 {8:27856,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66185760 {40:1654644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868784 {8:358598,}
traffic_breakdown_memtocore[INST_ACC_R] = 4456960 {40:111424,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	77330 	1119189 	678664 	137983 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26393 	1095 	222 	500955 	31718 	32288 	17430 	9037 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	206924 	236664 	239310 	312212 	786443 	231498 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	146 	1331 	393 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5389      7804      5831      5961      4829      6536      5051      5926      4291      6580      5642      6118      4542      6966      5501
dram[1]:       5897      5800      6079      6569      5412      5205      5883      5506      4636      4655      5189      5446      4698      4758      5446      5726
dram[2]:       5414      8072      5861      8144      4981      5846      5105      6835      4440      5976      5162      7033      4819      6221      5623      7353
dram[3]:       6059      5748      6228      6274      5193      5383      5466      6352      4687      4664      5371      5246      4735      4705      5649      5617
dram[4]:       7716      5385      7578      6098      5982      4850      6433      5290      6010      4389      6451      5896      6026      4810      6704      5847
dram[5]:       5745      6055      5995      6721      5199      5251      5644      5832      4605      4761      5026      5683      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5598314 n_nop=5543665 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01784
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5580753i bk1: 2748a 5576698i bk2: 1830a 5583651i bk3: 2280a 5580629i bk4: 2232a 5579154i bk5: 2792a 5575469i bk6: 2066a 5580391i bk7: 2620a 5578148i bk8: 2268a 5576919i bk9: 3072a 5573618i bk10: 1696a 5583684i bk11: 2224a 5579792i bk12: 1608a 5583948i bk13: 2224a 5580289i bk14: 1450a 5587313i bk15: 1952a 5584539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017844 
total_CMD = 5598314 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5385926 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5598314 
n_nop = 5543665 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000846 
CoL_Bus_Util = 0.008922 
Either_Row_CoL_Bus_Util = 0.009762 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.110941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110941
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5598314 n_nop=5538263 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01995
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5578059i bk1: 2840a 5576104i bk2: 2138a 5581489i bk3: 2296a 5581067i bk4: 2598a 5575904i bk5: 2848a 5575256i bk6: 2500a 5577747i bk7: 2644a 5577252i bk8: 2994a 5571648i bk9: 3128a 5571809i bk10: 2188a 5579204i bk11: 2232a 5579409i bk12: 1976a 5580501i bk13: 2264a 5579365i bk14: 1786a 5584750i bk15: 1952a 5583974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.019947 
total_CMD = 5598314 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5369646 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5598314 
n_nop = 5538263 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000758 
CoL_Bus_Util = 0.009974 
Either_Row_CoL_Bus_Util = 0.010727 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.125405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125405
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5598314 n_nop=5543591 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01786
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5577220i bk1: 2136a 5580927i bk2: 2296a 5580600i bk3: 1812a 5583696i bk4: 2808a 5575135i bk5: 2222a 5578842i bk6: 2640a 5577364i bk7: 2040a 5580203i bk8: 3082a 5573258i bk9: 2266a 5577056i bk10: 2308a 5579627i bk11: 1608a 5583504i bk12: 2228a 5580352i bk13: 1602a 5584651i bk14: 1984a 5584368i bk15: 1416a 5587667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017861 
total_CMD = 5598314 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5385501 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5598314 
n_nop = 5543591 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000852 
CoL_Bus_Util = 0.008930 
Either_Row_CoL_Bus_Util = 0.009775 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.108715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5598314 n_nop=5538303 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01996
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5576568i bk1: 2488a 5578558i bk2: 2320a 5580615i bk3: 2114a 5581324i bk4: 2852a 5574457i bk5: 2616a 5575921i bk6: 2668a 5576693i bk7: 2472a 5578279i bk8: 3128a 5571926i bk9: 3006a 5571532i bk10: 2320a 5579861i bk11: 2100a 5579520i bk12: 2264a 5579632i bk13: 1980a 5581344i bk14: 1984a 5584046i bk15: 1754a 5584806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.019961 
total_CMD = 5598314 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5369919 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5598314 
n_nop = 5538303 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.009980 
Either_Row_CoL_Bus_Util = 0.010719 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.122024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5598314 n_nop=5543966 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01777
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5581113i bk1: 2718a 5577337i bk2: 1844a 5583227i bk3: 2272a 5579899i bk4: 2204a 5579618i bk5: 2800a 5574494i bk6: 2054a 5581438i bk7: 2612a 5577355i bk8: 2236a 5577337i bk9: 3078a 5572939i bk10: 1668a 5583822i bk11: 2220a 5580405i bk12: 1596a 5583708i bk13: 2224a 5580087i bk14: 1450a 5587366i bk15: 1952a 5584864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.017774 
total_CMD = 5598314 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5388223 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5598314 
n_nop = 5543966 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000827 
CoL_Bus_Util = 0.008887 
Either_Row_CoL_Bus_Util = 0.009708 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.108978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5598314 n_nop=5538845 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01979
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5578374i bk1: 2728a 5576757i bk2: 2132a 5582054i bk3: 2296a 5580796i bk4: 2590a 5576298i bk5: 2820a 5575161i bk6: 2500a 5578470i bk7: 2648a 5577004i bk8: 2972a 5572237i bk9: 3104a 5572219i bk10: 2098a 5580044i bk11: 2232a 5579703i bk12: 1970a 5581269i bk13: 2240a 5579505i bk14: 1782a 5585089i bk15: 1952a 5584130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019792 
total_CMD = 5598314 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5371199 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5598314 
n_nop = 5538845 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000733 
CoL_Bus_Util = 0.009896 
Either_Row_CoL_Bus_Util = 0.010623 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.120425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158186, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 185076, Miss = 19928, Miss_rate = 0.108, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 173636, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 193434, Miss = 20204, Miss_rate = 0.104, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 183034, Miss = 20128, Miss_rate = 0.110, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158668, Miss = 15958, Miss_rate = 0.101, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 191582, Miss = 20376, Miss_rate = 0.106, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 175552, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156356, Miss = 16038, Miss_rate = 0.103, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 183760, Miss = 19884, Miss_rate = 0.108, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 174552, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 190860, Miss = 20020, Miss_rate = 0.105, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2124696
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1357352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 100028
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1654644
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 358598
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111424
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2124696
icnt_total_pkts_simt_to_mem=800130
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2745478
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2924626
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 8)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 8)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 8)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.5881 (73 samples)
	minimum = 5 (73 samples)
	maximum = 328.164 (73 samples)
Network latency average = 23.1284 (73 samples)
	minimum = 5 (73 samples)
	maximum = 325.932 (73 samples)
Flit latency average = 22.2278 (73 samples)
	minimum = 5 (73 samples)
	maximum = 325.425 (73 samples)
Fragmentation average = 0.00345863 (73 samples)
	minimum = 0 (73 samples)
	maximum = 74.5616 (73 samples)
Injected packet rate average = 0.0691464 (73 samples)
	minimum = 0.0221409 (73 samples)
	maximum = 0.190591 (73 samples)
Accepted packet rate average = 0.0691464 (73 samples)
	minimum = 0.0219253 (73 samples)
	maximum = 0.109763 (73 samples)
Injected flit rate average = 0.0736111 (73 samples)
	minimum = 0.0287103 (73 samples)
	maximum = 0.190779 (73 samples)
Accepted flit rate average = 0.0736111 (73 samples)
	minimum = 0.0292696 (73 samples)
	maximum = 0.109763 (73 samples)
Injected packet size average = 1.06457 (73 samples)
Accepted packet size average = 1.06457 (73 samples)
Hops average = 1 (73 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 28 sec (628 sec)
gpgpu_simulation_rate = 405029 (inst/sec)
gpgpu_simulation_rate = 2894 (cycle/sec)
gpgpu_silicon_slowdown = 103662x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 74 '_Z13lud_perimeterPfii'
Destroy streams for kernel 74: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 74 
gpu_sim_cycle = 25281
gpu_sim_insn = 137760
gpu_ipc =       5.4492
gpu_tot_sim_cycle = 1842978
gpu_tot_sim_insn = 254496008
gpu_tot_ipc =     138.0896
gpu_tot_issued_cta = 10776
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1816% 
max_total_param_size = 0
gpu_stall_dramfull = 1130011
gpu_stall_icnt2sh    = 386484
partiton_level_parallism =       0.0428
partiton_level_parallism_total  =       0.3375
partiton_level_parallism_util =       1.0131
partiton_level_parallism_util_total  =       1.7056
L2_BW  =       1.4787 GB/Sec
L2_BW_total  =      11.0877 GB/Sec
gpu_total_sim_rate=403321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4195326
	L1I_total_cache_misses = 75531
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46223, Miss = 28065, Miss_rate = 0.607, Pending_hits = 2813, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 45887, Miss = 27776, Miss_rate = 0.605, Pending_hits = 3145, Reservation_fails = 19887
	L1D_cache_core[2]: Access = 46704, Miss = 28572, Miss_rate = 0.612, Pending_hits = 2909, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46095, Miss = 28262, Miss_rate = 0.613, Pending_hits = 3132, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46305, Miss = 28283, Miss_rate = 0.611, Pending_hits = 3029, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45550, Miss = 27454, Miss_rate = 0.603, Pending_hits = 3075, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47087, Miss = 28661, Miss_rate = 0.609, Pending_hits = 2864, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46673, Miss = 28607, Miss_rate = 0.613, Pending_hits = 2831, Reservation_fails = 19107
	L1D_cache_core[8]: Access = 46446, Miss = 28459, Miss_rate = 0.613, Pending_hits = 2987, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46524, Miss = 28565, Miss_rate = 0.614, Pending_hits = 2903, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46506, Miss = 28059, Miss_rate = 0.603, Pending_hits = 2944, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 46846, Miss = 28494, Miss_rate = 0.608, Pending_hits = 2926, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46431, Miss = 28192, Miss_rate = 0.607, Pending_hits = 3001, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46479, Miss = 28267, Miss_rate = 0.608, Pending_hits = 3013, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46208, Miss = 28093, Miss_rate = 0.608, Pending_hits = 3231, Reservation_fails = 19866
	L1D_total_cache_accesses = 695964
	L1D_total_cache_misses = 423809
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 44803
	L1D_total_cache_reservation_fails = 313529
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 251049
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250959
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4119795
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 75531
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516448
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 251049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179516
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4195326

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230284
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10776, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47862, 21462, 13020, 13020, 13020, 13020, 13020, 13020, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 265341408
gpgpu_n_tot_w_icount = 8291919
gpgpu_n_stall_shd_mem = 480775
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413981
gpgpu_n_mem_write_global = 179516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8263168
gpgpu_n_store_insn = 2872256
gpgpu_n_shmem_insn = 92584504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7985568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1690384	W0_Idle:13496054	W0_Scoreboard:10450853	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7658169
single_issue_nums: WS0:4306437	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3311848 {8:413981,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12925152 {72:179516,}
traffic_breakdown_coretomem[INST_ACC_R] = 227208 {8:28401,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66236960 {40:1655924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2872256 {8:359032,}
traffic_breakdown_memtocore[INST_ACC_R] = 4544160 {40:113604,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	77864 	1120369 	678664 	137983 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26932 	1101 	222 	501492 	31718 	32288 	17430 	9037 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	208638 	236664 	239310 	312212 	786443 	231498 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	155 	1353 	393 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5420      7804      5837      5961      4834      6536      5056      5926      4295      6580      5645      6118      4542      6966      5501
dram[1]:       5897      5815      6079      6569      5412      5205      5883      5506      4636      4655      5189      5446      4698      4758      5446      5726
dram[2]:       5442      8072      5867      8144      4986      5846      5110      6835      4444      5976      5164      7033      4819      6221      5623      7353
dram[3]:       6072      5748      6228      6274      5193      5383      5466      6352      4687      4664      5371      5246      4735      4705      5649      5617
dram[4]:       7716      5412      7578      6104      5982      4855      6433      5295      6010      4394      6451      5897      6026      4810      6704      5847
dram[5]:       5745      6069      5995      6721      5199      5251      5644      5832      4605      4761      5026      5683      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       864       890       869       905       760       828       906      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       662       775       706       863       835       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       829       809       769       821       708       823       797       933       940       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5676177 n_nop=5621528 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.0176
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5658616i bk1: 2748a 5654561i bk2: 1830a 5661514i bk3: 2280a 5658492i bk4: 2232a 5657017i bk5: 2792a 5653332i bk6: 2066a 5658254i bk7: 2620a 5656011i bk8: 2268a 5654782i bk9: 3072a 5651481i bk10: 1696a 5661547i bk11: 2224a 5657655i bk12: 1608a 5661811i bk13: 2224a 5658152i bk14: 1450a 5665176i bk15: 1952a 5662402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017599 
total_CMD = 5676177 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5463789 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5676177 
n_nop = 5621528 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000835 
CoL_Bus_Util = 0.008799 
Either_Row_CoL_Bus_Util = 0.009628 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.109420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10942
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5676177 n_nop=5616126 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01967
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5655922i bk1: 2840a 5653967i bk2: 2138a 5659352i bk3: 2296a 5658930i bk4: 2598a 5653767i bk5: 2848a 5653119i bk6: 2500a 5655610i bk7: 2644a 5655115i bk8: 2994a 5649511i bk9: 3128a 5649672i bk10: 2188a 5657067i bk11: 2232a 5657272i bk12: 1976a 5658364i bk13: 2264a 5657228i bk14: 1786a 5662613i bk15: 1952a 5661837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.019674 
total_CMD = 5676177 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5447509 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5676177 
n_nop = 5616126 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000747 
CoL_Bus_Util = 0.009837 
Either_Row_CoL_Bus_Util = 0.010579 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.123685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5676177 n_nop=5621454 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01762
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5655083i bk1: 2136a 5658790i bk2: 2296a 5658463i bk3: 1812a 5661559i bk4: 2808a 5652998i bk5: 2222a 5656705i bk6: 2640a 5655227i bk7: 2040a 5658066i bk8: 3082a 5651121i bk9: 2266a 5654919i bk10: 2308a 5657490i bk11: 1608a 5661367i bk12: 2228a 5658215i bk13: 1602a 5662514i bk14: 1984a 5662231i bk15: 1416a 5665530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017616 
total_CMD = 5676177 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5463364 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5676177 
n_nop = 5621454 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000841 
CoL_Bus_Util = 0.008808 
Either_Row_CoL_Bus_Util = 0.009641 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.107223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5676177 n_nop=5616166 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01969
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5654431i bk1: 2488a 5656421i bk2: 2320a 5658478i bk3: 2114a 5659187i bk4: 2852a 5652320i bk5: 2616a 5653784i bk6: 2668a 5654556i bk7: 2472a 5656142i bk8: 3128a 5649789i bk9: 3006a 5649395i bk10: 2320a 5657724i bk11: 2100a 5657383i bk12: 2264a 5657495i bk13: 1980a 5659207i bk14: 1984a 5661909i bk15: 1754a 5662669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.019687 
total_CMD = 5676177 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5447782 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5676177 
n_nop = 5616166 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000733 
CoL_Bus_Util = 0.009843 
Either_Row_CoL_Bus_Util = 0.010572 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.120351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120351
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5676177 n_nop=5621829 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01753
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5658976i bk1: 2718a 5655200i bk2: 1844a 5661090i bk3: 2272a 5657762i bk4: 2204a 5657481i bk5: 2800a 5652357i bk6: 2054a 5659301i bk7: 2612a 5655218i bk8: 2236a 5655200i bk9: 3078a 5650802i bk10: 1668a 5661685i bk11: 2220a 5658268i bk12: 1596a 5661571i bk13: 2224a 5657950i bk14: 1450a 5665229i bk15: 1952a 5662727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.017530 
total_CMD = 5676177 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5466086 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5676177 
n_nop = 5621829 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000816 
CoL_Bus_Util = 0.008765 
Either_Row_CoL_Bus_Util = 0.009575 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.107483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5676177 n_nop=5616708 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01952
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5656237i bk1: 2728a 5654620i bk2: 2132a 5659917i bk3: 2296a 5658659i bk4: 2590a 5654161i bk5: 2820a 5653024i bk6: 2500a 5656333i bk7: 2648a 5654867i bk8: 2972a 5650100i bk9: 3104a 5650082i bk10: 2098a 5657907i bk11: 2232a 5657566i bk12: 1970a 5659132i bk13: 2240a 5657368i bk14: 1782a 5662952i bk15: 1952a 5661993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019520 
total_CMD = 5676177 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5449062 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5676177 
n_nop = 5616708 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000723 
CoL_Bus_Util = 0.009760 
Either_Row_CoL_Bus_Util = 0.010477 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.118773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158382, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 185768, Miss = 19928, Miss_rate = 0.107, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 173804, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 193794, Miss = 20204, Miss_rate = 0.104, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 183640, Miss = 20128, Miss_rate = 0.110, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158836, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 191870, Miss = 20376, Miss_rate = 0.106, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 175720, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156524, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 184360, Miss = 19884, Miss_rate = 0.108, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 174744, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 191148, Miss = 20020, Miss_rate = 0.105, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2128590
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1358632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102208
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1655924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 359032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113604
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2128590
icnt_total_pkts_simt_to_mem=801429
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04703
	minimum = 5
	maximum = 10
Network latency average = 5.04703
	minimum = 5
	maximum = 10
Slowest packet = 2745527
Flit latency average = 5.00347
	minimum = 5
	maximum = 10
Slowest flit = 2924826
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00728991
	minimum = 0 (at node 1)
	maximum = 0.0273723 (at node 16)
Accepted packet rate average = 0.00728991
	minimum = 0 (at node 1)
	maximum = 0.0223884 (at node 0)
Injected flit rate average = 0.00760782
	minimum = 0 (at node 1)
	maximum = 0.0273723 (at node 16)
Accepted flit rate average= 0.00760782
	minimum = 0 (at node 1)
	maximum = 0.0223884 (at node 0)
Injected packet length average = 1.04361
Accepted packet length average = 1.04361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.3241 (74 samples)
	minimum = 5 (74 samples)
	maximum = 323.865 (74 samples)
Network latency average = 22.8841 (74 samples)
	minimum = 5 (74 samples)
	maximum = 321.662 (74 samples)
Flit latency average = 21.995 (74 samples)
	minimum = 5 (74 samples)
	maximum = 321.162 (74 samples)
Fragmentation average = 0.00341189 (74 samples)
	minimum = 0 (74 samples)
	maximum = 73.5541 (74 samples)
Injected packet rate average = 0.0683105 (74 samples)
	minimum = 0.0218417 (74 samples)
	maximum = 0.188385 (74 samples)
Accepted packet rate average = 0.0683105 (74 samples)
	minimum = 0.021629 (74 samples)
	maximum = 0.108582 (74 samples)
Injected flit rate average = 0.0727192 (74 samples)
	minimum = 0.0283224 (74 samples)
	maximum = 0.188571 (74 samples)
Accepted flit rate average = 0.0727192 (74 samples)
	minimum = 0.0288741 (74 samples)
	maximum = 0.108582 (74 samples)
Injected packet size average = 1.06454 (74 samples)
Accepted packet size average = 1.06454 (74 samples)
Hops average = 1 (74 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 31 sec (631 sec)
gpgpu_simulation_rate = 403321 (inst/sec)
gpgpu_simulation_rate = 2920 (cycle/sec)
gpgpu_silicon_slowdown = 102739x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 75 '_Z12lud_internalPfii'
Destroy streams for kernel 75: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 75 
gpu_sim_cycle = 3760
gpu_sim_insn = 1166592
gpu_ipc =     310.2638
gpu_tot_sim_cycle = 1846738
gpu_tot_sim_insn = 255662600
gpu_tot_ipc =     138.4401
gpu_tot_issued_cta = 10825
gpu_occupancy = 47.5405% 
gpu_tot_occupancy = 31.2307% 
max_total_param_size = 0
gpu_stall_dramfull = 1139915
gpu_stall_icnt2sh    = 387758
partiton_level_parallism =       0.7508
partiton_level_parallism_total  =       0.3383
partiton_level_parallism_util =       1.6022
partiton_level_parallism_util_total  =       1.7051
L2_BW  =      24.8272 GB/Sec
L2_BW_total  =      11.1157 GB/Sec
gpu_total_sim_rate=403253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4213750
	L1I_total_cache_misses = 76148
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46415, Miss = 28177, Miss_rate = 0.607, Pending_hits = 2829, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46143, Miss = 27936, Miss_rate = 0.605, Pending_hits = 3161, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 46960, Miss = 28732, Miss_rate = 0.612, Pending_hits = 2941, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46351, Miss = 28438, Miss_rate = 0.614, Pending_hits = 3148, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46561, Miss = 28443, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45742, Miss = 27582, Miss_rate = 0.603, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47279, Miss = 28773, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46865, Miss = 28735, Miss_rate = 0.613, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 46638, Miss = 28571, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46716, Miss = 28693, Miss_rate = 0.614, Pending_hits = 2919, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46698, Miss = 28187, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47038, Miss = 28622, Miss_rate = 0.608, Pending_hits = 2942, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46623, Miss = 28320, Miss_rate = 0.607, Pending_hits = 3017, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46671, Miss = 28379, Miss_rate = 0.608, Pending_hits = 3029, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46400, Miss = 28221, Miss_rate = 0.608, Pending_hits = 3231, Reservation_fails = 20136
	L1D_total_cache_accesses = 699100
	L1D_total_cache_misses = 425809
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 45043
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252135
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4137602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76148
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180300
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4213750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10825, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47955, 21555, 13113, 13113, 13113, 13113, 13113, 13113, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 266508000
gpgpu_n_tot_w_icount = 8328375
gpgpu_n_stall_shd_mem = 482343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415981
gpgpu_n_mem_write_global = 180300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8300800
gpgpu_n_store_insn = 2884800
gpgpu_n_shmem_insn = 93011000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1698865	W0_Idle:13505245	W0_Scoreboard:10498897	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4324665	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3327848 {8:415981,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12981600 {72:180300,}
traffic_breakdown_coretomem[INST_ACC_R] = 227520 {8:28440,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66556960 {40:1663924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2884800 {8:360600,}
traffic_breakdown_memtocore[INST_ACC_R] = 4550400 {40:113760,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	78237 	1124971 	681925 	139315 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26966 	1106 	222 	503677 	31794 	32656 	17528 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209332 	237599 	240336 	313369 	791782 	231915 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	156 	1357 	395 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5551      7804      5969      5961      4930      6536      5176      5926      4407      6580      5692      6118      4542      6966      5501
dram[1]:       5897      5933      6079      6603      5412      5228      5883      5534      4636      4684      5189      5461      4698      4758      5446      5726
dram[2]:       5528      8072      5968      8144      5073      5846      5229      6835      4545      5976      5227      7033      4819      6221      5623      7353
dram[3]:       6160      5748      6265      6274      5218      5383      5496      6352      4719      4664      5387      5246      4735      4705      5649      5617
dram[4]:       7716      5523      7578      6236      5982      4955      6433      5418      6010      4503      6451      5936      6026      4810      6704      5847
dram[5]:       5745      6165      5995      6759      5199      5277      5644      5860      4605      4793      5026      5693      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5687755 n_nop=5633106 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01756
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5670194i bk1: 2748a 5666139i bk2: 1830a 5673092i bk3: 2280a 5670070i bk4: 2232a 5668595i bk5: 2792a 5664910i bk6: 2066a 5669832i bk7: 2620a 5667589i bk8: 2268a 5666360i bk9: 3072a 5663059i bk10: 1696a 5673125i bk11: 2224a 5669233i bk12: 1608a 5673389i bk13: 2224a 5669730i bk14: 1450a 5676754i bk15: 1952a 5673980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017563 
total_CMD = 5687755 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5475367 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5687755 
n_nop = 5633106 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000833 
CoL_Bus_Util = 0.008781 
Either_Row_CoL_Bus_Util = 0.009608 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.109197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109197
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5687755 n_nop=5627704 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01963
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5667500i bk1: 2840a 5665545i bk2: 2138a 5670930i bk3: 2296a 5670508i bk4: 2598a 5665345i bk5: 2848a 5664697i bk6: 2500a 5667188i bk7: 2644a 5666693i bk8: 2994a 5661089i bk9: 3128a 5661250i bk10: 2188a 5668645i bk11: 2232a 5668850i bk12: 1976a 5669942i bk13: 2264a 5668806i bk14: 1786a 5674191i bk15: 1952a 5673415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.019634 
total_CMD = 5687755 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5459087 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5687755 
n_nop = 5627704 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000746 
CoL_Bus_Util = 0.009817 
Either_Row_CoL_Bus_Util = 0.010558 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.123433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123433
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5687755 n_nop=5633032 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01758
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5666661i bk1: 2136a 5670368i bk2: 2296a 5670041i bk3: 1812a 5673137i bk4: 2808a 5664576i bk5: 2222a 5668283i bk6: 2640a 5666805i bk7: 2040a 5669644i bk8: 3082a 5662699i bk9: 2266a 5666497i bk10: 2308a 5669068i bk11: 1608a 5672945i bk12: 2228a 5669793i bk13: 1602a 5674092i bk14: 1984a 5673809i bk15: 1416a 5677108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017580 
total_CMD = 5687755 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5474942 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5687755 
n_nop = 5633032 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000839 
CoL_Bus_Util = 0.008790 
Either_Row_CoL_Bus_Util = 0.009621 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.107005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107005
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5687755 n_nop=5627744 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01965
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5666009i bk1: 2488a 5667999i bk2: 2320a 5670056i bk3: 2114a 5670765i bk4: 2852a 5663898i bk5: 2616a 5665362i bk6: 2668a 5666134i bk7: 2472a 5667720i bk8: 3128a 5661367i bk9: 3006a 5660973i bk10: 2320a 5669302i bk11: 2100a 5668961i bk12: 2264a 5669073i bk13: 1980a 5670785i bk14: 1984a 5673487i bk15: 1754a 5674247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.019647 
total_CMD = 5687755 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5459360 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5687755 
n_nop = 5627744 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000731 
CoL_Bus_Util = 0.009823 
Either_Row_CoL_Bus_Util = 0.010551 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.120106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5687755 n_nop=5633407 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01749
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5670554i bk1: 2718a 5666778i bk2: 1844a 5672668i bk3: 2272a 5669340i bk4: 2204a 5669059i bk5: 2800a 5663935i bk6: 2054a 5670879i bk7: 2612a 5666796i bk8: 2236a 5666778i bk9: 3078a 5662380i bk10: 1668a 5673263i bk11: 2220a 5669846i bk12: 1596a 5673149i bk13: 2224a 5669528i bk14: 1450a 5676807i bk15: 1952a 5674305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.017494 
total_CMD = 5687755 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5477664 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5687755 
n_nop = 5633407 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000814 
CoL_Bus_Util = 0.008747 
Either_Row_CoL_Bus_Util = 0.009555 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.107264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107264
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5687755 n_nop=5628286 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01948
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5667815i bk1: 2728a 5666198i bk2: 2132a 5671495i bk3: 2296a 5670237i bk4: 2590a 5665739i bk5: 2820a 5664602i bk6: 2500a 5667911i bk7: 2648a 5666445i bk8: 2972a 5661678i bk9: 3104a 5661660i bk10: 2098a 5669485i bk11: 2232a 5669144i bk12: 1970a 5670710i bk13: 2240a 5668946i bk14: 1782a 5674530i bk15: 1952a 5673571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019480 
total_CMD = 5687755 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5460640 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5687755 
n_nop = 5628286 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000722 
CoL_Bus_Util = 0.009740 
Either_Row_CoL_Bus_Util = 0.010456 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.118531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158382, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 187706, Miss = 19928, Miss_rate = 0.106, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 173804, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 195118, Miss = 20204, Miss_rate = 0.104, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 185556, Miss = 20128, Miss_rate = 0.108, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158896, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 193142, Miss = 20376, Miss_rate = 0.105, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 175780, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156524, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 186266, Miss = 19884, Miss_rate = 0.107, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 174744, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 192396, Miss = 20020, Miss_rate = 0.104, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2138314
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1054
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1366632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1663924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 360600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113760
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2138314
icnt_total_pkts_simt_to_mem=805036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.9292
	minimum = 5
	maximum = 868
Network latency average = 53.9063
	minimum = 5
	maximum = 868
Slowest packet = 2754194
Flit latency average = 50.9834
	minimum = 5
	maximum = 868
Slowest flit = 2933710
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.123591
	minimum = 0 (at node 15)
	maximum = 0.515426 (at node 16)
Accepted packet rate average = 0.123591
	minimum = 0 (at node 15)
	maximum = 0.221277 (at node 3)
Injected flit rate average = 0.131314
	minimum = 0 (at node 15)
	maximum = 0.515426 (at node 16)
Accepted flit rate average= 0.131314
	minimum = 0 (at node 15)
	maximum = 0.221277 (at node 3)
Injected packet length average = 1.06249
Accepted packet length average = 1.06249
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7721 (75 samples)
	minimum = 5 (75 samples)
	maximum = 331.12 (75 samples)
Network latency average = 23.2977 (75 samples)
	minimum = 5 (75 samples)
	maximum = 328.947 (75 samples)
Flit latency average = 22.3815 (75 samples)
	minimum = 5 (75 samples)
	maximum = 328.453 (75 samples)
Fragmentation average = 0.0033664 (75 samples)
	minimum = 0 (75 samples)
	maximum = 72.5733 (75 samples)
Injected packet rate average = 0.0690475 (75 samples)
	minimum = 0.0215505 (75 samples)
	maximum = 0.192746 (75 samples)
Accepted packet rate average = 0.0690475 (75 samples)
	minimum = 0.0213406 (75 samples)
	maximum = 0.110084 (75 samples)
Injected flit rate average = 0.0735004 (75 samples)
	minimum = 0.0279447 (75 samples)
	maximum = 0.192929 (75 samples)
Accepted flit rate average = 0.0735004 (75 samples)
	minimum = 0.0284891 (75 samples)
	maximum = 0.110084 (75 samples)
Injected packet size average = 1.06449 (75 samples)
Accepted packet size average = 1.06449 (75 samples)
Hops average = 1 (75 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 34 sec (634 sec)
gpgpu_simulation_rate = 403253 (inst/sec)
gpgpu_simulation_rate = 2912 (cycle/sec)
gpgpu_silicon_slowdown = 103021x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 76 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 76: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 76 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1873137
gpu_tot_sim_insn = 255682480
gpu_tot_ipc =     136.4996
gpu_tot_issued_cta = 10826
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1855% 
max_total_param_size = 0
gpu_stall_dramfull = 1139915
gpu_stall_icnt2sh    = 387758
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3335
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7050
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      10.9598 GB/Sec
gpu_total_sim_rate=401385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4215422
	L1I_total_cache_misses = 76160
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46415, Miss = 28177, Miss_rate = 0.607, Pending_hits = 2829, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46143, Miss = 27936, Miss_rate = 0.605, Pending_hits = 3161, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 46960, Miss = 28732, Miss_rate = 0.612, Pending_hits = 2941, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46351, Miss = 28438, Miss_rate = 0.614, Pending_hits = 3148, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46561, Miss = 28443, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45773, Miss = 27598, Miss_rate = 0.603, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47279, Miss = 28773, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46865, Miss = 28735, Miss_rate = 0.613, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 46638, Miss = 28571, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46716, Miss = 28693, Miss_rate = 0.614, Pending_hits = 2919, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46698, Miss = 28187, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47038, Miss = 28622, Miss_rate = 0.608, Pending_hits = 2942, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46623, Miss = 28320, Miss_rate = 0.607, Pending_hits = 3017, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46671, Miss = 28379, Miss_rate = 0.608, Pending_hits = 3029, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46400, Miss = 28221, Miss_rate = 0.608, Pending_hits = 3231, Reservation_fails = 20136
	L1D_total_cache_accesses = 699131
	L1D_total_cache_misses = 425825
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 45043
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4139262
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76160
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518816
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180315
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4215422

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10826, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47955, 21555, 13113, 13113, 13113, 13113, 13113, 13113, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 266602368
gpgpu_n_tot_w_icount = 8331324
gpgpu_n_stall_shd_mem = 482847
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415997
gpgpu_n_mem_write_global = 180315
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8301056
gpgpu_n_store_insn = 2885040
gpgpu_n_shmem_insn = 93015696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1698865	W0_Idle:13535352	W0_Scoreboard:10518637	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:568111	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4327614	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3327976 {8:415997,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12982680 {72:180315,}
traffic_breakdown_coretomem[INST_ACC_R] = 227616 {8:28452,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66559520 {40:1663988,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2885040 {8:360630,}
traffic_breakdown_memtocore[INST_ACC_R] = 4552320 {40:113808,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	78268 	1125034 	681925 	139315 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26978 	1106 	222 	503708 	31794 	32656 	17528 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209426 	237599 	240336 	313369 	791782 	231915 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	156 	1367 	395 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5552      7804      5972      5961      4930      6536      5176      5926      4407      6580      5692      6118      4542      6966      5501
dram[1]:       5897      5933      6079      6603      5412      5228      5883      5534      4636      4684      5189      5461      4698      4758      5446      5726
dram[2]:       5530      8072      5970      8144      5073      5846      5229      6835      4545      5976      5227      7033      4819      6221      5623      7353
dram[3]:       6160      5748      6265      6274      5218      5383      5496      6352      4719      4664      5387      5246      4735      4705      5649      5617
dram[4]:       7716      5525      7578      6237      5982      4955      6433      5418      6010      4503      6451      5936      6026      4810      6704      5847
dram[5]:       5745      6165      5995      6759      5199      5277      5644      5860      4605      4793      5026      5693      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5769061 n_nop=5714412 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01732
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5751500i bk1: 2748a 5747445i bk2: 1830a 5754398i bk3: 2280a 5751376i bk4: 2232a 5749901i bk5: 2792a 5746216i bk6: 2066a 5751138i bk7: 2620a 5748895i bk8: 2268a 5747666i bk9: 3072a 5744365i bk10: 1696a 5754431i bk11: 2224a 5750539i bk12: 1608a 5754695i bk13: 2224a 5751036i bk14: 1450a 5758060i bk15: 1952a 5755286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017315 
total_CMD = 5769061 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5556673 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5769061 
n_nop = 5714412 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000821 
CoL_Bus_Util = 0.008658 
Either_Row_CoL_Bus_Util = 0.009473 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.107658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107658
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5769061 n_nop=5709010 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01936
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5748806i bk1: 2840a 5746851i bk2: 2138a 5752236i bk3: 2296a 5751814i bk4: 2598a 5746651i bk5: 2848a 5746003i bk6: 2500a 5748494i bk7: 2644a 5747999i bk8: 2994a 5742395i bk9: 3128a 5742556i bk10: 2188a 5749951i bk11: 2232a 5750156i bk12: 1976a 5751248i bk13: 2264a 5750112i bk14: 1786a 5755497i bk15: 1952a 5754721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.019357 
total_CMD = 5769061 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5540393 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5769061 
n_nop = 5709010 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000735 
CoL_Bus_Util = 0.009679 
Either_Row_CoL_Bus_Util = 0.010409 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.121694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5769061 n_nop=5714338 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01733
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5747967i bk1: 2136a 5751674i bk2: 2296a 5751347i bk3: 1812a 5754443i bk4: 2808a 5745882i bk5: 2222a 5749589i bk6: 2640a 5748111i bk7: 2040a 5750950i bk8: 3082a 5744005i bk9: 2266a 5747803i bk10: 2308a 5750374i bk11: 1608a 5754251i bk12: 2228a 5751099i bk13: 1602a 5755398i bk14: 1984a 5755115i bk15: 1416a 5758414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017332 
total_CMD = 5769061 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5556248 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5769061 
n_nop = 5714338 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000827 
CoL_Bus_Util = 0.008666 
Either_Row_CoL_Bus_Util = 0.009486 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.105497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5769061 n_nop=5709050 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01937
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5747315i bk1: 2488a 5749305i bk2: 2320a 5751362i bk3: 2114a 5752071i bk4: 2852a 5745204i bk5: 2616a 5746668i bk6: 2668a 5747440i bk7: 2472a 5749026i bk8: 3128a 5742673i bk9: 3006a 5742279i bk10: 2320a 5750608i bk11: 2100a 5750267i bk12: 2264a 5750379i bk13: 1980a 5752091i bk14: 1984a 5754793i bk15: 1754a 5755553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.019370 
total_CMD = 5769061 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5540666 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5769061 
n_nop = 5709050 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.009685 
Either_Row_CoL_Bus_Util = 0.010402 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.118413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5769061 n_nop=5714713 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01725
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5751860i bk1: 2718a 5748084i bk2: 1844a 5753974i bk3: 2272a 5750646i bk4: 2204a 5750365i bk5: 2800a 5745241i bk6: 2054a 5752185i bk7: 2612a 5748102i bk8: 2236a 5748084i bk9: 3078a 5743686i bk10: 1668a 5754569i bk11: 2220a 5751152i bk12: 1596a 5754455i bk13: 2224a 5750834i bk14: 1450a 5758113i bk15: 1952a 5755611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.017248 
total_CMD = 5769061 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5558970 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5769061 
n_nop = 5714713 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000803 
CoL_Bus_Util = 0.008624 
Either_Row_CoL_Bus_Util = 0.009421 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.105752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5769061 n_nop=5709592 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01921
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5749121i bk1: 2728a 5747504i bk2: 2132a 5752801i bk3: 2296a 5751543i bk4: 2590a 5747045i bk5: 2820a 5745908i bk6: 2500a 5749217i bk7: 2648a 5747751i bk8: 2972a 5742984i bk9: 3104a 5742966i bk10: 2098a 5750791i bk11: 2232a 5750450i bk12: 1970a 5752016i bk13: 2240a 5750252i bk14: 1782a 5755836i bk15: 1952a 5754877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019206 
total_CMD = 5769061 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5541946 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5769061 
n_nop = 5709592 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000711 
CoL_Bus_Util = 0.009603 
Either_Row_CoL_Bus_Util = 0.010308 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.116861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116861

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158390, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 187736, Miss = 19928, Miss_rate = 0.106, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 173812, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 195118, Miss = 20204, Miss_rate = 0.104, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 185598, Miss = 20128, Miss_rate = 0.108, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 158896, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 193150, Miss = 20376, Miss_rate = 0.105, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 175780, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156532, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 186296, Miss = 19884, Miss_rate = 0.107, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 174752, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 192396, Miss = 20020, Miss_rate = 0.104, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2138456
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1054
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1366696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102412
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1663988
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 360630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113808
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2138456
icnt_total_pkts_simt_to_mem=805094
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2763186
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2943350
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 5)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 5)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 5)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.5159 (76 samples)
	minimum = 5 (76 samples)
	maximum = 326.921 (76 samples)
Network latency average = 23.058 (76 samples)
	minimum = 5 (76 samples)
	maximum = 324.697 (76 samples)
Flit latency average = 22.1528 (76 samples)
	minimum = 5 (76 samples)
	maximum = 324.197 (76 samples)
Fragmentation average = 0.0033221 (76 samples)
	minimum = 0 (76 samples)
	maximum = 71.6184 (76 samples)
Injected packet rate average = 0.0681424 (76 samples)
	minimum = 0.021267 (76 samples)
	maximum = 0.190231 (76 samples)
Accepted packet rate average = 0.0681424 (76 samples)
	minimum = 0.0210598 (76 samples)
	maximum = 0.108707 (76 samples)
Injected flit rate average = 0.072537 (76 samples)
	minimum = 0.027577 (76 samples)
	maximum = 0.190419 (76 samples)
Accepted flit rate average = 0.072537 (76 samples)
	minimum = 0.0281142 (76 samples)
	maximum = 0.108707 (76 samples)
Injected packet size average = 1.06449 (76 samples)
Accepted packet size average = 1.06449 (76 samples)
Hops average = 1 (76 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 37 sec (637 sec)
gpgpu_simulation_rate = 401385 (inst/sec)
gpgpu_simulation_rate = 2940 (cycle/sec)
gpgpu_silicon_slowdown = 102040x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 77 '_Z13lud_perimeterPfii'
Destroy streams for kernel 77: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 77 
gpu_sim_cycle = 25272
gpu_sim_insn = 118080
gpu_ipc =       4.6724
gpu_tot_sim_cycle = 1898409
gpu_tot_sim_insn = 255800560
gpu_tot_ipc =     134.7447
gpu_tot_issued_cta = 10832
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.9292% 
max_total_param_size = 0
gpu_stall_dramfull = 1139915
gpu_stall_icnt2sh    = 387758
partiton_level_parallism =       0.0372
partiton_level_parallism_total  =       0.3296
partiton_level_parallism_util =       1.0064
partiton_level_parallism_util_total  =       1.7032
L2_BW  =       1.2885 GB/Sec
L2_BW_total  =      10.8310 GB/Sec
gpu_total_sim_rate=399688

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4219082
	L1I_total_cache_misses = 76627
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46415, Miss = 28177, Miss_rate = 0.607, Pending_hits = 2829, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46143, Miss = 27936, Miss_rate = 0.605, Pending_hits = 3161, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 46960, Miss = 28732, Miss_rate = 0.612, Pending_hits = 2941, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46351, Miss = 28438, Miss_rate = 0.614, Pending_hits = 3148, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46561, Miss = 28443, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45773, Miss = 27598, Miss_rate = 0.603, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47358, Miss = 28821, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46944, Miss = 28791, Miss_rate = 0.613, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 46717, Miss = 28619, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46795, Miss = 28741, Miss_rate = 0.614, Pending_hits = 2919, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46777, Miss = 28235, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47117, Miss = 28670, Miss_rate = 0.608, Pending_hits = 2942, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46623, Miss = 28320, Miss_rate = 0.607, Pending_hits = 3017, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46671, Miss = 28379, Miss_rate = 0.608, Pending_hits = 3029, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46400, Miss = 28221, Miss_rate = 0.608, Pending_hits = 3231, Reservation_fails = 20136
	L1D_total_cache_accesses = 699605
	L1D_total_cache_misses = 426121
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 45043
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252195
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4142455
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76627
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 519104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180501
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4219082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47955, 21555, 13113, 13113, 13113, 13113, 13113, 13113, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 266833920
gpgpu_n_tot_w_icount = 8338560
gpgpu_n_stall_shd_mem = 484191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416285
gpgpu_n_mem_write_global = 180501
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8305664
gpgpu_n_store_insn = 2888016
gpgpu_n_shmem_insn = 93053904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8024448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1699171	W0_Idle:13755576	W0_Scoreboard:10593739	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694787
single_issue_nums: WS0:4334850	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3330280 {8:416285,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12996072 {72:180501,}
traffic_breakdown_coretomem[INST_ACC_R] = 231352 {8:28919,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66605600 {40:1665140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2888016 {8:361002,}
traffic_breakdown_memtocore[INST_ACC_R] = 4627040 {40:115676,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	78742 	1126084 	681925 	139315 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27441 	1110 	222 	504182 	31794 	32656 	17528 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	210950 	237599 	240336 	313369 	791782 	231915 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	161 	1389 	395 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5561      7804      5989      5961      4935      6536      5181      5926      4412      6580      5694      6118      4542      6966      5501
dram[1]:       5897      5939      6079      6612      5412      5228      5883      5534      4636      4684      5189      5461      4698      4758      5446      5726
dram[2]:       5543      8072      5988      8144      5078      5846      5235      6835      4549      5976      5229      7033      4819      6221      5623      7353
dram[3]:       6168      5748      6274      6274      5218      5383      5496      6352      4719      4664      5387      5246      4735      4705      5649      5617
dram[4]:       7716      5538      7578      6251      5982      4960      6433      5423      6010      4507      6451      5937      6026      4810      6704      5847
dram[5]:       5745      6173      5995      6765      5199      5277      5644      5860      4605      4793      5026      5693      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5846896 n_nop=5792247 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01708
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5829335i bk1: 2748a 5825280i bk2: 1830a 5832233i bk3: 2280a 5829211i bk4: 2232a 5827736i bk5: 2792a 5824051i bk6: 2066a 5828973i bk7: 2620a 5826730i bk8: 2268a 5825501i bk9: 3072a 5822200i bk10: 1696a 5832266i bk11: 2224a 5828374i bk12: 1608a 5832530i bk13: 2224a 5828871i bk14: 1450a 5835895i bk15: 1952a 5833121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017085 
total_CMD = 5846896 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5634508 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5846896 
n_nop = 5792247 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000810 
CoL_Bus_Util = 0.008542 
Either_Row_CoL_Bus_Util = 0.009347 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.106225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106225
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5846896 n_nop=5786845 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.0191
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5826641i bk1: 2840a 5824686i bk2: 2138a 5830071i bk3: 2296a 5829649i bk4: 2598a 5824486i bk5: 2848a 5823838i bk6: 2500a 5826329i bk7: 2644a 5825834i bk8: 2994a 5820230i bk9: 3128a 5820391i bk10: 2188a 5827786i bk11: 2232a 5827991i bk12: 1976a 5829083i bk13: 2264a 5827947i bk14: 1786a 5833332i bk15: 1952a 5832556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.019099 
total_CMD = 5846896 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5618228 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5846896 
n_nop = 5786845 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000726 
CoL_Bus_Util = 0.009550 
Either_Row_CoL_Bus_Util = 0.010271 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.120074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5846896 n_nop=5792173 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.0171
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5825802i bk1: 2136a 5829509i bk2: 2296a 5829182i bk3: 1812a 5832278i bk4: 2808a 5823717i bk5: 2222a 5827424i bk6: 2640a 5825946i bk7: 2040a 5828785i bk8: 3082a 5821840i bk9: 2266a 5825638i bk10: 2308a 5828209i bk11: 1608a 5832086i bk12: 2228a 5828934i bk13: 1602a 5833233i bk14: 1984a 5832950i bk15: 1416a 5836249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017101 
total_CMD = 5846896 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5634083 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5846896 
n_nop = 5792173 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000816 
CoL_Bus_Util = 0.008551 
Either_Row_CoL_Bus_Util = 0.009359 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.104092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5846896 n_nop=5786885 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01911
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5825150i bk1: 2488a 5827140i bk2: 2320a 5829197i bk3: 2114a 5829906i bk4: 2852a 5823039i bk5: 2616a 5824503i bk6: 2668a 5825275i bk7: 2472a 5826861i bk8: 3128a 5820508i bk9: 3006a 5820114i bk10: 2320a 5828443i bk11: 2100a 5828102i bk12: 2264a 5828214i bk13: 1980a 5829926i bk14: 1984a 5832628i bk15: 1754a 5833388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.019112 
total_CMD = 5846896 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5618501 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5846896 
n_nop = 5786885 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000711 
CoL_Bus_Util = 0.009556 
Either_Row_CoL_Bus_Util = 0.010264 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.116837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5846896 n_nop=5792548 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01702
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5829695i bk1: 2718a 5825919i bk2: 1844a 5831809i bk3: 2272a 5828481i bk4: 2204a 5828200i bk5: 2800a 5823076i bk6: 2054a 5830020i bk7: 2612a 5825937i bk8: 2236a 5825919i bk9: 3078a 5821521i bk10: 1668a 5832404i bk11: 2220a 5828987i bk12: 1596a 5832290i bk13: 2224a 5828669i bk14: 1450a 5835948i bk15: 1952a 5833446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.017018 
total_CMD = 5846896 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5636805 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5846896 
n_nop = 5792548 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000792 
CoL_Bus_Util = 0.008509 
Either_Row_CoL_Bus_Util = 0.009295 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.104344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104344
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5846896 n_nop=5787427 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01895
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5826956i bk1: 2728a 5825339i bk2: 2132a 5830636i bk3: 2296a 5829378i bk4: 2590a 5824880i bk5: 2820a 5823743i bk6: 2500a 5827052i bk7: 2648a 5825586i bk8: 2972a 5820819i bk9: 3104a 5820801i bk10: 2098a 5828626i bk11: 2232a 5828285i bk12: 1970a 5829851i bk13: 2240a 5828087i bk14: 1782a 5833671i bk15: 1952a 5832712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018950 
total_CMD = 5846896 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5619781 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5846896 
n_nop = 5787427 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000702 
CoL_Bus_Util = 0.009475 
Either_Row_CoL_Bus_Util = 0.010171 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.115305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158558, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 188300, Miss = 19928, Miss_rate = 0.106, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 173956, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 195430, Miss = 20204, Miss_rate = 0.103, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 186146, Miss = 20128, Miss_rate = 0.108, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159040, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 193430, Miss = 20376, Miss_rate = 0.105, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 175924, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156676, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 186812, Miss = 19884, Miss_rate = 0.106, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 174916, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 192660, Miss = 20020, Miss_rate = 0.104, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2141848
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1052
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1367848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1665140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 361002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2141848
icnt_total_pkts_simt_to_mem=806221
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05123
	minimum = 5
	maximum = 9
Network latency average = 5.05123
	minimum = 5
	maximum = 9
Slowest packet = 2763239
Flit latency average = 5.01372
	minimum = 5
	maximum = 9
Slowest flit = 2943554
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00635017
	minimum = 0 (at node 0)
	maximum = 0.0223172 (at node 16)
Accepted packet rate average = 0.00635017
	minimum = 0 (at node 0)
	maximum = 0.0223963 (at node 6)
Injected flit rate average = 0.00662276
	minimum = 0 (at node 0)
	maximum = 0.0223172 (at node 16)
Accepted flit rate average= 0.00662276
	minimum = 0 (at node 0)
	maximum = 0.0223963 (at node 6)
Injected packet length average = 1.04293
Accepted packet length average = 1.04293
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2632 (77 samples)
	minimum = 5 (77 samples)
	maximum = 322.792 (77 samples)
Network latency average = 22.8241 (77 samples)
	minimum = 5 (77 samples)
	maximum = 320.597 (77 samples)
Flit latency average = 21.9302 (77 samples)
	minimum = 5 (77 samples)
	maximum = 320.104 (77 samples)GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0

Fragmentation average = 0.00327896 (77 samples)
	minimum = 0 (77 samples)
	maximum = 70.6883 (77 samples)
Injected packet rate average = 0.0673399 (77 samples)
	minimum = 0.0209908 (77 samples)
	maximum = 0.18805 (77 samples)
Accepted packet rate average = 0.0673399 (77 samples)
	minimum = 0.0207863 (77 samples)
	maximum = 0.107586 (77 samples)
Injected flit rate average = 0.071681 (77 samples)
	minimum = 0.0272189 (77 samples)
	maximum = 0.188236 (GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
77 samples)
Accepted flit rate average = 0.071681 (77 samples)
	minimum = GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
0.0277491 (77 samples)
	maximum = 0.107586 (77 samples)
Injected packet size average = 1.06446 (77 samples)
Accepted packet size average = 1.06446 (77 samples)
Hops average = 1 (77 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 40 sec (640 sec)
gpgpu_simulation_rate = 399688 (inst/sec)
gpgpu_simulation_rate = 2966 (cycle/sec)
gpgpu_silicon_slowdown = 101146x
GPGPU-Sim uArch: Shader 12 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 78 '_Z12lud_internalPfii'
Destroy streams for kernel 78: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 78 
gpu_sim_cycle = 3399
gpu_sim_insn = 857088
gpu_ipc =     252.1589
gpu_tot_sim_cycle = 1901808
gpu_tot_sim_insn = 256657648
gpu_tot_ipc =     134.9546
gpu_tot_issued_cta = 10868
gpu_occupancy = 36.5293% 
gpu_tot_occupancy = 30.9438% 
max_total_param_size = 0
gpu_stall_dramfull = 1148971
gpu_stall_icnt2sh    = 389597
partiton_level_parallism =       0.6596
partiton_level_parallism_total  =       0.3302
partiton_level_parallism_util =       1.6188
partiton_level_parallism_util_total  =       1.7029
L2_BW  =      22.0752 GB/Sec
L2_BW_total  =      10.8511 GB/Sec
gpu_total_sim_rate=399778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4232618
	L1I_total_cache_misses = 77053
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46607, Miss = 28305, Miss_rate = 0.607, Pending_hits = 2842, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46335, Miss = 28064, Miss_rate = 0.606, Pending_hits = 3174, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47152, Miss = 28860, Miss_rate = 0.612, Pending_hits = 2952, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46479, Miss = 28534, Miss_rate = 0.614, Pending_hits = 3148, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46689, Miss = 28539, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45901, Miss = 27694, Miss_rate = 0.603, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47486, Miss = 28917, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47072, Miss = 28887, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 46845, Miss = 28715, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46923, Miss = 28837, Miss_rate = 0.615, Pending_hits = 2919, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46905, Miss = 28331, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47245, Miss = 28766, Miss_rate = 0.609, Pending_hits = 2942, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46815, Miss = 28448, Miss_rate = 0.608, Pending_hits = 3033, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46863, Miss = 28507, Miss_rate = 0.608, Pending_hits = 3045, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46592, Miss = 28349, Miss_rate = 0.608, Pending_hits = 3243, Reservation_fails = 20136
	L1D_total_cache_accesses = 701909
	L1D_total_cache_misses = 427753
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 45124
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253149
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253059
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4155565
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77053
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520832
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181077
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4232618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10868, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48048, 21648, 13206, 13206, 13206, 13206, 13206, 13206, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 267691008
gpgpu_n_tot_w_icount = 8365344
gpgpu_n_stall_shd_mem = 485343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417917
gpgpu_n_mem_write_global = 181077
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333312
gpgpu_n_store_insn = 2897232
gpgpu_n_shmem_insn = 93367248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1704228	W0_Idle:13766579	W0_Scoreboard:10640935	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4348242	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3343336 {8:417917,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13037544 {72:181077,}
traffic_breakdown_coretomem[INST_ACC_R] = 231624 {8:28953,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66866720 {40:1671668,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897232 {8:362154,}
traffic_breakdown_memtocore[INST_ACC_R] = 4632480 {40:115812,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 264 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	78915 	1129921 	684459 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27471 	1114 	222 	506067 	31860 	32835 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211274 	238082 	241147 	314822 	795489 	232817 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	162 	1392 	397 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6079      5961      5031      6536      5274      5926      4500      6580      5736      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6702      5412      5259      5883      5565      4636      4713      5189      5472      4698      4758      5446      5726
dram[2]:       5568      8072      6080      8144      5169      5846      5329      6835      4631      5976      5273      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6379      6274      5248      5383      5526      6352      4746      4664      5398      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6344      5982      5051      6433      5518      6010      4590      6451      5965      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6845      5199      5304      5644      5889      4605      4818      5026      5702      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857362 n_nop=5802713 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01705
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5839801i bk1: 2748a 5835746i bk2: 1830a 5842699i bk3: 2280a 5839677i bk4: 2232a 5838202i bk5: 2792a 5834517i bk6: 2066a 5839439i bk7: 2620a 5837196i bk8: 2268a 5835967i bk9: 3072a 5832666i bk10: 1696a 5842732i bk11: 2224a 5838840i bk12: 1608a 5842996i bk13: 2224a 5839337i bk14: 1450a 5846361i bk15: 1952a 5843587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017054 
total_CMD = 5857362 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5644974 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5857362 
n_nop = 5802713 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000809 
CoL_Bus_Util = 0.008527 
Either_Row_CoL_Bus_Util = 0.009330 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.106035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106035
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857362 n_nop=5797311 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01907
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5837107i bk1: 2840a 5835152i bk2: 2138a 5840537i bk3: 2296a 5840115i bk4: 2598a 5834952i bk5: 2848a 5834304i bk6: 2500a 5836795i bk7: 2644a 5836300i bk8: 2994a 5830696i bk9: 3128a 5830857i bk10: 2188a 5838252i bk11: 2232a 5838457i bk12: 1976a 5839549i bk13: 2264a 5838413i bk14: 1786a 5843798i bk15: 1952a 5843022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.019065 
total_CMD = 5857362 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5628694 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5857362 
n_nop = 5797311 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.009533 
Either_Row_CoL_Bus_Util = 0.010252 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.119859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119859
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857362 n_nop=5802639 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01707
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5836268i bk1: 2136a 5839975i bk2: 2296a 5839648i bk3: 1812a 5842744i bk4: 2808a 5834183i bk5: 2222a 5837890i bk6: 2640a 5836412i bk7: 2040a 5839251i bk8: 3082a 5832306i bk9: 2266a 5836104i bk10: 2308a 5838675i bk11: 1608a 5842552i bk12: 2228a 5839400i bk13: 1602a 5843699i bk14: 1984a 5843416i bk15: 1416a 5846715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017071 
total_CMD = 5857362 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5644549 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5857362 
n_nop = 5802639 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000815 
CoL_Bus_Util = 0.008535 
Either_Row_CoL_Bus_Util = 0.009343 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000804 
queue_avg = 0.103907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857362 n_nop=5797351 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01908
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5835616i bk1: 2488a 5837606i bk2: 2320a 5839663i bk3: 2114a 5840372i bk4: 2852a 5833505i bk5: 2616a 5834969i bk6: 2668a 5835741i bk7: 2472a 5837327i bk8: 3128a 5830974i bk9: 3006a 5830580i bk10: 2320a 5838909i bk11: 2100a 5838568i bk12: 2264a 5838680i bk13: 1980a 5840392i bk14: 1984a 5843094i bk15: 1754a 5843854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.019078 
total_CMD = 5857362 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5628967 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5857362 
n_nop = 5797351 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000710 
CoL_Bus_Util = 0.009539 
Either_Row_CoL_Bus_Util = 0.010245 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.116628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116628
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857362 n_nop=5803014 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01699
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5840161i bk1: 2718a 5836385i bk2: 1844a 5842275i bk3: 2272a 5838947i bk4: 2204a 5838666i bk5: 2800a 5833542i bk6: 2054a 5840486i bk7: 2612a 5836403i bk8: 2236a 5836385i bk9: 3078a 5831987i bk10: 1668a 5842870i bk11: 2220a 5839453i bk12: 1596a 5842756i bk13: 2224a 5839135i bk14: 1450a 5846414i bk15: 1952a 5843912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.016988 
total_CMD = 5857362 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5647271 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5857362 
n_nop = 5803014 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000791 
CoL_Bus_Util = 0.008494 
Either_Row_CoL_Bus_Util = 0.009279 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.104158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857362 n_nop=5797893 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01892
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5837422i bk1: 2728a 5835805i bk2: 2132a 5841102i bk3: 2296a 5839844i bk4: 2590a 5835346i bk5: 2820a 5834209i bk6: 2500a 5837518i bk7: 2648a 5836052i bk8: 2972a 5831285i bk9: 3104a 5831267i bk10: 2098a 5839092i bk11: 2232a 5838751i bk12: 1970a 5840317i bk13: 2240a 5838553i bk14: 1782a 5844137i bk15: 1952a 5843178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018916 
total_CMD = 5857362 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5630247 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5857362 
n_nop = 5797893 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000701 
CoL_Bus_Util = 0.009458 
Either_Row_CoL_Bus_Util = 0.010153 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.115099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115099

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158558, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 189652, Miss = 19928, Miss_rate = 0.105, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 173956, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 196602, Miss = 20204, Miss_rate = 0.103, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 187538, Miss = 20128, Miss_rate = 0.107, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159092, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 194678, Miss = 20376, Miss_rate = 0.105, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 175976, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156676, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 188192, Miss = 19884, Miss_rate = 0.106, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 174916, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 193828, Miss = 20020, Miss_rate = 0.103, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2149664
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1048
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1374376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104416
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1671668
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115812
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2149664
icnt_total_pkts_simt_to_mem=809039
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.3599
	minimum = 5
	maximum = 266
Network latency average = 57.9751
	minimum = 5
	maximum = 266
Slowest packet = 2770578
Flit latency average = 55.0593
	minimum = 5
	maximum = 266
Slowest flit = 2951079
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.109597
	minimum = 0 (at node 15)
	maximum = 0.409532 (at node 19)
Accepted packet rate average = 0.109597
	minimum = 0 (at node 15)
	maximum = 0.178876 (at node 0)
Injected flit rate average = 0.115873
	minimum = 0 (at node 15)
	maximum = 0.409532 (at node 19)
Accepted flit rate average= 0.115873
	minimum = 0 (at node 15)
	maximum = 0.178876 (at node 0)
Injected packet length average = 1.05727
Accepted packet length average = 1.05727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7516 (78 samples)
	minimum = 5 (78 samples)
	maximum = 322.064 (78 samples)
Network latency average = 23.2748 (78 samples)
	minimum = 5 (78 samples)
	maximum = 319.897 (78 samples)
Flit latency average = 22.355 (78 samples)
	minimum = 5 (78 samples)
	maximum = 319.41 (78 samples)
Fragmentation average = 0.00323692 (78 samples)
	minimum = 0 (78 samples)
	maximum = 69.7821 (78 samples)
Injected packet rate average = 0.0678817 (78 samples)
	minimum = 0.0207217 (78 samples)
	maximum = 0.19089 (78 samples)
Accepted packet rate average = 0.0678817 (78 samples)
	minimum = 0.0205198 (78 samples)
	maximum = 0.1085 (78 samples)
Injected flit rate average = 0.0722476 (78 samples)
	minimum = 0.0268699 (78 samples)
	maximum = 0.191073 (78 samples)
Accepted flit rate average = 0.0722476 (78 samples)
	minimum = 0.0273933 (78 samples)
	maximum = 0.1085 (78 samples)
Injected packet size average = 1.06432 (78 samples)
Accepted packet size average = 1.06432 (78 samples)
Hops average = 1 (78 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 42 sec (642 sec)
gpgpu_simulation_rate = 399778 (inst/sec)
gpgpu_simulation_rate = 2962 (cycle/sec)
gpgpu_silicon_slowdown = 101282x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 79 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 79: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 79 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1928207
gpu_tot_sim_insn = 256677528
gpu_tot_ipc =     133.1172
gpu_tot_issued_cta = 10869
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.8997% 
max_total_param_size = 0
gpu_stall_dramfull = 1148971
gpu_stall_icnt2sh    = 389597
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3257
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7028
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      10.7033 GB/Sec
gpu_total_sim_rate=397949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4234290
	L1I_total_cache_misses = 77065
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46607, Miss = 28305, Miss_rate = 0.607, Pending_hits = 2842, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46335, Miss = 28064, Miss_rate = 0.606, Pending_hits = 3174, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47152, Miss = 28860, Miss_rate = 0.612, Pending_hits = 2952, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46510, Miss = 28550, Miss_rate = 0.614, Pending_hits = 3148, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46689, Miss = 28539, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45901, Miss = 27694, Miss_rate = 0.603, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47486, Miss = 28917, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47072, Miss = 28887, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 46845, Miss = 28715, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46923, Miss = 28837, Miss_rate = 0.615, Pending_hits = 2919, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46905, Miss = 28331, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47245, Miss = 28766, Miss_rate = 0.609, Pending_hits = 2942, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46815, Miss = 28448, Miss_rate = 0.608, Pending_hits = 3033, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46863, Miss = 28507, Miss_rate = 0.608, Pending_hits = 3045, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46592, Miss = 28349, Miss_rate = 0.608, Pending_hits = 3243, Reservation_fails = 20136
	L1D_total_cache_accesses = 701940
	L1D_total_cache_misses = 427769
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 45124
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253155
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253065
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4157225
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77065
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520848
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181092
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4234290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10869, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48048, 21648, 13206, 13206, 13206, 13206, 13206, 13206, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 267785376
gpgpu_n_tot_w_icount = 8368293
gpgpu_n_stall_shd_mem = 485847
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417933
gpgpu_n_mem_write_global = 181092
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333568
gpgpu_n_store_insn = 2897472
gpgpu_n_shmem_insn = 93371944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 121352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1704228	W0_Idle:13796686	W0_Scoreboard:10660675	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:575496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4351191	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3343464 {8:417933,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13038624 {72:181092,}
traffic_breakdown_coretomem[INST_ACC_R] = 231720 {8:28965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66869280 {40:1671732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897472 {8:362184,}
traffic_breakdown_memtocore[INST_ACC_R] = 4634400 {40:115860,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	78946 	1129984 	684459 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27483 	1114 	222 	506098 	31860 	32835 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211368 	238082 	241147 	314822 	795489 	232817 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	162 	1402 	397 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6083      5961      5031      6536      5274      5926      4500      6580      5736      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6702      5412      5259      5883      5565      4636      4713      5189      5472      4698      4758      5446      5726
dram[2]:       5568      8072      6084      8144      5169      5846      5329      6835      4631      5976      5273      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6379      6274      5248      5383      5526      6352      4746      4664      5398      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6348      5982      5051      6433      5518      6010      4590      6451      5965      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6845      5199      5304      5644      5889      4605      4818      5026      5702      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5938668 n_nop=5884019 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01682
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5921107i bk1: 2748a 5917052i bk2: 1830a 5924005i bk3: 2280a 5920983i bk4: 2232a 5919508i bk5: 2792a 5915823i bk6: 2066a 5920745i bk7: 2620a 5918502i bk8: 2268a 5917273i bk9: 3072a 5913972i bk10: 1696a 5924038i bk11: 2224a 5920146i bk12: 1608a 5924302i bk13: 2224a 5920643i bk14: 1450a 5927667i bk15: 1952a 5924893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016821 
total_CMD = 5938668 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5726280 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 5938668 
n_nop = 5884019 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000798 
CoL_Bus_Util = 0.008410 
Either_Row_CoL_Bus_Util = 0.009202 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.104583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104583
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5938668 n_nop=5878617 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.0188
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5918413i bk1: 2840a 5916458i bk2: 2138a 5921843i bk3: 2296a 5921421i bk4: 2598a 5916258i bk5: 2848a 5915610i bk6: 2500a 5918101i bk7: 2644a 5917606i bk8: 2994a 5912002i bk9: 3128a 5912163i bk10: 2188a 5919558i bk11: 2232a 5919763i bk12: 1976a 5920855i bk13: 2264a 5919719i bk14: 1786a 5925104i bk15: 1952a 5924328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.018804 
total_CMD = 5938668 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5710000 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 5938668 
n_nop = 5878617 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000714 
CoL_Bus_Util = 0.009402 
Either_Row_CoL_Bus_Util = 0.010112 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000450 
queue_avg = 0.118218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118218
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5938668 n_nop=5883945 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01684
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5917574i bk1: 2136a 5921281i bk2: 2296a 5920954i bk3: 1812a 5924050i bk4: 2808a 5915489i bk5: 2222a 5919196i bk6: 2640a 5917718i bk7: 2040a 5920557i bk8: 3082a 5913612i bk9: 2266a 5917410i bk10: 2308a 5919981i bk11: 1608a 5923858i bk12: 2228a 5920706i bk13: 1602a 5925005i bk14: 1984a 5924722i bk15: 1416a 5928021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016837 
total_CMD = 5938668 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5725855 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 5938668 
n_nop = 5883945 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000804 
CoL_Bus_Util = 0.008419 
Either_Row_CoL_Bus_Util = 0.009215 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.102484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102484
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5938668 n_nop=5878657 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01882
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5916922i bk1: 2488a 5918912i bk2: 2320a 5920969i bk3: 2114a 5921678i bk4: 2852a 5914811i bk5: 2616a 5916275i bk6: 2668a 5917047i bk7: 2472a 5918633i bk8: 3128a 5912280i bk9: 3006a 5911886i bk10: 2320a 5920215i bk11: 2100a 5919874i bk12: 2264a 5919986i bk13: 1980a 5921698i bk14: 1984a 5924400i bk15: 1754a 5925160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.018817 
total_CMD = 5938668 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5710273 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 5938668 
n_nop = 5878657 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.009408 
Either_Row_CoL_Bus_Util = 0.010105 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.115031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5938668 n_nop=5884320 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01676
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5921467i bk1: 2718a 5917691i bk2: 1844a 5923581i bk3: 2272a 5920253i bk4: 2204a 5919972i bk5: 2800a 5914848i bk6: 2054a 5921792i bk7: 2612a 5917709i bk8: 2236a 5917691i bk9: 3078a 5913293i bk10: 1668a 5924176i bk11: 2220a 5920759i bk12: 1596a 5924062i bk13: 2224a 5920441i bk14: 1450a 5927720i bk15: 1952a 5925218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.016755 
total_CMD = 5938668 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5728577 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 5938668 
n_nop = 5884320 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.008378 
Either_Row_CoL_Bus_Util = 0.009152 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.102732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102732
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5938668 n_nop=5879199 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01866
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5918728i bk1: 2728a 5917111i bk2: 2132a 5922408i bk3: 2296a 5921150i bk4: 2590a 5916652i bk5: 2820a 5915515i bk6: 2500a 5918824i bk7: 2648a 5917358i bk8: 2972a 5912591i bk9: 3104a 5912573i bk10: 2098a 5920398i bk11: 2232a 5920057i bk12: 1970a 5921623i bk13: 2240a 5919859i bk14: 1782a 5925443i bk15: 1952a 5924484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018657 
total_CMD = 5938668 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5711553 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 5938668 
n_nop = 5879199 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000691 
CoL_Bus_Util = 0.009329 
Either_Row_CoL_Bus_Util = 0.010014 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.113523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158566, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 189682, Miss = 19928, Miss_rate = 0.105, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 173964, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 196602, Miss = 20204, Miss_rate = 0.103, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 187576, Miss = 20128, Miss_rate = 0.107, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159092, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 194686, Miss = 20376, Miss_rate = 0.105, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 175976, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156684, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 188226, Miss = 19884, Miss_rate = 0.106, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 174924, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 193828, Miss = 20020, Miss_rate = 0.103, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2149806
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1048
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1374440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358638
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104464
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1671732
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362184
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2149806
icnt_total_pkts_simt_to_mem=809097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2777762
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2958703
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 3)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 3)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 3)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.5054 (79 samples)
	minimum = 5 (79 samples)
	maximum = 318.139 (79 samples)
Network latency average = 23.0445 (79 samples)
	minimum = 5 (79 samples)
	maximum = 315.924 (79 samples)
Flit latency average = 22.1353 (79 samples)
	minimum = 5 (79 samples)
	maximum = 315.43 (79 samples)
Fragmentation average = 0.00319595 (79 samples)
	minimum = 0 (79 samples)
	maximum = 68.8987 (79 samples)
Injected packet rate average = 0.0670257 (79 samples)
	minimum = 0.0204594 (79 samples)
	maximum = 0.188494 (79 samples)
Accepted packet rate average = 0.0670257 (79 samples)
	minimum = 0.0202601 (79 samples)
	maximum = 0.107194 (79 samples)
Injected flit rate average = 0.0713366 (79 samples)
	minimum = 0.0265298 (79 samples)
	maximum = 0.188682 (79 samples)
Accepted flit rate average = 0.0713366 (79 samples)
	minimum = 0.0270466 (79 samples)
	maximum = 0.107194 (79 samples)
Injected packet size average = 1.06432 (79 samples)
Accepted packet size average = 1.06432 (79 samples)
Hops average = 1 (79 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 45 sec (645 sec)
gpgpu_simulation_rate = 397949 (inst/sec)
gpgpu_simulation_rate = 2989 (cycle/sec)
gpgpu_silicon_slowdown = 100368x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 80 '_Z13lud_perimeterPfii'
Destroy streams for kernel 80: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 80 
gpu_sim_cycle = 25271
gpu_sim_insn = 98400
gpu_ipc =       3.8938
gpu_tot_sim_cycle = 1953478
gpu_tot_sim_insn = 256775928
gpu_tot_ipc =     131.4455
gpu_tot_issued_cta = 10874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.6940% 
max_total_param_size = 0
gpu_stall_dramfull = 1148971
gpu_stall_icnt2sh    = 389597
partiton_level_parallism =       0.0304
partiton_level_parallism_total  =       0.3219
partiton_level_parallism_util =       1.0105
partiton_level_parallism_util_total  =       1.7014
L2_BW  =       1.0492 GB/Sec
L2_BW_total  =      10.5784 GB/Sec
gpu_total_sim_rate=396259

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4237340
	L1I_total_cache_misses = 77454
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46607, Miss = 28305, Miss_rate = 0.607, Pending_hits = 2842, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46335, Miss = 28064, Miss_rate = 0.606, Pending_hits = 3174, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47152, Miss = 28860, Miss_rate = 0.612, Pending_hits = 2952, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46510, Miss = 28550, Miss_rate = 0.614, Pending_hits = 3148, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46768, Miss = 28571, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 45980, Miss = 27742, Miss_rate = 0.603, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47565, Miss = 28965, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47151, Miss = 28935, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 46924, Miss = 28763, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 46923, Miss = 28837, Miss_rate = 0.615, Pending_hits = 2919, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 46905, Miss = 28331, Miss_rate = 0.604, Pending_hits = 2960, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47245, Miss = 28766, Miss_rate = 0.609, Pending_hits = 2942, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46815, Miss = 28448, Miss_rate = 0.608, Pending_hits = 3033, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46863, Miss = 28507, Miss_rate = 0.608, Pending_hits = 3045, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46592, Miss = 28349, Miss_rate = 0.608, Pending_hits = 3243, Reservation_fails = 20136
	L1D_total_cache_accesses = 702335
	L1D_total_cache_misses = 427993
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 45124
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253200
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253110
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4159886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77454
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 521088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181247
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4237340

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48048, 21648, 13206, 13206, 13206, 13206, 13206, 13206, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 267978336
gpgpu_n_tot_w_icount = 8374323
gpgpu_n_stall_shd_mem = 486967
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418157
gpgpu_n_mem_write_global = 181247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8337408
gpgpu_n_store_insn = 2899952
gpgpu_n_shmem_insn = 93403784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8053152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1704483	W0_Idle:13978109	W0_Scoreboard:10721229	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721706
single_issue_nums: WS0:4357221	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3345256 {8:418157,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13049784 {72:181247,}
traffic_breakdown_coretomem[INST_ACC_R] = 234832 {8:29354,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66905120 {40:1672628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2899952 {8:362494,}
traffic_breakdown_memtocore[INST_ACC_R] = 4696640 {40:117416,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	79322 	1130814 	684459 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27869 	1117 	222 	506477 	31860 	32835 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212574 	238082 	241147 	314822 	795489 	232817 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	171 	1424 	397 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6097      5961      5036      6536      5279      5926      4505      6580      5738      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6717      5412      5259      5883      5565      4636      4713      5189      5472      4698      4758      5446      5726
dram[2]:       5568      8072      6098      8144      5174      5846      5334      6835      4635      5976      5275      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6394      6274      5248      5383      5526      6352      4746      4664      5398      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6365      5982      5056      6433      5524      6010      4595      6451      5967      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6862      5199      5304      5644      5889      4605      4818      5026      5702      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6016500 n_nop=5961851 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.0166
n_activity=266849 dram_eff=0.3743
bk0: 2132a 5998939i bk1: 2748a 5994884i bk2: 1830a 6001837i bk3: 2280a 5998815i bk4: 2232a 5997340i bk5: 2792a 5993655i bk6: 2066a 5998577i bk7: 2620a 5996334i bk8: 2268a 5995105i bk9: 3072a 5991804i bk10: 1696a 6001870i bk11: 2224a 5997978i bk12: 1608a 6002134i bk13: 2224a 5998475i bk14: 1450a 6005499i bk15: 1952a 6002725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016603 
total_CMD = 6016500 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5804112 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6016500 
n_nop = 5961851 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000788 
CoL_Bus_Util = 0.008302 
Either_Row_CoL_Bus_Util = 0.009083 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.103230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6016500 n_nop=5956449 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01856
n_activity=284711 dram_eff=0.3922
bk0: 2492a 5996245i bk1: 2840a 5994290i bk2: 2138a 5999675i bk3: 2296a 5999253i bk4: 2598a 5994090i bk5: 2848a 5993442i bk6: 2500a 5995933i bk7: 2644a 5995438i bk8: 2994a 5989834i bk9: 3128a 5989995i bk10: 2188a 5997390i bk11: 2232a 5997595i bk12: 1976a 5998687i bk13: 2264a 5997551i bk14: 1786a 6002936i bk15: 1952a 6002160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.018561 
total_CMD = 6016500 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5787832 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6016500 
n_nop = 5956449 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.009280 
Either_Row_CoL_Bus_Util = 0.009981 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.116689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116689
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6016500 n_nop=5961777 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01662
n_activity=267823 dram_eff=0.3733
bk0: 2774a 5995406i bk1: 2136a 5999113i bk2: 2296a 5998786i bk3: 1812a 6001882i bk4: 2808a 5993321i bk5: 2222a 5997028i bk6: 2640a 5995550i bk7: 2040a 5998389i bk8: 3082a 5991444i bk9: 2266a 5995242i bk10: 2308a 5997813i bk11: 1608a 6001690i bk12: 2228a 5998538i bk13: 1602a 6002837i bk14: 1984a 6002554i bk15: 1416a 6005853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016619 
total_CMD = 6016500 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5803687 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6016500 
n_nop = 5961777 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000793 
CoL_Bus_Util = 0.008310 
Either_Row_CoL_Bus_Util = 0.009095 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.101158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6016500 n_nop=5956489 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01857
n_activity=284555 dram_eff=0.3927
bk0: 2840a 5994754i bk1: 2488a 5996744i bk2: 2320a 5998801i bk3: 2114a 5999510i bk4: 2852a 5992643i bk5: 2616a 5994107i bk6: 2668a 5994879i bk7: 2472a 5996465i bk8: 3128a 5990112i bk9: 3006a 5989718i bk10: 2320a 5998047i bk11: 2100a 5997706i bk12: 2264a 5997818i bk13: 1980a 5999530i bk14: 1984a 6002232i bk15: 1754a 6002992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.018573 
total_CMD = 6016500 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5788105 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6016500 
n_nop = 5956489 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000691 
CoL_Bus_Util = 0.009287 
Either_Row_CoL_Bus_Util = 0.009974 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.113543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6016500 n_nop=5962152 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01654
n_activity=263987 dram_eff=0.3769
bk0: 2112a 5999299i bk1: 2718a 5995523i bk2: 1844a 6001413i bk3: 2272a 5998085i bk4: 2204a 5997804i bk5: 2800a 5992680i bk6: 2054a 5999624i bk7: 2612a 5995541i bk8: 2236a 5995523i bk9: 3078a 5991125i bk10: 1668a 6002008i bk11: 2220a 5998591i bk12: 1596a 6001894i bk13: 2224a 5998273i bk14: 1450a 6005552i bk15: 1952a 6003050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.016539 
total_CMD = 6016500 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5806409 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6016500 
n_nop = 5962152 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000770 
CoL_Bus_Util = 0.008269 
Either_Row_CoL_Bus_Util = 0.009033 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.101403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6016500 n_nop=5957031 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01842
n_activity=283162 dram_eff=0.3913
bk0: 2488a 5996560i bk1: 2728a 5994943i bk2: 2132a 6000240i bk3: 2296a 5998982i bk4: 2590a 5994484i bk5: 2820a 5993347i bk6: 2500a 5996656i bk7: 2648a 5995190i bk8: 2972a 5990423i bk9: 3104a 5990405i bk10: 2098a 5998230i bk11: 2232a 5997889i bk12: 1970a 5999455i bk13: 2240a 5997691i bk14: 1782a 6003275i bk15: 1952a 6002316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018416 
total_CMD = 6016500 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5789385 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6016500 
n_nop = 5957031 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.009208 
Either_Row_CoL_Bus_Util = 0.009884 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.112055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158706, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 190114, Miss = 19928, Miss_rate = 0.105, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174084, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 196882, Miss = 20204, Miss_rate = 0.103, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 187968, Miss = 20128, Miss_rate = 0.107, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159212, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 194926, Miss = 20376, Miss_rate = 0.105, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176096, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156804, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 188632, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175060, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 194084, Miss = 20020, Miss_rate = 0.103, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2152568
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1047
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1375336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358948
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 106020
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1672628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362494
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2152568
icnt_total_pkts_simt_to_mem=810020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04561
	minimum = 5
	maximum = 8
Network latency average = 5.04561
	minimum = 5
	maximum = 8
Slowest packet = 2777814
Flit latency average = 5.00163
	minimum = 5
	maximum = 8
Slowest flit = 2958906
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00517355
	minimum = 0 (at node 0)
	maximum = 0.0170947 (at node 16)
Accepted packet rate average = 0.00517355
	minimum = 0 (at node 0)
	maximum = 0.0223972 (at node 6)
Injected flit rate average = 0.00540072
	minimum = 0 (at node 0)
	maximum = 0.0170947 (at node 16)
Accepted flit rate average= 0.00540072
	minimum = 0 (at node 0)
	maximum = 0.0223972 (at node 6)
Injected packet length average = 1.04391
Accepted packet length average = 1.04391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2621 (80 samples)
	minimum = 5 (80 samples)
	maximum = 314.262 (80 samples)
Network latency average = 22.8195 (80 samples)
	minimum = 5 (80 samples)
	maximum = 312.075 (80 samples)
Flit latency average = 21.9211 (80 samples)
	minimum = 5 (80 samples)
	maximum = 311.587 (80 samples)
Fragmentation average = 0.003156 (80 samples)
	minimum = 0 (80 samples)
	maximum = 68.0375 (80 samples)
Injected packet rate average = 0.0662526 (80 samples)
	minimum = 0.0202036 (80 samples)
	maximum = 0.186352 (80 samples)
Accepted packet rate average = 0.0662526 (80 samples)
	minimum = 0.0200068 (80 samples)
	maximum = 0.106134 (80 samples)
Injected flit rate average = 0.0705124 (80 samples)
	minimum = 0.0261982 (80 samples)
	maximum = 0.186537 (80 samples)
Accepted flit rate average = 0.0705124 (80 samples)
	minimum = 0.0267085 (80 samples)
	maximum = 0.106134 (80 samples)
Injected packet size average = 1.0643 (80 samples)
Accepted packet size average = 1.0643 (80 samples)
Hops average = 1 (80 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 48 sec (648 sec)
gpgpu_simulation_rate = 396259 (inst/sec)
gpgpu_simulation_rate = 3014 (cycle/sec)
gpgpu_silicon_slowdown = 99535x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 81 '_Z12lud_internalPfii'
Destroy streams for kernel 81: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 81 
gpu_sim_cycle = 2837
gpu_sim_insn = 595200
gpu_ipc =     209.7991
gpu_tot_sim_cycle = 1956315
gpu_tot_sim_insn = 257371128
gpu_tot_ipc =     131.5591
gpu_tot_issued_cta = 10899
gpu_occupancy = 26.2385% 
gpu_tot_occupancy = 30.6844% 
max_total_param_size = 0
gpu_stall_dramfull = 1151581
gpu_stall_icnt2sh    = 390079
partiton_level_parallism =       0.4896
partiton_level_parallism_total  =       0.3221
partiton_level_parallism_util =       1.5264
partiton_level_parallism_util_total  =       1.7010
L2_BW  =      16.0936 GB/Sec
L2_BW_total  =      10.5864 GB/Sec
gpu_total_sim_rate=396565

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4246740
	L1I_total_cache_misses = 77718
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46735, Miss = 28385, Miss_rate = 0.607, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46463, Miss = 28144, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47280, Miss = 28940, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46638, Miss = 28630, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46832, Miss = 28603, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46044, Miss = 27790, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47629, Miss = 29013, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47215, Miss = 28983, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 46988, Miss = 28811, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47051, Miss = 28885, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47033, Miss = 28411, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47373, Miss = 28846, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46943, Miss = 28528, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46991, Miss = 28587, Miss_rate = 0.608, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46720, Miss = 28397, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 703935
	L1D_total_cache_misses = 428953
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253800
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253710
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4169022
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77718
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181647
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4246740

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10899, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48141, 21741, 13299, 13299, 13299, 13299, 13299, 13299, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 268573536
gpgpu_n_tot_w_icount = 8392923
gpgpu_n_stall_shd_mem = 487767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419117
gpgpu_n_mem_write_global = 181647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356608
gpgpu_n_store_insn = 2906352
gpgpu_n_shmem_insn = 93621384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708029	W0_Idle:13992495	W0_Scoreboard:10759497	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4366521	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3352936 {8:419117,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13078584 {72:181647,}
traffic_breakdown_coretomem[INST_ACC_R] = 235064 {8:29383,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67058720 {40:1676468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906352 {8:363294,}
traffic_breakdown_memtocore[INST_ACC_R] = 4701280 {40:117532,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	79450 	1133231 	686554 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27894 	1121 	222 	507709 	31978 	32845 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212801 	238320 	241565 	316060 	797905 	232920 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	172 	1426 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5072      6536      5328      5926      4538      6580      5761      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5293      5883      5602      4636      4750      5189      5493      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5211      5846      5386      6835      4670      5976      5299      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5281      5383      5561      6352      4782      4664      5417      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5092      6433      5573      6010      4628      6451      5981      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5334      5644      5916      4605      4851      5026      5713      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6025235 n_nop=5970586 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01658
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6007674i bk1: 2748a 6003619i bk2: 1830a 6010572i bk3: 2280a 6007550i bk4: 2232a 6006075i bk5: 2792a 6002390i bk6: 2066a 6007312i bk7: 2620a 6005069i bk8: 2268a 6003840i bk9: 3072a 6000539i bk10: 1696a 6010605i bk11: 2224a 6006713i bk12: 1608a 6010869i bk13: 2224a 6007210i bk14: 1450a 6014234i bk15: 1952a 6011460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016579 
total_CMD = 6025235 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5812847 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6025235 
n_nop = 5970586 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000786 
CoL_Bus_Util = 0.008290 
Either_Row_CoL_Bus_Util = 0.009070 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.103081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6025235 n_nop=5965184 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01853
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6004980i bk1: 2840a 6003025i bk2: 2138a 6008410i bk3: 2296a 6007988i bk4: 2598a 6002825i bk5: 2848a 6002177i bk6: 2500a 6004668i bk7: 2644a 6004173i bk8: 2994a 5998569i bk9: 3128a 5998730i bk10: 2188a 6006125i bk11: 2232a 6006330i bk12: 1976a 6007422i bk13: 2264a 6006286i bk14: 1786a 6011671i bk15: 1952a 6010895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.018534 
total_CMD = 6025235 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5796567 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6025235 
n_nop = 5965184 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000704 
CoL_Bus_Util = 0.009267 
Either_Row_CoL_Bus_Util = 0.009967 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.116520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6025235 n_nop=5970512 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.0166
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6004141i bk1: 2136a 6007848i bk2: 2296a 6007521i bk3: 1812a 6010617i bk4: 2808a 6002056i bk5: 2222a 6005763i bk6: 2640a 6004285i bk7: 2040a 6007124i bk8: 3082a 6000179i bk9: 2266a 6003977i bk10: 2308a 6006548i bk11: 1608a 6010425i bk12: 2228a 6007273i bk13: 1602a 6011572i bk14: 1984a 6011289i bk15: 1416a 6014588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016595 
total_CMD = 6025235 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5812422 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6025235 
n_nop = 5970512 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000792 
CoL_Bus_Util = 0.008298 
Either_Row_CoL_Bus_Util = 0.009082 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.101011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6025235 n_nop=5965224 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01855
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6003489i bk1: 2488a 6005479i bk2: 2320a 6007536i bk3: 2114a 6008245i bk4: 2852a 6001378i bk5: 2616a 6002842i bk6: 2668a 6003614i bk7: 2472a 6005200i bk8: 3128a 5998847i bk9: 3006a 5998453i bk10: 2320a 6006782i bk11: 2100a 6006441i bk12: 2264a 6006553i bk13: 1980a 6008265i bk14: 1984a 6010967i bk15: 1754a 6011727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.018546 
total_CMD = 6025235 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5796840 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6025235 
n_nop = 5965224 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000690 
CoL_Bus_Util = 0.009273 
Either_Row_CoL_Bus_Util = 0.009960 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.113378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113378
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6025235 n_nop=5970887 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01651
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6008034i bk1: 2718a 6004258i bk2: 1844a 6010148i bk3: 2272a 6006820i bk4: 2204a 6006539i bk5: 2800a 6001415i bk6: 2054a 6008359i bk7: 2612a 6004276i bk8: 2236a 6004258i bk9: 3078a 5999860i bk10: 1668a 6010743i bk11: 2220a 6007326i bk12: 1596a 6010629i bk13: 2224a 6007008i bk14: 1450a 6014287i bk15: 1952a 6011785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.016515 
total_CMD = 6025235 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5815144 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6025235 
n_nop = 5970887 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000769 
CoL_Bus_Util = 0.008257 
Either_Row_CoL_Bus_Util = 0.009020 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.101256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6025235 n_nop=5965766 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01839
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6005295i bk1: 2728a 6003678i bk2: 2132a 6008975i bk3: 2296a 6007717i bk4: 2590a 6003219i bk5: 2820a 6002082i bk6: 2500a 6005391i bk7: 2648a 6003925i bk8: 2972a 5999158i bk9: 3104a 5999140i bk10: 2098a 6006965i bk11: 2232a 6006624i bk12: 1970a 6008190i bk13: 2240a 6006426i bk14: 1782a 6012010i bk15: 1952a 6011051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018389 
total_CMD = 6025235 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5798120 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6025235 
n_nop = 5965766 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000681 
CoL_Bus_Util = 0.009195 
Either_Row_CoL_Bus_Util = 0.009870 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.111892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111892

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158706, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 190768, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174084, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 197774, Miss = 20204, Miss_rate = 0.102, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 188622, Miss = 20128, Miss_rate = 0.107, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159256, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 195814, Miss = 20376, Miss_rate = 0.104, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176140, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156804, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 189300, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175060, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 194996, Miss = 20020, Miss_rate = 0.103, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2157324
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1045
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1379176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 106136
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1676468
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117532
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2157324
icnt_total_pkts_simt_to_mem=811809
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.5084
	minimum = 5
	maximum = 138
Network latency average = 47.4889
	minimum = 5
	maximum = 125
Slowest packet = 2782578
Flit latency average = 44.8953
	minimum = 5
	maximum = 125
Slowest flit = 2965691
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.080223
	minimum = 0 (at node 15)
	maximum = 0.321466 (at node 26)
Accepted packet rate average = 0.080223
	minimum = 0 (at node 15)
	maximum = 0.140994 (at node 3)
Injected flit rate average = 0.085445
	minimum = 0 (at node 15)
	maximum = 0.321466 (at node 26)
Accepted flit rate average= 0.085445
	minimum = 0 (at node 15)
	maximum = 0.140994 (at node 3)
Injected packet length average = 1.06509
Accepted packet length average = 1.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.5862 (81 samples)
	minimum = 5 (81 samples)
	maximum = 312.086 (81 samples)
Network latency average = 23.1241 (81 samples)
	minimum = 5 (81 samples)
	maximum = 309.765 (81 samples)
Flit latency average = 22.2048 (81 samples)
	minimum = 5 (81 samples)
	maximum = 309.284 (81 samples)
Fragmentation average = 0.00311704 (81 samples)
	minimum = 0 (81 samples)
	maximum = 67.1975 (81 samples)
Injected packet rate average = 0.066425 (81 samples)
	minimum = 0.0199542 (81 samples)
	maximum = 0.18802 (81 samples)
Accepted packet rate average = 0.066425 (81 samples)
	minimum = 0.0197598 (81 samples)
	maximum = 0.106565 (81 samples)
Injected flit rate average = 0.0706967 (81 samples)
	minimum = 0.0258747 (81 samples)
	maximum = 0.188203 (81 samples)
Accepted flit rate average = 0.0706967 (81 samples)
	minimum = 0.0263788 (81 samples)
	maximum = 0.106565 (81 samples)
Injected packet size average = 1.06431 (81 samples)
Accepted packet size average = 1.06431 (81 samples)
Hops average = 1 (81 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 49 sec (649 sec)
gpgpu_simulation_rate = 396565 (inst/sec)
gpgpu_simulation_rate = 3014 (cycle/sec)
gpgpu_silicon_slowdown = 99535x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 82 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 82: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 82 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 1982714
gpu_tot_sim_insn = 257391008
gpu_tot_ipc =     129.8175
gpu_tot_issued_cta = 10900
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.6412% 
max_total_param_size = 0
gpu_stall_dramfull = 1151581
gpu_stall_icnt2sh    = 390079
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3178
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7009
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      10.4461 GB/Sec
gpu_total_sim_rate=394771

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4248412
	L1I_total_cache_misses = 77730
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46735, Miss = 28385, Miss_rate = 0.607, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46463, Miss = 28144, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47280, Miss = 28940, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46638, Miss = 28630, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46863, Miss = 28619, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46044, Miss = 27790, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47629, Miss = 29013, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47215, Miss = 28983, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 46988, Miss = 28811, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47051, Miss = 28885, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47033, Miss = 28411, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47373, Miss = 28846, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46943, Miss = 28528, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46991, Miss = 28587, Miss_rate = 0.608, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46720, Miss = 28397, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 703966
	L1D_total_cache_misses = 428969
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253806
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253716
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4170682
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77730
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4248412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48141, 21741, 13299, 13299, 13299, 13299, 13299, 13299, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 268667904
gpgpu_n_tot_w_icount = 8395872
gpgpu_n_stall_shd_mem = 488271
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419133
gpgpu_n_mem_write_global = 181662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356864
gpgpu_n_store_insn = 2906592
gpgpu_n_shmem_insn = 93626080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122976
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708029	W0_Idle:14022602	W0_Scoreboard:10779237	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:581702	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4369470	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3353064 {8:419133,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13079664 {72:181662,}
traffic_breakdown_coretomem[INST_ACC_R] = 235160 {8:29395,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67061280 {40:1676532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906592 {8:363324,}
traffic_breakdown_memtocore[INST_ACC_R] = 4703200 {40:117580,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	79481 	1133294 	686554 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27906 	1121 	222 	507740 	31978 	32845 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212895 	238320 	241565 	316060 	797905 	232920 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	172 	1436 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5075      6536      5328      5926      4538      6580      5761      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5293      5883      5602      4636      4750      5189      5493      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5214      5846      5386      6835      4670      5976      5299      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5281      5383      5561      6352      4782      4664      5417      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5095      6433      5573      6010      4628      6451      5981      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5334      5644      5916      4605      4851      5026      5713      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6106541 n_nop=6051892 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01636
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6088980i bk1: 2748a 6084925i bk2: 1830a 6091878i bk3: 2280a 6088856i bk4: 2232a 6087381i bk5: 2792a 6083696i bk6: 2066a 6088618i bk7: 2620a 6086375i bk8: 2268a 6085146i bk9: 3072a 6081845i bk10: 1696a 6091911i bk11: 2224a 6088019i bk12: 1608a 6092175i bk13: 2224a 6088516i bk14: 1450a 6095540i bk15: 1952a 6092766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016359 
total_CMD = 6106541 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5894153 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6106541 
n_nop = 6051892 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000776 
CoL_Bus_Util = 0.008179 
Either_Row_CoL_Bus_Util = 0.008949 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.101708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101708
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6106541 n_nop=6046490 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01829
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6086286i bk1: 2840a 6084331i bk2: 2138a 6089716i bk3: 2296a 6089294i bk4: 2598a 6084131i bk5: 2848a 6083483i bk6: 2500a 6085974i bk7: 2644a 6085479i bk8: 2994a 6079875i bk9: 3128a 6080036i bk10: 2188a 6087431i bk11: 2232a 6087636i bk12: 1976a 6088728i bk13: 2264a 6087592i bk14: 1786a 6092977i bk15: 1952a 6092201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.018287 
total_CMD = 6106541 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5877873 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6106541 
n_nop = 6046490 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000695 
CoL_Bus_Util = 0.009144 
Either_Row_CoL_Bus_Util = 0.009834 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.114968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6106541 n_nop=6051818 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01637
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6085447i bk1: 2136a 6089154i bk2: 2296a 6088827i bk3: 1812a 6091923i bk4: 2808a 6083362i bk5: 2222a 6087069i bk6: 2640a 6085591i bk7: 2040a 6088430i bk8: 3082a 6081485i bk9: 2266a 6085283i bk10: 2308a 6087854i bk11: 1608a 6091731i bk12: 2228a 6088579i bk13: 1602a 6092878i bk14: 1984a 6092595i bk15: 1416a 6095894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016374 
total_CMD = 6106541 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5893728 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6106541 
n_nop = 6051818 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000781 
CoL_Bus_Util = 0.008187 
Either_Row_CoL_Bus_Util = 0.008961 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.099667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0996666
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6106541 n_nop=6046530 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.0183
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6084795i bk1: 2488a 6086785i bk2: 2320a 6088842i bk3: 2114a 6089551i bk4: 2852a 6082684i bk5: 2616a 6084148i bk6: 2668a 6084920i bk7: 2472a 6086506i bk8: 3128a 6080153i bk9: 3006a 6079759i bk10: 2320a 6088088i bk11: 2100a 6087747i bk12: 2264a 6087859i bk13: 1980a 6089571i bk14: 1984a 6092273i bk15: 1754a 6093033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.018299 
total_CMD = 6106541 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5878146 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6106541 
n_nop = 6046530 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000681 
CoL_Bus_Util = 0.009150 
Either_Row_CoL_Bus_Util = 0.009827 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.111869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6106541 n_nop=6052193 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01629
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6089340i bk1: 2718a 6085564i bk2: 1844a 6091454i bk3: 2272a 6088126i bk4: 2204a 6087845i bk5: 2800a 6082721i bk6: 2054a 6089665i bk7: 2612a 6085582i bk8: 2236a 6085564i bk9: 3078a 6081166i bk10: 1668a 6092049i bk11: 2220a 6088632i bk12: 1596a 6091935i bk13: 2224a 6088314i bk14: 1450a 6095593i bk15: 1952a 6093091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.016295 
total_CMD = 6106541 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5896450 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6106541 
n_nop = 6052193 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000759 
CoL_Bus_Util = 0.008147 
Either_Row_CoL_Bus_Util = 0.008900 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.099908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0999078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6106541 n_nop=6047072 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01814
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6086601i bk1: 2728a 6084984i bk2: 2132a 6090281i bk3: 2296a 6089023i bk4: 2590a 6084525i bk5: 2820a 6083388i bk6: 2500a 6086697i bk7: 2648a 6085231i bk8: 2972a 6080464i bk9: 3104a 6080446i bk10: 2098a 6088271i bk11: 2232a 6087930i bk12: 1970a 6089496i bk13: 2240a 6087732i bk14: 1782a 6093316i bk15: 1952a 6092357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018144 
total_CMD = 6106541 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5879426 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6106541 
n_nop = 6047072 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000672 
CoL_Bus_Util = 0.009072 
Either_Row_CoL_Bus_Util = 0.009739 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.110402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158714, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 190802, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174092, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 197774, Miss = 20204, Miss_rate = 0.102, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 188660, Miss = 20128, Miss_rate = 0.107, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159256, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 195822, Miss = 20376, Miss_rate = 0.104, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176140, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156812, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 189330, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175068, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 194996, Miss = 20020, Miss_rate = 0.103, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2157466
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1044
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1379240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 106184
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1676532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363324
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117580
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2157466
icnt_total_pkts_simt_to_mem=811867
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2787622
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2969133
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 4)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 4)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 4)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.351 (82 samples)
	minimum = 5 (82 samples)
	maximum = 308.427 (82 samples)
Network latency average = 22.904 (82 samples)
	minimum = 5 (82 samples)
	maximum = 306.061 (82 samples)
Flit latency average = 21.9949 (82 samples)
	minimum = 5 (82 samples)
	maximum = 305.573 (82 samples)
Fragmentation average = 0.00307902 (82 samples)
	minimum = 0 (82 samples)
	maximum = 66.378 (82 samples)
Injected packet rate average = 0.0656181 (82 samples)
	minimum = 0.0197108 (82 samples)
	maximum = 0.185747 (82 samples)
Accepted packet rate average = 0.0656181 (82 samples)
	minimum = 0.0195189 (82 samples)
	maximum = 0.105331 (82 samples)
Injected flit rate average = 0.069838 (82 samples)
	minimum = 0.0255592 (82 samples)
	maximum = 0.185935 (82 samples)
Accepted flit rate average = 0.069838 (82 samples)
	minimum = 0.0260571 (82 samples)
	maximum = 0.105331 (82 samples)
Injected packet size average = 1.06431 (82 samples)
Accepted packet size average = 1.06431 (82 samples)
Hops average = 1 (82 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 52 sec (652 sec)
gpgpu_simulation_rate = 394771 (inst/sec)
gpgpu_simulation_rate = 3040 (cycle/sec)
gpgpu_silicon_slowdown = 98684x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 83 '_Z13lud_perimeterPfii'
Destroy streams for kernel 83: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 83 
gpu_sim_cycle = 25268
gpu_sim_insn = 78720
gpu_ipc =       3.1154
gpu_tot_sim_cycle = 2007982
gpu_tot_sim_insn = 257469728
gpu_tot_ipc =     128.2231
gpu_tot_issued_cta = 10904
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.4768% 
max_total_param_size = 0
gpu_stall_dramfull = 1151581
gpu_stall_icnt2sh    = 390079
partiton_level_parallism =       0.0249
partiton_level_parallism_total  =       0.3142
partiton_level_parallism_util =       1.0096
partiton_level_parallism_util_total  =       1.6997
L2_BW  =       0.8602 GB/Sec
L2_BW_total  =      10.3255 GB/Sec
gpu_total_sim_rate=393083

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4250852
	L1I_total_cache_misses = 78042
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46735, Miss = 28385, Miss_rate = 0.607, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46463, Miss = 28144, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47280, Miss = 28940, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46638, Miss = 28630, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46863, Miss = 28619, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46123, Miss = 27838, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47708, Miss = 29061, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47294, Miss = 29031, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47067, Miss = 28859, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47051, Miss = 28885, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47033, Miss = 28411, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47373, Miss = 28846, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 46943, Miss = 28528, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 46991, Miss = 28587, Miss_rate = 0.608, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46720, Miss = 28397, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 704282
	L1D_total_cache_misses = 429161
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253842
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4172810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78042
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522496
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181786
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4250852

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10904, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48141, 21741, 13299, 13299, 13299, 13299, 13299, 13299, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 268822272
gpgpu_n_tot_w_icount = 8400696
gpgpu_n_stall_shd_mem = 489167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419325
gpgpu_n_mem_write_global = 181786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8359936
gpgpu_n_store_insn = 2908576
gpgpu_n_shmem_insn = 93651552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8073216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708233	W0_Idle:14169594	W0_Scoreboard:10829305	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740414
single_issue_nums: WS0:4374294	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3354600 {8:419325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13088592 {72:181786,}
traffic_breakdown_coretomem[INST_ACC_R] = 237656 {8:29707,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67092000 {40:1677300,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2908576 {8:363572,}
traffic_breakdown_memtocore[INST_ACC_R] = 4753120 {40:118828,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	79797 	1133994 	686554 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28215 	1124 	222 	508056 	31978 	32845 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	213911 	238320 	241565 	316060 	797905 	232920 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	177 	1458 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5086      6536      5333      5926      4543      6580      5763      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5307      5883      5602      4636      4750      5189      5493      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5224      5846      5391      6835      4675      5976      5301      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5293      5383      5561      6352      4782      4664      5417      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5105      6433      5578      6010      4633      6451      5982      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5346      5644      5916      4605      4851      5026      5713      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6184364 n_nop=6129715 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01615
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6166803i bk1: 2748a 6162748i bk2: 1830a 6169701i bk3: 2280a 6166679i bk4: 2232a 6165204i bk5: 2792a 6161519i bk6: 2066a 6166441i bk7: 2620a 6164198i bk8: 2268a 6162969i bk9: 3072a 6159668i bk10: 1696a 6169734i bk11: 2224a 6165842i bk12: 1608a 6169998i bk13: 2224a 6166339i bk14: 1450a 6173363i bk15: 1952a 6170589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016153 
total_CMD = 6184364 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5971976 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6184364 
n_nop = 6129715 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000766 
CoL_Bus_Util = 0.008076 
Either_Row_CoL_Bus_Util = 0.008837 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.100428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100428
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6184364 n_nop=6124313 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01806
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6164109i bk1: 2840a 6162154i bk2: 2138a 6167539i bk3: 2296a 6167117i bk4: 2598a 6161954i bk5: 2848a 6161306i bk6: 2500a 6163797i bk7: 2644a 6163302i bk8: 2994a 6157698i bk9: 3128a 6157859i bk10: 2188a 6165254i bk11: 2232a 6165459i bk12: 1976a 6166551i bk13: 2264a 6165415i bk14: 1786a 6170800i bk15: 1952a 6170024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.018057 
total_CMD = 6184364 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5955696 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6184364 
n_nop = 6124313 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000686 
CoL_Bus_Util = 0.009029 
Either_Row_CoL_Bus_Util = 0.009710 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.113522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6184364 n_nop=6129641 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01617
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6163270i bk1: 2136a 6166977i bk2: 2296a 6166650i bk3: 1812a 6169746i bk4: 2808a 6161185i bk5: 2222a 6164892i bk6: 2640a 6163414i bk7: 2040a 6166253i bk8: 3082a 6159308i bk9: 2266a 6163106i bk10: 2308a 6165677i bk11: 1608a 6169554i bk12: 2228a 6166402i bk13: 1602a 6170701i bk14: 1984a 6170418i bk15: 1416a 6173717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016168 
total_CMD = 6184364 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5971551 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6184364 
n_nop = 6129641 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000772 
CoL_Bus_Util = 0.008084 
Either_Row_CoL_Bus_Util = 0.008849 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.098412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0984124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6184364 n_nop=6124353 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01807
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6162618i bk1: 2488a 6164608i bk2: 2320a 6166665i bk3: 2114a 6167374i bk4: 2852a 6160507i bk5: 2616a 6161971i bk6: 2668a 6162743i bk7: 2472a 6164329i bk8: 3128a 6157976i bk9: 3006a 6157582i bk10: 2320a 6165911i bk11: 2100a 6165570i bk12: 2264a 6165682i bk13: 1980a 6167394i bk14: 1984a 6170096i bk15: 1754a 6170856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.018069 
total_CMD = 6184364 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5955969 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6184364 
n_nop = 6124353 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000673 
CoL_Bus_Util = 0.009035 
Either_Row_CoL_Bus_Util = 0.009704 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.110461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6184364 n_nop=6130016 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01609
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6167163i bk1: 2718a 6163387i bk2: 1844a 6169277i bk3: 2272a 6165949i bk4: 2204a 6165668i bk5: 2800a 6160544i bk6: 2054a 6167488i bk7: 2612a 6163405i bk8: 2236a 6163387i bk9: 3078a 6158989i bk10: 1668a 6169872i bk11: 2220a 6166455i bk12: 1596a 6169758i bk13: 2224a 6166137i bk14: 1450a 6173416i bk15: 1952a 6170914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.016090 
total_CMD = 6184364 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5974273 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6184364 
n_nop = 6130016 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000749 
CoL_Bus_Util = 0.008045 
Either_Row_CoL_Bus_Util = 0.008788 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.098651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0986506
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6184364 n_nop=6124895 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01792
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6164424i bk1: 2728a 6162807i bk2: 2132a 6168104i bk3: 2296a 6166846i bk4: 2590a 6162348i bk5: 2820a 6161211i bk6: 2500a 6164520i bk7: 2648a 6163054i bk8: 2972a 6158287i bk9: 3104a 6158269i bk10: 2098a 6166094i bk11: 2232a 6165753i bk12: 1970a 6167319i bk13: 2240a 6165555i bk14: 1782a 6171139i bk15: 1952a 6170180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017916 
total_CMD = 6184364 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5957249 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6184364 
n_nop = 6124895 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000664 
CoL_Bus_Util = 0.008958 
Either_Row_CoL_Bus_Util = 0.009616 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.109013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109013

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158826, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191152, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174188, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 198038, Miss = 20204, Miss_rate = 0.102, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 188968, Miss = 20128, Miss_rate = 0.107, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159352, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 196038, Miss = 20376, Miss_rate = 0.104, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176236, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156908, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 189632, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175180, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 195212, Miss = 20020, Miss_rate = 0.103, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2159730
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1043
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1380008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360026
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107432
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1677300
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363572
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118828
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2159730
icnt_total_pkts_simt_to_mem=812619
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04495
	minimum = 5
	maximum = 8
Network latency average = 5.04495
	minimum = 5
	maximum = 8
Slowest packet = 2787674
Flit latency average = 5.00199
	minimum = 5
	maximum = 8
Slowest flit = 2969336
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004239
	minimum = 0 (at node 0)
	maximum = 0.0138515 (at node 16)
Accepted packet rate average = 0.004239
	minimum = 0 (at node 0)
	maximum = 0.0223999 (at node 5)
Injected flit rate average = 0.00442076
	minimum = 0 (at node 0)
	maximum = 0.0138515 (at node 16)
Accepted flit rate average= 0.00442076
	minimum = 0 (at node 0)
	maximum = 0.0223999 (at node 5)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.1184 (83 samples)
	minimum = 5 (83 samples)
	maximum = 304.807 (83 samples)
Network latency average = 22.6889 (83 samples)
	minimum = 5 (83 samples)
	maximum = 302.47 (83 samples)
Flit latency average = 21.7902 (83 samples)
	minimum = 5 (83 samples)
	maximum = 301.988 (83 samples)
Fragmentation average = 0.00304193 (83 samples)
	minimum = 0 (83 samples)
	maximum = 65.5783 (83 samples)
Injected packet rate average = 0.0648786 (83 samples)
	minimum = 0.0194734 (83 samples)
	maximum = 0.183676 (83 samples)
Accepted packet rate average = 0.0648786 (83 samples)
	minimum = 0.0192837 (83 samples)
	maximum = 0.104332 (83 samples)
Injected flit rate average = 0.0690498 (83 samples)
	minimum = 0.0252513 (83 samples)
	maximum = 0.183861 (83 samples)
Accepted flit rate average = 0.0690498 (83 samples)
	minimum = 0.0257431 (83 samples)
	maximum = 0.104332 (83 samples)
Injected packet size average = 1.06429 (83 samples)
Accepted packet size average = 1.06429 (83 samples)
Hops average = 1 (83 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 55 sec (655 sec)
gpgpu_simulation_rate = 393083 (inst/sec)
gpgpu_simulation_rate = 3065 (cycle/sec)
gpgpu_silicon_slowdown = 97879x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 84 '_Z12lud_internalPfii'
Destroy streams for kernel 84: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 84 
gpu_sim_cycle = 2647
gpu_sim_insn = 380928
gpu_ipc =     143.9093
gpu_tot_sim_cycle = 2010629
gpu_tot_sim_insn = 257850656
gpu_tot_ipc =     128.2438
gpu_tot_issued_cta = 10920
gpu_occupancy = 17.5394% 
gpu_tot_occupancy = 30.4525% 
max_total_param_size = 0
gpu_stall_dramfull = 1152549
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.3959
partiton_level_parallism_total  =       0.3143
partiton_level_parallism_util =       1.2780
partiton_level_parallism_util_total  =       1.6988
L2_BW  =      13.3464 GB/Sec
L2_BW_total  =      10.3295 GB/Sec
gpu_total_sim_rate=393065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4256868
	L1I_total_cache_misses = 78234
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46799, Miss = 28433, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46527, Miss = 28192, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47344, Miss = 28988, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46702, Miss = 28678, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46927, Miss = 28667, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46187, Miss = 27886, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47772, Miss = 29109, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47358, Miss = 29079, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47131, Miss = 28907, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47179, Miss = 28981, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47097, Miss = 28459, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47437, Miss = 28894, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47007, Miss = 28576, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47055, Miss = 28635, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46784, Miss = 28445, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 705306
	L1D_total_cache_misses = 429929
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254226
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4178634
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78234
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523264
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182042
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4256868

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48234, 21834, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269203200
gpgpu_n_tot_w_icount = 8412600
gpgpu_n_stall_shd_mem = 489679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420093
gpgpu_n_mem_write_global = 182042
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372224
gpgpu_n_store_insn = 2912672
gpgpu_n_shmem_insn = 93790816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1709405	W0_Idle:14182341	W0_Scoreboard:10869638	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4380246	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3360744 {8:420093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13107024 {72:182042,}
traffic_breakdown_coretomem[INST_ACC_R] = 237848 {8:29731,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67214880 {40:1680372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912672 {8:364084,}
traffic_breakdown_memtocore[INST_ACC_R] = 4756960 {40:118924,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	79930 	1136661 	687338 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28236 	1127 	222 	508990 	32065 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	214171 	238612 	242276 	317316 	798968 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	178 	1463 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5401      5883      5629      4636      4772      5189      5503      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5372      5383      5595      6352      4807      4664      5429      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5422      5644      5950      4605      4874      5026      5721      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6192514 n_nop=6137865 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01613
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6174953i bk1: 2748a 6170898i bk2: 1830a 6177851i bk3: 2280a 6174829i bk4: 2232a 6173354i bk5: 2792a 6169669i bk6: 2066a 6174591i bk7: 2620a 6172348i bk8: 2268a 6171119i bk9: 3072a 6167818i bk10: 1696a 6177884i bk11: 2224a 6173992i bk12: 1608a 6178148i bk13: 2224a 6174489i bk14: 1450a 6181513i bk15: 1952a 6178739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016131 
total_CMD = 6192514 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 5980126 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6192514 
n_nop = 6137865 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000765 
CoL_Bus_Util = 0.008066 
Either_Row_CoL_Bus_Util = 0.008825 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.100296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100296
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6192514 n_nop=6132463 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01803
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6172259i bk1: 2840a 6170304i bk2: 2138a 6175689i bk3: 2296a 6175267i bk4: 2598a 6170104i bk5: 2848a 6169456i bk6: 2500a 6171947i bk7: 2644a 6171452i bk8: 2994a 6165848i bk9: 3128a 6166009i bk10: 2188a 6173404i bk11: 2232a 6173609i bk12: 1976a 6174701i bk13: 2264a 6173565i bk14: 1786a 6178950i bk15: 1952a 6178174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.018033 
total_CMD = 6192514 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 5963846 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6192514 
n_nop = 6132463 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000685 
CoL_Bus_Util = 0.009017 
Either_Row_CoL_Bus_Util = 0.009697 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.113372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113372
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6192514 n_nop=6137791 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01615
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6171420i bk1: 2136a 6175127i bk2: 2296a 6174800i bk3: 1812a 6177896i bk4: 2808a 6169335i bk5: 2222a 6173042i bk6: 2640a 6171564i bk7: 2040a 6174403i bk8: 3082a 6167458i bk9: 2266a 6171256i bk10: 2308a 6173827i bk11: 1608a 6177704i bk12: 2228a 6174552i bk13: 1602a 6178851i bk14: 1984a 6178568i bk15: 1416a 6181867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016147 
total_CMD = 6192514 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 5979701 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6192514 
n_nop = 6137791 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000771 
CoL_Bus_Util = 0.008073 
Either_Row_CoL_Bus_Util = 0.008837 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.098283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0982829
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6192514 n_nop=6132503 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01805
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6170768i bk1: 2488a 6172758i bk2: 2320a 6174815i bk3: 2114a 6175524i bk4: 2852a 6168657i bk5: 2616a 6170121i bk6: 2668a 6170893i bk7: 2472a 6172479i bk8: 3128a 6166126i bk9: 3006a 6165732i bk10: 2320a 6174061i bk11: 2100a 6173720i bk12: 2264a 6173832i bk13: 1980a 6175544i bk14: 1984a 6178246i bk15: 1754a 6179006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.018045 
total_CMD = 6192514 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 5964119 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6192514 
n_nop = 6132503 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000672 
CoL_Bus_Util = 0.009023 
Either_Row_CoL_Bus_Util = 0.009691 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.110316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6192514 n_nop=6138166 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01607
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6175313i bk1: 2718a 6171537i bk2: 1844a 6177427i bk3: 2272a 6174099i bk4: 2204a 6173818i bk5: 2800a 6168694i bk6: 2054a 6175638i bk7: 2612a 6171555i bk8: 2236a 6171537i bk9: 3078a 6167139i bk10: 1668a 6178022i bk11: 2220a 6174605i bk12: 1596a 6177908i bk13: 2224a 6174287i bk14: 1450a 6181566i bk15: 1952a 6179064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.016068 
total_CMD = 6192514 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 5982423 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6192514 
n_nop = 6138166 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000748 
CoL_Bus_Util = 0.008034 
Either_Row_CoL_Bus_Util = 0.008776 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.098521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0985207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6192514 n_nop=6133045 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01789
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6172574i bk1: 2728a 6170957i bk2: 2132a 6176254i bk3: 2296a 6174996i bk4: 2590a 6170498i bk5: 2820a 6169361i bk6: 2500a 6172670i bk7: 2648a 6171204i bk8: 2972a 6166437i bk9: 3104a 6166419i bk10: 2098a 6174244i bk11: 2232a 6173903i bk12: 1970a 6175469i bk13: 2240a 6173705i bk14: 1782a 6179289i bk15: 1952a 6178330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017893 
total_CMD = 6192514 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 5965399 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6192514 
n_nop = 6133045 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000663 
CoL_Bus_Util = 0.008946 
Either_Row_CoL_Bus_Util = 0.009603 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.108870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158826, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191488, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174188, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 198930, Miss = 20204, Miss_rate = 0.102, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189320, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159388, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 196886, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176272, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156908, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 189988, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175180, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 196036, Miss = 20020, Miss_rate = 0.102, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2163410
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1042
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1383080
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107528
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1680372
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364084
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118924
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2163410
icnt_total_pkts_simt_to_mem=813923
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.7805
	minimum = 5
	maximum = 126
Network latency average = 37.7204
	minimum = 5
	maximum = 124
Slowest packet = 2793157
Flit latency average = 35.9914
	minimum = 5
	maximum = 124
Slowest flit = 2974943
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0661546
	minimum = 0 (at node 15)
	maximum = 0.336985 (at node 18)
Accepted packet rate average = 0.0661546
	minimum = 0 (at node 15)
	maximum = 0.169248 (at node 9)
Injected flit rate average = 0.0697365
	minimum = 0 (at node 15)
	maximum = 0.336985 (at node 18)
Accepted flit rate average= 0.0697365
	minimum = 0 (at node 15)
	maximum = 0.169248 (at node 9)
Injected packet length average = 1.05415
Accepted packet length average = 1.05415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2929 (84 samples)
	minimum = 5 (84 samples)
	maximum = 302.679 (84 samples)
Network latency average = 22.8678 (84 samples)
	minimum = 5 (84 samples)
	maximum = 300.345 (84 samples)
Flit latency average = 21.9593 (84 samples)
	minimum = 5 (84 samples)
	maximum = 299.869 (84 samples)
Fragmentation average = 0.00300571 (84 samples)
	minimum = 0 (84 samples)
	maximum = 64.7976 (84 samples)
Injected packet rate average = 0.0648938 (84 samples)
	minimum = 0.0192415 (84 samples)
	maximum = 0.185501 (84 samples)
Accepted packet rate average = 0.0648938 (84 samples)
	minimum = 0.0190541 (84 samples)
	maximum = 0.105105 (84 samples)
Injected flit rate average = 0.069058 (84 samples)
	minimum = 0.0249506 (84 samples)
	maximum = 0.185684 (84 samples)
Accepted flit rate average = 0.069058 (84 samples)
	minimum = 0.0254367 (84 samples)
	maximum = 0.105105 (84 samples)
Injected packet size average = 1.06417 (84 samples)
Accepted packet size average = 1.06417 (84 samples)
Hops average = 1 (84 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 56 sec (656 sec)
gpgpu_simulation_rate = 393065 (inst/sec)
gpgpu_simulation_rate = 3064 (cycle/sec)
gpgpu_silicon_slowdown = 97911x
GPGPU-Sim uArch: Shader 10 bind to kernel 85 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 85: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 85 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 2037028
gpu_tot_sim_insn = 257870536
gpu_tot_ipc =     126.5915
gpu_tot_issued_cta = 10921
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.4100% 
max_total_param_size = 0
gpu_stall_dramfull = 1152549
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3102
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6987
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =      10.1963 GB/Sec
gpu_total_sim_rate=391305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4258540
	L1I_total_cache_misses = 78246
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46799, Miss = 28433, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46527, Miss = 28192, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47344, Miss = 28988, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46702, Miss = 28678, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46927, Miss = 28667, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46187, Miss = 27886, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47772, Miss = 29109, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47358, Miss = 29079, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47131, Miss = 28907, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47179, Miss = 28981, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47128, Miss = 28475, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47437, Miss = 28894, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47007, Miss = 28576, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47055, Miss = 28635, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46784, Miss = 28445, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 705337
	L1D_total_cache_misses = 429945
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254232
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4180294
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78246
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523280
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182057
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4258540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10921, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48234, 21834, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269297568
gpgpu_n_tot_w_icount = 8415549
gpgpu_n_stall_shd_mem = 490183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420109
gpgpu_n_mem_write_global = 182057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372480
gpgpu_n_store_insn = 2912912
gpgpu_n_shmem_insn = 93795512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 124376
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1709405	W0_Idle:14212448	W0_Scoreboard:10889378	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:586729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4383195	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3360872 {8:420109,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13108104 {72:182057,}
traffic_breakdown_coretomem[INST_ACC_R] = 237944 {8:29743,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67217440 {40:1680436,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912912 {8:364114,}
traffic_breakdown_memtocore[INST_ACC_R] = 4758880 {40:118972,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	79961 	1136724 	687338 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28248 	1127 	222 	509021 	32065 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	214265 	238612 	242276 	317316 	798968 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	179 	1472 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5403      5883      5631      4636      4772      5189      5503      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5373      5383      5596      6352      4807      4664      5429      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5424      5644      5951      4605      4874      5026      5721      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6273820 n_nop=6219171 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01592
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6256259i bk1: 2748a 6252204i bk2: 1830a 6259157i bk3: 2280a 6256135i bk4: 2232a 6254660i bk5: 2792a 6250975i bk6: 2066a 6255897i bk7: 2620a 6253654i bk8: 2268a 6252425i bk9: 3072a 6249124i bk10: 1696a 6259190i bk11: 2224a 6255298i bk12: 1608a 6259454i bk13: 2224a 6255795i bk14: 1450a 6262819i bk15: 1952a 6260045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015922 
total_CMD = 6273820 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6061432 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6273820 
n_nop = 6219171 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000755 
CoL_Bus_Util = 0.007961 
Either_Row_CoL_Bus_Util = 0.008711 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.098996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0989963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6273820 n_nop=6213769 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.0178
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6253565i bk1: 2840a 6251610i bk2: 2138a 6256995i bk3: 2296a 6256573i bk4: 2598a 6251410i bk5: 2848a 6250762i bk6: 2500a 6253253i bk7: 2644a 6252758i bk8: 2994a 6247154i bk9: 3128a 6247315i bk10: 2188a 6254710i bk11: 2232a 6254915i bk12: 1976a 6256007i bk13: 2264a 6254871i bk14: 1786a 6260256i bk15: 1952a 6259480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.017800 
total_CMD = 6273820 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6045152 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6273820 
n_nop = 6213769 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000676 
CoL_Bus_Util = 0.008900 
Either_Row_CoL_Bus_Util = 0.009572 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.111903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111903
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6273820 n_nop=6219097 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01594
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6252726i bk1: 2136a 6256433i bk2: 2296a 6256106i bk3: 1812a 6259202i bk4: 2808a 6250641i bk5: 2222a 6254348i bk6: 2640a 6252870i bk7: 2040a 6255709i bk8: 3082a 6248764i bk9: 2266a 6252562i bk10: 2308a 6255133i bk11: 1608a 6259010i bk12: 2228a 6255858i bk13: 1602a 6260157i bk14: 1984a 6259874i bk15: 1416a 6263173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015938 
total_CMD = 6273820 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6061007 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6273820 
n_nop = 6219097 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000761 
CoL_Bus_Util = 0.007969 
Either_Row_CoL_Bus_Util = 0.008722 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.097009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0970092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6273820 n_nop=6213809 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01781
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6252074i bk1: 2488a 6254064i bk2: 2320a 6256121i bk3: 2114a 6256830i bk4: 2852a 6249963i bk5: 2616a 6251427i bk6: 2668a 6252199i bk7: 2472a 6253785i bk8: 3128a 6247432i bk9: 3006a 6247038i bk10: 2320a 6255367i bk11: 2100a 6255026i bk12: 2264a 6255138i bk13: 1980a 6256850i bk14: 1984a 6259552i bk15: 1754a 6260312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.017811 
total_CMD = 6273820 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6045425 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6273820 
n_nop = 6213809 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000663 
CoL_Bus_Util = 0.008906 
Either_Row_CoL_Bus_Util = 0.009565 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000367 
queue_avg = 0.108886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6273820 n_nop=6219472 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01586
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6256619i bk1: 2718a 6252843i bk2: 1844a 6258733i bk3: 2272a 6255405i bk4: 2204a 6255124i bk5: 2800a 6250000i bk6: 2054a 6256944i bk7: 2612a 6252861i bk8: 2236a 6252843i bk9: 3078a 6248445i bk10: 1668a 6259328i bk11: 2220a 6255911i bk12: 1596a 6259214i bk13: 2224a 6255593i bk14: 1450a 6262872i bk15: 1952a 6260370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.015860 
total_CMD = 6273820 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6063729 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6273820 
n_nop = 6219472 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000738 
CoL_Bus_Util = 0.007930 
Either_Row_CoL_Bus_Util = 0.008663 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.097244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0972439
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6273820 n_nop=6214351 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01766
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6253880i bk1: 2728a 6252263i bk2: 2132a 6257560i bk3: 2296a 6256302i bk4: 2590a 6251804i bk5: 2820a 6250667i bk6: 2500a 6253976i bk7: 2648a 6252510i bk8: 2972a 6247743i bk9: 3104a 6247725i bk10: 2098a 6255550i bk11: 2232a 6255209i bk12: 1970a 6256775i bk13: 2240a 6255011i bk14: 1782a 6260595i bk15: 1952a 6259636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017661 
total_CMD = 6273820 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6046705 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6273820 
n_nop = 6214351 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000654 
CoL_Bus_Util = 0.008830 
Either_Row_CoL_Bus_Util = 0.009479 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.107459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107459

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158834, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191488, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174196, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 198960, Miss = 20204, Miss_rate = 0.102, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189328, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159388, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 196928, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176272, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156916, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 189988, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175188, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 196066, Miss = 20020, Miss_rate = 0.102, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2163552
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1042
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1383144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1680436
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364114
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118972
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2163552
icnt_total_pkts_simt_to_mem=813981
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2795427
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2977333
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 10)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 10)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 10)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0695 (85 samples)
	minimum = 5 (85 samples)
	maximum = 299.259 (85 samples)
Network latency average = 22.6585 (85 samples)
	minimum = 5 (85 samples)
	maximum = 296.882 (85 samples)
Flit latency average = 21.7597 (85 samples)
	minimum = 5 (85 samples)
	maximum = 296.4 (85 samples)
Fragmentation average = 0.00297035 (85 samples)
	minimum = 0 (85 samples)
	maximum = 64.0353 (85 samples)
Injected packet rate average = 0.0641334 (85 samples)
	minimum = 0.0190152 (85 samples)
	maximum = 0.183338 (85 samples)
Accepted packet rate average = 0.0641334 (85 samples)
	minimum = 0.01883 (85 samples)
	maximum = 0.103931 (85 samples)
Injected flit rate average = 0.0682489 (85 samples)
	minimum = 0.0246571 (85 samples)
	maximum = 0.183526 (85 samples)
Accepted flit rate average = 0.0682489 (85 samples)
	minimum = 0.0251374 (85 samples)
	maximum = 0.103931 (85 samples)
Injected packet size average = 1.06417 (85 samples)
Accepted packet size average = 1.06417 (85 samples)
Hops average = 1 (85 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 59 sec (659 sec)
gpgpu_simulation_rate = 391305 (inst/sec)
gpgpu_simulation_rate = 3091 (cycle/sec)
gpgpu_silicon_slowdown = 97055x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 86 '_Z13lud_perimeterPfii'
Destroy streams for kernel 86: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 86 
gpu_sim_cycle = 25269
gpu_sim_insn = 59040
gpu_ipc =       2.3365
gpu_tot_sim_cycle = 2062297
gpu_tot_sim_insn = 257929576
gpu_tot_ipc =     125.0691
gpu_tot_issued_cta = 10924
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.2918% 
max_total_param_size = 0
gpu_stall_dramfull = 1152549
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.0180
partiton_level_parallism_total  =       0.3066
partiton_level_parallism_util =       1.0044
partiton_level_parallism_util_total  =       1.6979
L2_BW  =       0.6208 GB/Sec
L2_BW_total  =      10.0789 GB/Sec
gpu_total_sim_rate=389621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4260370
	L1I_total_cache_misses = 78480
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46799, Miss = 28433, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46527, Miss = 28192, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47344, Miss = 28988, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46702, Miss = 28678, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46927, Miss = 28667, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46187, Miss = 27886, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47772, Miss = 29109, Miss_rate = 0.609, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47358, Miss = 29079, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47131, Miss = 28907, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47179, Miss = 28981, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47128, Miss = 28475, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47516, Miss = 28926, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47086, Miss = 28632, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47134, Miss = 28683, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46784, Miss = 28445, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 705574
	L1D_total_cache_misses = 430081
	L1D_total_cache_miss_rate = 0.6095
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254259
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4181890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182150
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4260370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48234, 21834, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269413344
gpgpu_n_tot_w_icount = 8419167
gpgpu_n_stall_shd_mem = 490855
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420237
gpgpu_n_mem_write_global = 182150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8374784
gpgpu_n_store_insn = 2914400
gpgpu_n_shmem_insn = 93814616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8086176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1709558	W0_Idle:14320660	W0_Scoreboard:10924889	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752399
single_issue_nums: WS0:4386813	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3361896 {8:420237,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13114800 {72:182150,}
traffic_breakdown_coretomem[INST_ACC_R] = 239816 {8:29977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67237920 {40:1680948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2914400 {8:364300,}
traffic_breakdown_memtocore[INST_ACC_R] = 4796320 {40:119908,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80180 	1137203 	687338 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28479 	1130 	222 	509242 	32065 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	214963 	238612 	242276 	317316 	798968 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	188 	1494 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5408      5883      5643      4636      4777      5189      5506      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5380      5383      5608      6352      4812      4664      5431      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5432      5644      5960      4605      4879      5026      5723      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6351646 n_nop=6296997 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01573
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6334085i bk1: 2748a 6330030i bk2: 1830a 6336983i bk3: 2280a 6333961i bk4: 2232a 6332486i bk5: 2792a 6328801i bk6: 2066a 6333723i bk7: 2620a 6331480i bk8: 2268a 6330251i bk9: 3072a 6326950i bk10: 1696a 6337016i bk11: 2224a 6333124i bk12: 1608a 6337280i bk13: 2224a 6333621i bk14: 1450a 6340645i bk15: 1952a 6337871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015727 
total_CMD = 6351646 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6139258 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6351646 
n_nop = 6296997 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000746 
CoL_Bus_Util = 0.007864 
Either_Row_CoL_Bus_Util = 0.008604 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.097783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0977833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6351646 n_nop=6291595 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01758
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6331391i bk1: 2840a 6329436i bk2: 2138a 6334821i bk3: 2296a 6334399i bk4: 2598a 6329236i bk5: 2848a 6328588i bk6: 2500a 6331079i bk7: 2644a 6330584i bk8: 2994a 6324980i bk9: 3128a 6325141i bk10: 2188a 6332536i bk11: 2232a 6332741i bk12: 1976a 6333833i bk13: 2264a 6332697i bk14: 1786a 6338082i bk15: 1952a 6337306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.017582 
total_CMD = 6351646 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6122978 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6351646 
n_nop = 6291595 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000668 
CoL_Bus_Util = 0.008791 
Either_Row_CoL_Bus_Util = 0.009454 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.110532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110532
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6351646 n_nop=6296923 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01574
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6330552i bk1: 2136a 6334259i bk2: 2296a 6333932i bk3: 1812a 6337028i bk4: 2808a 6328467i bk5: 2222a 6332174i bk6: 2640a 6330696i bk7: 2040a 6333535i bk8: 3082a 6326590i bk9: 2266a 6330388i bk10: 2308a 6332959i bk11: 1608a 6336836i bk12: 2228a 6333684i bk13: 1602a 6337983i bk14: 1984a 6337700i bk15: 1416a 6340999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015742 
total_CMD = 6351646 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6138833 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6351646 
n_nop = 6296923 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000751 
CoL_Bus_Util = 0.007871 
Either_Row_CoL_Bus_Util = 0.008616 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.095821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0958205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6351646 n_nop=6291635 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01759
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6329900i bk1: 2488a 6331890i bk2: 2320a 6333947i bk3: 2114a 6334656i bk4: 2852a 6327789i bk5: 2616a 6329253i bk6: 2668a 6330025i bk7: 2472a 6331611i bk8: 3128a 6325258i bk9: 3006a 6324864i bk10: 2320a 6333193i bk11: 2100a 6332852i bk12: 2264a 6332964i bk13: 1980a 6334676i bk14: 1984a 6337378i bk15: 1754a 6338138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.017593 
total_CMD = 6351646 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6123251 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6351646 
n_nop = 6291635 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.008797 
Either_Row_CoL_Bus_Util = 0.009448 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.107552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107552
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6351646 n_nop=6297298 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01567
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6334445i bk1: 2718a 6330669i bk2: 1844a 6336559i bk3: 2272a 6333231i bk4: 2204a 6332950i bk5: 2800a 6327826i bk6: 2054a 6334770i bk7: 2612a 6330687i bk8: 2236a 6330669i bk9: 3078a 6326271i bk10: 1668a 6337154i bk11: 2220a 6333737i bk12: 1596a 6337040i bk13: 2224a 6333419i bk14: 1450a 6340698i bk15: 1952a 6338196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.015666 
total_CMD = 6351646 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6141555 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6351646 
n_nop = 6297298 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000729 
CoL_Bus_Util = 0.007833 
Either_Row_CoL_Bus_Util = 0.008557 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.096052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0960524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6351646 n_nop=6292177 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01744
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6331706i bk1: 2728a 6330089i bk2: 2132a 6335386i bk3: 2296a 6334128i bk4: 2590a 6329630i bk5: 2820a 6328493i bk6: 2500a 6331802i bk7: 2648a 6330336i bk8: 2972a 6325569i bk9: 3104a 6325551i bk10: 2098a 6333376i bk11: 2232a 6333035i bk12: 1970a 6334601i bk13: 2240a 6332837i bk14: 1782a 6338421i bk15: 1952a 6337462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017444 
total_CMD = 6351646 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6124531 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6351646 
n_nop = 6292177 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000646 
CoL_Bus_Util = 0.008722 
Either_Row_CoL_Bus_Util = 0.009363 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.106142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158918, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191584, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174268, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 199282, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189400, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159460, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 197246, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176344, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156988, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190060, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175272, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 196364, Miss = 20020, Miss_rate = 0.102, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2165186
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1383656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360754
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108512
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1680948
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119908
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2165186
icnt_total_pkts_simt_to_mem=814529
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04643
	minimum = 5
	maximum = 7
Network latency average = 5.04643
	minimum = 5
	maximum = 7
Slowest packet = 2795478
Flit latency average = 5.00183
	minimum = 5
	maximum = 7
Slowest flit = 2977535
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00306187
	minimum = 0 (at node 0)
	maximum = 0.0127429 (at node 18)
Accepted packet rate average = 0.00306187
	minimum = 0 (at node 0)
	maximum = 0.022399 (at node 12)
Injected flit rate average = 0.00319818
	minimum = 0 (at node 0)
	maximum = 0.0127429 (at node 18)
Accepted flit rate average= 0.00319818
	minimum = 0 (at node 0)
	maximum = 0.022399 (at node 12)
Injected packet length average = 1.04452
Accepted packet length average = 1.04452
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.8483 (86 samples)
	minimum = 5 (86 samples)
	maximum = 295.86 (86 samples)
Network latency average = 22.4538 (86 samples)
	minimum = 5 (86 samples)
	maximum = 293.512 (86 samples)
Flit latency average = 21.5649 (86 samples)
	minimum = 5 (86 samples)
	maximum = 293.035 (86 samples)
Fragmentation average = 0.00293581 (86 samples)
	minimum = 0 (86 samples)
	maximum = 63.2907 (86 samples)
Injected packet rate average = 0.0634233 (86 samples)
	minimum = 0.0187941 (86 samples)
	maximum = 0.181354 (86 samples)
Accepted packet rate average = 0.0634233 (86 samples)
	minimum = 0.018611 (86 samples)
	maximum = 0.102983 (86 samples)
Injected flit rate average = 0.0674925 (86 samples)
	minimum = 0.0243704 (86 samples)
	maximum = 0.18154 (86 samples)
Accepted flit rate average = 0.0674925 (86 samples)
	minimum = 0.0248451 (86 samples)
	maximum = 0.102983 (86 samples)
Injected packet size average = 1.06416 (86 samples)
Accepted packet size average = 1.06416 (86 samples)
Hops average = 1 (86 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 2 sec (662 sec)
gpgpu_simulation_rate = 389621 (inst/sec)
gpgpu_simulation_rate = 3115 (cycle/sec)
gpgpu_silicon_slowdown = 96308x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 87 '_Z12lud_internalPfii'
Destroy streams for kernel 87: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 87 
gpu_sim_cycle = 1925
gpu_sim_insn = 214272
gpu_ipc =     111.3101
gpu_tot_sim_cycle = 2064222
gpu_tot_sim_insn = 258143848
gpu_tot_ipc =     125.0562
gpu_tot_issued_cta = 10933
gpu_occupancy = 16.2430% 
gpu_tot_occupancy = 30.2788% 
max_total_param_size = 0
gpu_stall_dramfull = 1152685
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.2743
partiton_level_parallism_total  =       0.3066
partiton_level_parallism_util =       1.5000
partiton_level_parallism_util_total  =       1.6977
L2_BW  =       9.0963 GB/Sec
L2_BW_total  =      10.0780 GB/Sec
gpu_total_sim_rate=389945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4263754
	L1I_total_cache_misses = 78480
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46863, Miss = 28481, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46591, Miss = 28240, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47408, Miss = 29020, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46766, Miss = 28726, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46991, Miss = 28715, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46251, Miss = 27918, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47836, Miss = 29157, Miss_rate = 0.610, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47422, Miss = 29127, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47131, Miss = 28907, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47179, Miss = 28981, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47128, Miss = 28475, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47516, Miss = 28926, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47086, Miss = 28632, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47134, Miss = 28683, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46848, Miss = 28477, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 706150
	L1D_total_cache_misses = 430465
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254475
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4185274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523856
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182294
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4263754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10933, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48327, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269627616
gpgpu_n_tot_w_icount = 8425863
gpgpu_n_stall_shd_mem = 491143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420621
gpgpu_n_mem_write_global = 182294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381696
gpgpu_n_store_insn = 2916704
gpgpu_n_shmem_insn = 93892952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1709934	W0_Idle:14325235	W0_Scoreboard:10946256	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4390161	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3364968 {8:420621,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13125168 {72:182294,}
traffic_breakdown_coretomem[INST_ACC_R] = 239816 {8:29977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67299360 {40:1682484,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916704 {8:364588,}
traffic_breakdown_memtocore[INST_ACC_R] = 4796320 {40:119908,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80290 	1138741 	687514 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28479 	1130 	222 	509752 	32083 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215260 	238986 	242748 	317997 	798968 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	189 	1496 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5417      5883      5683      4636      4800      5189      5519      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5396      5383      5650      6352      4835      4664      5444      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5447      5644      5997      4605      4902      5026      5731      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6357572 n_nop=6302923 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01571
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6340011i bk1: 2748a 6335956i bk2: 1830a 6342909i bk3: 2280a 6339887i bk4: 2232a 6338412i bk5: 2792a 6334727i bk6: 2066a 6339649i bk7: 2620a 6337406i bk8: 2268a 6336177i bk9: 3072a 6332876i bk10: 1696a 6342942i bk11: 2224a 6339050i bk12: 1608a 6343206i bk13: 2224a 6339547i bk14: 1450a 6346571i bk15: 1952a 6343797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015713 
total_CMD = 6357572 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6145184 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6357572 
n_nop = 6302923 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000745 
CoL_Bus_Util = 0.007856 
Either_Row_CoL_Bus_Util = 0.008596 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.097692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0976922
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6357572 n_nop=6297521 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01757
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6337317i bk1: 2840a 6335362i bk2: 2138a 6340747i bk3: 2296a 6340325i bk4: 2598a 6335162i bk5: 2848a 6334514i bk6: 2500a 6337005i bk7: 2644a 6336510i bk8: 2994a 6330906i bk9: 3128a 6331067i bk10: 2188a 6338462i bk11: 2232a 6338667i bk12: 1976a 6339759i bk13: 2264a 6338623i bk14: 1786a 6344008i bk15: 1952a 6343232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.017565 
total_CMD = 6357572 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6128904 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6357572 
n_nop = 6297521 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000667 
CoL_Bus_Util = 0.008783 
Either_Row_CoL_Bus_Util = 0.009446 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.110429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6357572 n_nop=6302849 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01573
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6336478i bk1: 2136a 6340185i bk2: 2296a 6339858i bk3: 1812a 6342954i bk4: 2808a 6334393i bk5: 2222a 6338100i bk6: 2640a 6336622i bk7: 2040a 6339461i bk8: 3082a 6332516i bk9: 2266a 6336314i bk10: 2308a 6338885i bk11: 1608a 6342762i bk12: 2228a 6339610i bk13: 1602a 6343909i bk14: 1984a 6343626i bk15: 1416a 6346925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015728 
total_CMD = 6357572 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6144759 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6357572 
n_nop = 6302849 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000751 
CoL_Bus_Util = 0.007864 
Either_Row_CoL_Bus_Util = 0.008608 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.095731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0957312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6357572 n_nop=6297561 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01758
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6335826i bk1: 2488a 6337816i bk2: 2320a 6339873i bk3: 2114a 6340582i bk4: 2852a 6333715i bk5: 2616a 6335179i bk6: 2668a 6335951i bk7: 2472a 6337537i bk8: 3128a 6331184i bk9: 3006a 6330790i bk10: 2320a 6339119i bk11: 2100a 6338778i bk12: 2264a 6338890i bk13: 1980a 6340602i bk14: 1984a 6343304i bk15: 1754a 6344064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.017577 
total_CMD = 6357572 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6129177 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6357572 
n_nop = 6297561 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000654 
CoL_Bus_Util = 0.008788 
Either_Row_CoL_Bus_Util = 0.009439 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.107452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6357572 n_nop=6303224 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01565
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6340371i bk1: 2718a 6336595i bk2: 1844a 6342485i bk3: 2272a 6339157i bk4: 2204a 6338876i bk5: 2800a 6333752i bk6: 2054a 6340696i bk7: 2612a 6336613i bk8: 2236a 6336595i bk9: 3078a 6332197i bk10: 1668a 6343080i bk11: 2220a 6339663i bk12: 1596a 6342966i bk13: 2224a 6339345i bk14: 1450a 6346624i bk15: 1952a 6344122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.015651 
total_CMD = 6357572 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6147481 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6357572 
n_nop = 6303224 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000729 
CoL_Bus_Util = 0.007826 
Either_Row_CoL_Bus_Util = 0.008549 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.095963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0959629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6357572 n_nop=6298103 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01743
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6337632i bk1: 2728a 6336015i bk2: 2132a 6341312i bk3: 2296a 6340054i bk4: 2590a 6335556i bk5: 2820a 6334419i bk6: 2500a 6337728i bk7: 2648a 6336262i bk8: 2972a 6331495i bk9: 3104a 6331477i bk10: 2098a 6339302i bk11: 2232a 6338961i bk12: 1970a 6340527i bk13: 2240a 6338763i bk14: 1782a 6344347i bk15: 1952a 6343388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017428 
total_CMD = 6357572 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6130457 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6357572 
n_nop = 6298103 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000646 
CoL_Bus_Util = 0.008714 
Either_Row_CoL_Bus_Util = 0.009354 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000589 
queue_avg = 0.106043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158918, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191584, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174268, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 199878, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189400, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159460, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 197878, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176344, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156988, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190060, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175272, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 196960, Miss = 20020, Miss_rate = 0.102, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2167010
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1385192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361042
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108512
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1682484
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364588
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119908
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2167010
icnt_total_pkts_simt_to_mem=815201
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.4766
	minimum = 5
	maximum = 58
Network latency average = 20.4281
	minimum = 5
	maximum = 58
Slowest packet = 2799658
Flit latency average = 19.637
	minimum = 5
	maximum = 58
Slowest flit = 2981896
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0452525
	minimum = 0 (at node 8)
	maximum = 0.328312 (at node 21)
Accepted packet rate average = 0.0452525
	minimum = 0 (at node 8)
	maximum = 0.116364 (at node 0)
Injected flit rate average = 0.0480231
	minimum = 0 (at node 8)
	maximum = 0.328312 (at node 21)
Accepted flit rate average= 0.0480231
	minimum = 0 (at node 8)
	maximum = 0.119481 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.8096 (87 samples)
	minimum = 5 (87 samples)
	maximum = 293.126 (87 samples)
Network latency average = 22.4305 (87 samples)
	minimum = 5 (87 samples)
	maximum = 290.805 (87 samples)
Flit latency average = 21.5427 (87 samples)
	minimum = 5 (87 samples)
	maximum = 290.333 (87 samples)
Fragmentation average = 0.00290207 (87 samples)
	minimum = 0 (87 samples)
	maximum = 62.5632 (87 samples)
Injected packet rate average = 0.0632144 (87 samples)
	minimum = 0.018578 (87 samples)
	maximum = 0.183043 (87 samples)
Accepted packet rate average = 0.0632144 (87 samples)
	minimum = 0.0183971 (87 samples)
	maximum = 0.103137 (87 samples)
Injected flit rate average = 0.0672687 (87 samples)
	minimum = 0.0240903 (87 samples)
	maximum = 0.183227 (87 samples)
Accepted flit rate average = 0.0672687 (87 samples)
	minimum = 0.0245595 (87 samples)
	maximum = 0.103173 (87 samples)
Injected packet size average = 1.06413 (87 samples)
Accepted packet size average = 1.06413 (87 samples)
Hops average = 1 (87 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 2 sec (662 sec)
gpgpu_simulation_rate = 389945 (inst/sec)
gpgpu_simulation_rate = 3118 (cycle/sec)
gpgpu_silicon_slowdown = 96215x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 88 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 88: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 88 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 2090621
gpu_tot_sim_insn = 258163728
gpu_tot_ipc =     123.4866
gpu_tot_issued_cta = 10934
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.2368% 
max_total_param_size = 0
gpu_stall_dramfull = 1152685
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3028
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6976
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =       9.9514 GB/Sec
gpu_total_sim_rate=388216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4265426
	L1I_total_cache_misses = 78492
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46863, Miss = 28481, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46591, Miss = 28240, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47408, Miss = 29020, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46766, Miss = 28726, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46991, Miss = 28715, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46251, Miss = 27918, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47836, Miss = 29157, Miss_rate = 0.610, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47422, Miss = 29127, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47162, Miss = 28923, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47179, Miss = 28981, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47128, Miss = 28475, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47516, Miss = 28926, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47086, Miss = 28632, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47134, Miss = 28683, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46848, Miss = 28477, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 706181
	L1D_total_cache_misses = 430481
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254481
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254391
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4186934
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78492
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523872
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182309
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4265426

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10934, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48327, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269721984
gpgpu_n_tot_w_icount = 8428812
gpgpu_n_stall_shd_mem = 491647
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420637
gpgpu_n_mem_write_global = 182309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381952
gpgpu_n_store_insn = 2916944
gpgpu_n_shmem_insn = 93897648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125552
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1709934	W0_Idle:14355342	W0_Scoreboard:10965996	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:590577	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4393110	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3365096 {8:420637,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13126248 {72:182309,}
traffic_breakdown_coretomem[INST_ACC_R] = 239912 {8:29989,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67301920 {40:1682548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916944 {8:364618,}
traffic_breakdown_memtocore[INST_ACC_R] = 4798240 {40:119956,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80321 	1138804 	687514 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28491 	1130 	222 	509783 	32083 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215354 	238986 	242748 	317997 	798968 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	189 	1506 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5417      5883      5686      4636      4800      5189      5519      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5396      5383      5653      6352      4835      4664      5444      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5447      5644      6001      4605      4902      5026      5731      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6438878 n_nop=6384229 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01551
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6421317i bk1: 2748a 6417262i bk2: 1830a 6424215i bk3: 2280a 6421193i bk4: 2232a 6419718i bk5: 2792a 6416033i bk6: 2066a 6420955i bk7: 2620a 6418712i bk8: 2268a 6417483i bk9: 3072a 6414182i bk10: 1696a 6424248i bk11: 2224a 6420356i bk12: 1608a 6424512i bk13: 2224a 6420853i bk14: 1450a 6427877i bk15: 1952a 6425103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015514 
total_CMD = 6438878 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6226490 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6438878 
n_nop = 6384229 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000736 
CoL_Bus_Util = 0.007757 
Either_Row_CoL_Bus_Util = 0.008487 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.096459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0964586
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6438878 n_nop=6378827 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01734
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6418623i bk1: 2840a 6416668i bk2: 2138a 6422053i bk3: 2296a 6421631i bk4: 2598a 6416468i bk5: 2848a 6415820i bk6: 2500a 6418311i bk7: 2644a 6417816i bk8: 2994a 6412212i bk9: 3128a 6412373i bk10: 2188a 6419768i bk11: 2232a 6419973i bk12: 1976a 6421065i bk13: 2264a 6419929i bk14: 1786a 6425314i bk15: 1952a 6424538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.017343 
total_CMD = 6438878 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6210210 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6438878 
n_nop = 6378827 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000659 
CoL_Bus_Util = 0.008672 
Either_Row_CoL_Bus_Util = 0.009326 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.109034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109034
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6438878 n_nop=6384155 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01553
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6417784i bk1: 2136a 6421491i bk2: 2296a 6421164i bk3: 1812a 6424260i bk4: 2808a 6415699i bk5: 2222a 6419406i bk6: 2640a 6417928i bk7: 2040a 6420767i bk8: 3082a 6413822i bk9: 2266a 6417620i bk10: 2308a 6420191i bk11: 1608a 6424068i bk12: 2228a 6420916i bk13: 1602a 6425215i bk14: 1984a 6424932i bk15: 1416a 6428231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015529 
total_CMD = 6438878 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6226065 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6438878 
n_nop = 6384155 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000741 
CoL_Bus_Util = 0.007765 
Either_Row_CoL_Bus_Util = 0.008499 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.094522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0945224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6438878 n_nop=6378867 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01735
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6417132i bk1: 2488a 6419122i bk2: 2320a 6421179i bk3: 2114a 6421888i bk4: 2852a 6415021i bk5: 2616a 6416485i bk6: 2668a 6417257i bk7: 2472a 6418843i bk8: 3128a 6412490i bk9: 3006a 6412096i bk10: 2320a 6420425i bk11: 2100a 6420084i bk12: 2264a 6420196i bk13: 1980a 6421908i bk14: 1984a 6424610i bk15: 1754a 6425370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.017355 
total_CMD = 6438878 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6210483 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6438878 
n_nop = 6378867 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000646 
CoL_Bus_Util = 0.008677 
Either_Row_CoL_Bus_Util = 0.009320 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.106095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6438878 n_nop=6384530 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01545
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6421677i bk1: 2718a 6417901i bk2: 1844a 6423791i bk3: 2272a 6420463i bk4: 2204a 6420182i bk5: 2800a 6415058i bk6: 2054a 6422002i bk7: 2612a 6417919i bk8: 2236a 6417901i bk9: 3078a 6413503i bk10: 1668a 6424386i bk11: 2220a 6420969i bk12: 1596a 6424272i bk13: 2224a 6420651i bk14: 1450a 6427930i bk15: 1952a 6425428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.015454 
total_CMD = 6438878 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6228787 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6438878 
n_nop = 6384530 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000719 
CoL_Bus_Util = 0.007727 
Either_Row_CoL_Bus_Util = 0.008441 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.094751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0947511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6438878 n_nop=6379409 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01721
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6418938i bk1: 2728a 6417321i bk2: 2132a 6422618i bk3: 2296a 6421360i bk4: 2590a 6416862i bk5: 2820a 6415725i bk6: 2500a 6419034i bk7: 2648a 6417568i bk8: 2972a 6412801i bk9: 3104a 6412783i bk10: 2098a 6420608i bk11: 2232a 6420267i bk12: 1970a 6421833i bk13: 2240a 6420069i bk14: 1782a 6425653i bk15: 1952a 6424694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017208 
total_CMD = 6438878 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6211763 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6438878 
n_nop = 6379409 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000637 
CoL_Bus_Util = 0.008604 
Either_Row_CoL_Bus_Util = 0.009236 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000589 
queue_avg = 0.104704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104704

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158926, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191584, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174276, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 199908, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189408, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159460, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 197916, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176344, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 156996, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190060, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175280, Miss = 18846, Miss_rate = 0.108, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 196994, Miss = 20020, Miss_rate = 0.102, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2167152
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1385256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1682548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364618
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119956
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2167152
icnt_total_pkts_simt_to_mem=815259
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2800053
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2982211
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00162885 (at node 8)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 8)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00219705 (at node 8)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 0)
	maximum = 0.00537899 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5993 (88 samples)
	minimum = 5 (88 samples)
	maximum = 289.932 (88 samples)
Network latency average = 22.2333 (88 samples)
	minimum = 5 (88 samples)
	maximum = 287.568 (88 samples)
Flit latency average = 21.3547 (88 samples)
	minimum = 5 (88 samples)
	maximum = 287.091 (88 samples)
Fragmentation average = 0.00286909 (88 samples)
	minimum = 0 (88 samples)
	maximum = 61.8523 (88 samples)
Injected packet rate average = 0.062499 (88 samples)
	minimum = 0.0183669 (88 samples)
	maximum = 0.180981 (88 samples)
Accepted packet rate average = 0.062499 (88 samples)
	minimum = 0.018188 (88 samples)
	maximum = 0.102026 (88 samples)
Injected flit rate average = 0.0665075 (88 samples)
	minimum = 0.0238165 (88 samples)
	maximum = 0.18117 (88 samples)
Accepted flit rate average = 0.0665075 (88 samples)
	minimum = 0.0242805 (88 samples)
	maximum = 0.102062 (88 samples)
Injected packet size average = 1.06414 (88 samples)
Accepted packet size average = 1.06414 (88 samples)
Hops average = 1 (88 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 5 sec (665 sec)
gpgpu_simulation_rate = 388216 (inst/sec)
gpgpu_simulation_rate = 3143 (cycle/sec)
gpgpu_silicon_slowdown = 95450x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 89 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 89 '_Z13lud_perimeterPfii'
Destroy streams for kernel 89: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 89 
gpu_sim_cycle = 25256
gpu_sim_insn = 39360
gpu_ipc =       1.5584
gpu_tot_sim_cycle = 2115877
gpu_tot_sim_insn = 258203088
gpu_tot_ipc =     122.0312
gpu_tot_issued_cta = 10936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.1570% 
max_total_param_size = 0
gpu_stall_dramfull = 1152685
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.0124
partiton_level_parallism_total  =       0.2993
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6970
L2_BW  =       0.4288 GB/Sec
L2_BW_total  =       9.8378 GB/Sec
gpu_total_sim_rate=386531

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4266646
	L1I_total_cache_misses = 78647
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46863, Miss = 28481, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46591, Miss = 28240, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47408, Miss = 29020, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46766, Miss = 28726, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46991, Miss = 28715, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46251, Miss = 27918, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47836, Miss = 29157, Miss_rate = 0.610, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47422, Miss = 29127, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47162, Miss = 28923, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47258, Miss = 29029, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47207, Miss = 28531, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47516, Miss = 28926, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47086, Miss = 28632, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47134, Miss = 28683, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46848, Miss = 28477, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 706339
	L1D_total_cache_misses = 430585
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254499
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254409
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4187999
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78647
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523968
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182371
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4266646

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48327, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269799168
gpgpu_n_tot_w_icount = 8431224
gpgpu_n_stall_shd_mem = 492095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420733
gpgpu_n_mem_write_global = 182371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8383488
gpgpu_n_store_insn = 2917936
gpgpu_n_shmem_insn = 93910384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1710036	W0_Idle:14428540	W0_Scoreboard:10991030	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759149
single_issue_nums: WS0:4395522	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3365864 {8:420733,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13130712 {72:182371,}
traffic_breakdown_coretomem[INST_ACC_R] = 241152 {8:30144,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67317280 {40:1682932,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2917936 {8:364742,}
traffic_breakdown_memtocore[INST_ACC_R] = 4823040 {40:120576,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80479 	1139154 	687514 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28646 	1130 	222 	509941 	32083 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215862 	238986 	242748 	317997 	798968 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	194 	1528 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5417      5883      5697      4636      4804      5189      5521      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5396      5383      5664      6352      4839      4664      5446      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5447      5644      6014      4605      4906      5026      5733      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6516664 n_nop=6462015 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01533
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6499103i bk1: 2748a 6495048i bk2: 1830a 6502001i bk3: 2280a 6498979i bk4: 2232a 6497504i bk5: 2792a 6493819i bk6: 2066a 6498741i bk7: 2620a 6496498i bk8: 2268a 6495269i bk9: 3072a 6491968i bk10: 1696a 6502034i bk11: 2224a 6498142i bk12: 1608a 6502298i bk13: 2224a 6498639i bk14: 1450a 6505663i bk15: 1952a 6502889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015329 
total_CMD = 6516664 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6304276 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6516664 
n_nop = 6462015 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000727 
CoL_Bus_Util = 0.007665 
Either_Row_CoL_Bus_Util = 0.008386 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.095307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0953072
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6516664 n_nop=6456613 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01714
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6496409i bk1: 2840a 6494454i bk2: 2138a 6499839i bk3: 2296a 6499417i bk4: 2598a 6494254i bk5: 2848a 6493606i bk6: 2500a 6496097i bk7: 2644a 6495602i bk8: 2994a 6489998i bk9: 3128a 6490159i bk10: 2188a 6497554i bk11: 2232a 6497759i bk12: 1976a 6498851i bk13: 2264a 6497715i bk14: 1786a 6503100i bk15: 1952a 6502324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.017136 
total_CMD = 6516664 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6287996 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6516664 
n_nop = 6456613 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000651 
CoL_Bus_Util = 0.008568 
Either_Row_CoL_Bus_Util = 0.009215 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.107733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6516664 n_nop=6461941 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01534
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6495570i bk1: 2136a 6499277i bk2: 2296a 6498950i bk3: 1812a 6502046i bk4: 2808a 6493485i bk5: 2222a 6497192i bk6: 2640a 6495714i bk7: 2040a 6498553i bk8: 3082a 6491608i bk9: 2266a 6495406i bk10: 2308a 6497977i bk11: 1608a 6501854i bk12: 2228a 6498702i bk13: 1602a 6503001i bk14: 1984a 6502718i bk15: 1416a 6506017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015344 
total_CMD = 6516664 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6303851 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6516664 
n_nop = 6461941 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000732 
CoL_Bus_Util = 0.007672 
Either_Row_CoL_Bus_Util = 0.008397 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.093394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0933941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6516664 n_nop=6456653 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01715
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6494918i bk1: 2488a 6496908i bk2: 2320a 6498965i bk3: 2114a 6499674i bk4: 2852a 6492807i bk5: 2616a 6494271i bk6: 2668a 6495043i bk7: 2472a 6496629i bk8: 3128a 6490276i bk9: 3006a 6489882i bk10: 2320a 6498211i bk11: 2100a 6497870i bk12: 2264a 6497982i bk13: 1980a 6499694i bk14: 1984a 6502396i bk15: 1754a 6503156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.017148 
total_CMD = 6516664 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6288269 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6516664 
n_nop = 6456653 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000638 
CoL_Bus_Util = 0.008574 
Either_Row_CoL_Bus_Util = 0.009209 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.104828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104828
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6516664 n_nop=6462316 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01527
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6499463i bk1: 2718a 6495687i bk2: 1844a 6501577i bk3: 2272a 6498249i bk4: 2204a 6497968i bk5: 2800a 6492844i bk6: 2054a 6499788i bk7: 2612a 6495705i bk8: 2236a 6495687i bk9: 3078a 6491289i bk10: 1668a 6502172i bk11: 2220a 6498755i bk12: 1596a 6502058i bk13: 2224a 6498437i bk14: 1450a 6505716i bk15: 1952a 6503214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.015269 
total_CMD = 6516664 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6306573 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6516664 
n_nop = 6462316 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000711 
CoL_Bus_Util = 0.007635 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.093620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0936201
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6516664 n_nop=6457195 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.017
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6496724i bk1: 2728a 6495107i bk2: 2132a 6500404i bk3: 2296a 6499146i bk4: 2590a 6494648i bk5: 2820a 6493511i bk6: 2500a 6496820i bk7: 2648a 6495354i bk8: 2972a 6490587i bk9: 3104a 6490569i bk10: 2098a 6498394i bk11: 2232a 6498053i bk12: 1970a 6499619i bk13: 2240a 6497855i bk14: 1782a 6503439i bk15: 1952a 6502480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017003 
total_CMD = 6516664 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6289549 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6516664 
n_nop = 6457195 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000630 
CoL_Bus_Util = 0.008501 
Either_Row_CoL_Bus_Util = 0.009126 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000589 
queue_avg = 0.103454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103454

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158982, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191648, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174324, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 200138, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189456, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159508, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 198130, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176392, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 157044, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190108, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175332, Miss = 18846, Miss_rate = 0.107, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 197218, Miss = 20020, Miss_rate = 0.102, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2168280
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1385640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1682932
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364742
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120576
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2168280
icnt_total_pkts_simt_to_mem=815634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04303
	minimum = 5
	maximum = 6
Network latency average = 5.04303
	minimum = 5
	maximum = 6
Slowest packet = 2801273
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2982411
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00211318
	minimum = 0 (at node 0)
	maximum = 0.00910675 (at node 18)
Accepted packet rate average = 0.00211318
	minimum = 0 (at node 0)
	maximum = 0.0224105 (at node 9)
Injected flit rate average = 0.0022041
	minimum = 0 (at node 0)
	maximum = 0.00910675 (at node 18)
Accepted flit rate average= 0.0022041
	minimum = 0 (at node 0)
	maximum = 0.0224105 (at node 9)
Injected packet length average = 1.04303
Accepted packet length average = 1.04303
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3908 (89 samples)
	minimum = 5 (89 samples)
	maximum = 286.742 (89 samples)
Network latency average = 22.0402 (89 samples)
	minimum = 5 (89 samples)
	maximum = 284.404 (89 samples)
Flit latency average = 21.171 (89 samples)
	minimum = 5 (89 samples)
	maximum = 283.921 (89 samples)
Fragmentation average = 0.00283685 (89 samples)
	minimum = 0 (89 samples)
	maximum = 61.1573 (89 samples)
Injected packet rate average = 0.0618205 (89 samples)
	minimum = 0.0181605 (89 samples)
	maximum = 0.17905 (89 samples)
Accepted packet rate average = 0.0618205 (89 samples)
	minimum = 0.0179837 (89 samples)
	maximum = 0.101132 (89 samples)
Injected flit rate average = 0.0657849 (89 samples)
	minimum = 0.0235489 (89 samples)
	maximum = 0.179236 (89 samples)
Accepted flit rate average = 0.0657849 (89 samples)
	minimum = 0.0240076 (89 samples)
	maximum = 0.101167 (89 samples)
Injected packet size average = 1.06413 (89 samples)
Accepted packet size average = 1.06413 (89 samples)
Hops average = 1 (89 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 8 sec (668 sec)
gpgpu_simulation_rate = 386531 (inst/sec)
gpgpu_simulation_rate = 3167 (cycle/sec)
gpgpu_silicon_slowdown = 94726x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 90 '_Z12lud_internalPfii'
Destroy streams for kernel 90: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 90 
gpu_sim_cycle = 2375
gpu_sim_insn = 95232
gpu_ipc =      40.0977
gpu_tot_sim_cycle = 2118252
gpu_tot_sim_insn = 258298320
gpu_tot_ipc =     121.9394
gpu_tot_issued_cta = 10940
gpu_occupancy = 16.4846% 
gpu_tot_occupancy = 30.1504% 
max_total_param_size = 0
gpu_stall_dramfull = 1152685
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.1141
partiton_level_parallism_total  =       0.2991
partiton_level_parallism_util =       1.1198
partiton_level_parallism_util_total  =       1.6966
L2_BW  =       3.8643 GB/Sec
L2_BW_total  =       9.8311 GB/Sec
gpu_total_sim_rate=386674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4268150
	L1I_total_cache_misses = 78767
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46863, Miss = 28481, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46591, Miss = 28240, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47408, Miss = 29020, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46766, Miss = 28726, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46991, Miss = 28715, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46251, Miss = 27918, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47836, Miss = 29157, Miss_rate = 0.610, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47422, Miss = 29127, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47162, Miss = 28923, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47258, Miss = 29029, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47207, Miss = 28531, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47580, Miss = 28974, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47150, Miss = 28680, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47198, Miss = 28731, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46912, Miss = 28525, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 706595
	L1D_total_cache_misses = 430777
	L1D_total_cache_miss_rate = 0.6097
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254595
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254505
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4189383
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78767
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524160
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182435
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4268150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10940, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48327, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269894400
gpgpu_n_tot_w_icount = 8434200
gpgpu_n_stall_shd_mem = 492223
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420925
gpgpu_n_mem_write_global = 182435
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386560
gpgpu_n_store_insn = 2918960
gpgpu_n_shmem_insn = 93945200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1710315	W0_Idle:14433409	W0_Scoreboard:11000100	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4397010	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3367400 {8:420925,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13135320 {72:182435,}
traffic_breakdown_coretomem[INST_ACC_R] = 241272 {8:30159,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67348000 {40:1683700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2918960 {8:364870,}
traffic_breakdown_memtocore[INST_ACC_R] = 4825440 {40:120636,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80565 	1139964 	687514 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28660 	1131 	222 	510197 	32083 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216012 	239135 	242978 	318277 	799055 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	196 	1531 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5417      5883      5708      4636      4822      5189      5531      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5396      5383      5675      6352      4856      4664      5455      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5447      5644      6027      4605      4923      5026      5739      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6523976 n_nop=6469327 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01531
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6506415i bk1: 2748a 6502360i bk2: 1830a 6509313i bk3: 2280a 6506291i bk4: 2232a 6504816i bk5: 2792a 6501131i bk6: 2066a 6506053i bk7: 2620a 6503810i bk8: 2268a 6502581i bk9: 3072a 6499280i bk10: 1696a 6509346i bk11: 2224a 6505454i bk12: 1608a 6509610i bk13: 2224a 6505951i bk14: 1450a 6512975i bk15: 1952a 6510201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015312 
total_CMD = 6523976 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6311588 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6523976 
n_nop = 6469327 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000726 
CoL_Bus_Util = 0.007656 
Either_Row_CoL_Bus_Util = 0.008377 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000659 
queue_avg = 0.095200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0952004
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6523976 n_nop=6463925 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01712
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6503721i bk1: 2840a 6501766i bk2: 2138a 6507151i bk3: 2296a 6506729i bk4: 2598a 6501566i bk5: 2848a 6500918i bk6: 2500a 6503409i bk7: 2644a 6502914i bk8: 2994a 6497310i bk9: 3128a 6497471i bk10: 2188a 6504866i bk11: 2232a 6505071i bk12: 1976a 6506163i bk13: 2264a 6505027i bk14: 1786a 6510412i bk15: 1952a 6509636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.017117 
total_CMD = 6523976 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6295308 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6523976 
n_nop = 6463925 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.008559 
Either_Row_CoL_Bus_Util = 0.009205 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.107612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6523976 n_nop=6469253 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01533
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6502882i bk1: 2136a 6506589i bk2: 2296a 6506262i bk3: 1812a 6509358i bk4: 2808a 6500797i bk5: 2222a 6504504i bk6: 2640a 6503026i bk7: 2040a 6505865i bk8: 3082a 6498920i bk9: 2266a 6502718i bk10: 2308a 6505289i bk11: 1608a 6509166i bk12: 2228a 6506014i bk13: 1602a 6510313i bk14: 1984a 6510030i bk15: 1416a 6513329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015327 
total_CMD = 6523976 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6311163 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6523976 
n_nop = 6469253 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000731 
CoL_Bus_Util = 0.007663 
Either_Row_CoL_Bus_Util = 0.008388 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.093289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0932894
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6523976 n_nop=6463965 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01713
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6502230i bk1: 2488a 6504220i bk2: 2320a 6506277i bk3: 2114a 6506986i bk4: 2852a 6500119i bk5: 2616a 6501583i bk6: 2668a 6502355i bk7: 2472a 6503941i bk8: 3128a 6497588i bk9: 3006a 6497194i bk10: 2320a 6505523i bk11: 2100a 6505182i bk12: 2264a 6505294i bk13: 1980a 6507006i bk14: 1984a 6509708i bk15: 1754a 6510468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.017129 
total_CMD = 6523976 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6295581 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6523976 
n_nop = 6463965 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000638 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.009199 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.104711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104711
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6523976 n_nop=6469628 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01525
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6506775i bk1: 2718a 6502999i bk2: 1844a 6508889i bk3: 2272a 6505561i bk4: 2204a 6505280i bk5: 2800a 6500156i bk6: 2054a 6507100i bk7: 2612a 6503017i bk8: 2236a 6502999i bk9: 3078a 6498601i bk10: 1668a 6509484i bk11: 2220a 6506067i bk12: 1596a 6509370i bk13: 2224a 6505749i bk14: 1450a 6513028i bk15: 1952a 6510526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.015252 
total_CMD = 6523976 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6313885 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6523976 
n_nop = 6469628 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000710 
CoL_Bus_Util = 0.007626 
Either_Row_CoL_Bus_Util = 0.008331 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000662 
queue_avg = 0.093515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0935152
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6523976 n_nop=6464507 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01698
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6504036i bk1: 2728a 6502419i bk2: 2132a 6507716i bk3: 2296a 6506458i bk4: 2590a 6501960i bk5: 2820a 6500823i bk6: 2500a 6504132i bk7: 2648a 6502666i bk8: 2972a 6497899i bk9: 3104a 6497881i bk10: 2098a 6505706i bk11: 2232a 6505365i bk12: 1970a 6506931i bk13: 2240a 6505167i bk14: 1782a 6510751i bk15: 1952a 6509792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016984 
total_CMD = 6523976 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6296861 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6523976 
n_nop = 6464507 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000629 
CoL_Bus_Util = 0.008492 
Either_Row_CoL_Bus_Util = 0.009115 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000589 
queue_avg = 0.103338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158982, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191648, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174324, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 200438, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189456, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159532, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 198430, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176416, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 157044, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190120, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175332, Miss = 18846, Miss_rate = 0.107, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 197514, Miss = 20020, Miss_rate = 0.101, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2169236
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109240
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683700
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120636
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2169236
icnt_total_pkts_simt_to_mem=815969
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.097
	minimum = 5
	maximum = 108
Network latency average = 22.0595
	minimum = 5
	maximum = 108
Slowest packet = 2802206
Flit latency average = 21.1642
	minimum = 5
	maximum = 108
Slowest flit = 2984577
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0191345
	minimum = 0 (at node 0)
	maximum = 0.126316 (at node 18)
Accepted packet rate average = 0.0191345
	minimum = 0 (at node 0)
	maximum = 0.102737 (at node 11)
Injected flit rate average = 0.0201326
	minimum = 0 (at node 0)
	maximum = 0.126316 (at node 18)
Accepted flit rate average= 0.0201326
	minimum = 0 (at node 0)
	maximum = 0.102737 (at node 11)
Injected packet length average = 1.05216
Accepted packet length average = 1.05216
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3764 (90 samples)
	minimum = 5 (90 samples)
	maximum = 284.756 (90 samples)
Network latency average = 22.0404 (90 samples)
	minimum = 5 (90 samples)
	maximum = 282.444 (90 samples)
Flit latency average = 21.1709 (90 samples)
	minimum = 5 (90 samples)
	maximum = 281.967 (90 samples)
Fragmentation average = 0.00280533 (90 samples)
	minimum = 0 (90 samples)
	maximum = 60.4778 (90 samples)
Injected packet rate average = 0.0613462 (90 samples)
	minimum = 0.0179588 (90 samples)
	maximum = 0.178464 (90 samples)
Accepted packet rate average = 0.0613462 (90 samples)
	minimum = 0.0177839 (90 samples)
	maximum = 0.101149 (90 samples)
Injected flit rate average = 0.0652777 (90 samples)
	minimum = 0.0232873 (90 samples)
	maximum = 0.178648 (90 samples)
Accepted flit rate average = 0.0652777 (90 samples)
	minimum = 0.0237409 (90 samples)
	maximum = 0.101184 (90 samples)
Injected packet size average = 1.06409 (90 samples)
Accepted packet size average = 1.06409 (90 samples)
Hops average = 1 (90 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 8 sec (668 sec)
gpgpu_simulation_rate = 386674 (inst/sec)
gpgpu_simulation_rate = 3171 (cycle/sec)
gpgpu_silicon_slowdown = 94607x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 91 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 91: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 91 
gpu_sim_cycle = 26399
gpu_sim_insn = 19880
gpu_ipc =       0.7531
gpu_tot_sim_cycle = 2144651
gpu_tot_sim_insn = 258318200
gpu_tot_ipc =     120.4477
gpu_tot_issued_cta = 10941
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.1088% 
max_total_param_size = 0
gpu_stall_dramfull = 1152685
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2954
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6966
L2_BW  =       0.0516 GB/Sec
L2_BW_total  =       9.7107 GB/Sec
gpu_total_sim_rate=384974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4269822
	L1I_total_cache_misses = 78779
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46894, Miss = 28497, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46591, Miss = 28240, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47408, Miss = 29020, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46766, Miss = 28726, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46991, Miss = 28715, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46251, Miss = 27918, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47836, Miss = 29157, Miss_rate = 0.610, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47422, Miss = 29127, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47162, Miss = 28923, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47258, Miss = 29029, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47207, Miss = 28531, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47580, Miss = 28974, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47150, Miss = 28680, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47198, Miss = 28731, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46912, Miss = 28525, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 706626
	L1D_total_cache_misses = 430793
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254601
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254511
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4191043
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78779
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524176
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182450
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4269822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10941, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51276, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 269988768
gpgpu_n_tot_w_icount = 8437149
gpgpu_n_stall_shd_mem = 492727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420941
gpgpu_n_mem_write_global = 182450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386816
gpgpu_n_store_insn = 2919200
gpgpu_n_shmem_insn = 93949896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1710315	W0_Idle:14463516	W0_Scoreboard:11019840	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:593246	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4399959	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3367528 {8:420941,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13136400 {72:182450,}
traffic_breakdown_coretomem[INST_ACC_R] = 241368 {8:30171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67350560 {40:1683764,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919200 {8:364900,}
traffic_breakdown_memtocore[INST_ACC_R] = 4827360 {40:120684,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80596 	1140027 	687514 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28672 	1131 	222 	510228 	32083 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216106 	239135 	242978 	318277 	799055 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	196 	1541 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5417      5883      5708      4636      4825      5189      5531      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5396      5383      5675      6352      4859      4664      5455      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5447      5644      6027      4605      4926      5026      5739      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6605282 n_nop=6550633 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01512
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6587721i bk1: 2748a 6583666i bk2: 1830a 6590619i bk3: 2280a 6587597i bk4: 2232a 6586122i bk5: 2792a 6582437i bk6: 2066a 6587359i bk7: 2620a 6585116i bk8: 2268a 6583887i bk9: 3072a 6580586i bk10: 1696a 6590652i bk11: 2224a 6586760i bk12: 1608a 6590916i bk13: 2224a 6587257i bk14: 1450a 6594281i bk15: 1952a 6591507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015123 
total_CMD = 6605282 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6392894 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6605282 
n_nop = 6550633 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000717 
CoL_Bus_Util = 0.007562 
Either_Row_CoL_Bus_Util = 0.008274 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000659 
queue_avg = 0.094029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0940285
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6605282 n_nop=6545231 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01691
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6585027i bk1: 2840a 6583072i bk2: 2138a 6588457i bk3: 2296a 6588035i bk4: 2598a 6582872i bk5: 2848a 6582224i bk6: 2500a 6584715i bk7: 2644a 6584220i bk8: 2994a 6578616i bk9: 3128a 6578777i bk10: 2188a 6586172i bk11: 2232a 6586377i bk12: 1976a 6587469i bk13: 2264a 6586333i bk14: 1786a 6591718i bk15: 1952a 6590942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.016906 
total_CMD = 6605282 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6376614 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6605282 
n_nop = 6545231 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000642 
CoL_Bus_Util = 0.008453 
Either_Row_CoL_Bus_Util = 0.009091 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.106288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106288
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6605282 n_nop=6550559 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01514
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6584188i bk1: 2136a 6587895i bk2: 2296a 6587568i bk3: 1812a 6590664i bk4: 2808a 6582103i bk5: 2222a 6585810i bk6: 2640a 6584332i bk7: 2040a 6587171i bk8: 3082a 6580226i bk9: 2266a 6584024i bk10: 2308a 6586595i bk11: 1608a 6590472i bk12: 2228a 6587320i bk13: 1602a 6591619i bk14: 1984a 6591336i bk15: 1416a 6594635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015138 
total_CMD = 6605282 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6392469 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6605282 
n_nop = 6550559 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000722 
CoL_Bus_Util = 0.007569 
Either_Row_CoL_Bus_Util = 0.008285 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.092141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0921411
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6605282 n_nop=6545271 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01692
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6583536i bk1: 2488a 6585526i bk2: 2320a 6587583i bk3: 2114a 6588292i bk4: 2852a 6581425i bk5: 2616a 6582889i bk6: 2668a 6583661i bk7: 2472a 6585247i bk8: 3128a 6578894i bk9: 3006a 6578500i bk10: 2320a 6586829i bk11: 2100a 6586488i bk12: 2264a 6586600i bk13: 1980a 6588312i bk14: 1984a 6591014i bk15: 1754a 6591774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.016918 
total_CMD = 6605282 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6376887 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6605282 
n_nop = 6545271 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000630 
CoL_Bus_Util = 0.008459 
Either_Row_CoL_Bus_Util = 0.009085 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.103422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6605282 n_nop=6550934 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01506
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6588081i bk1: 2718a 6584305i bk2: 1844a 6590195i bk3: 2272a 6586867i bk4: 2204a 6586586i bk5: 2800a 6581462i bk6: 2054a 6588406i bk7: 2612a 6584323i bk8: 2236a 6584305i bk9: 3078a 6579907i bk10: 1668a 6590790i bk11: 2220a 6587373i bk12: 1596a 6590676i bk13: 2224a 6587055i bk14: 1450a 6594334i bk15: 1952a 6591832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.015064 
total_CMD = 6605282 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6395191 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6605282 
n_nop = 6550934 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000701 
CoL_Bus_Util = 0.007532 
Either_Row_CoL_Bus_Util = 0.008228 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000662 
queue_avg = 0.092364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0923641
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6605282 n_nop=6545813 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01677
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6585342i bk1: 2728a 6583725i bk2: 2132a 6589022i bk3: 2296a 6587764i bk4: 2590a 6583266i bk5: 2820a 6582129i bk6: 2500a 6585438i bk7: 2648a 6583972i bk8: 2972a 6579205i bk9: 3104a 6579187i bk10: 2098a 6587012i bk11: 2232a 6586671i bk12: 1970a 6588237i bk13: 2240a 6586473i bk14: 1782a 6592057i bk15: 1952a 6591098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016774 
total_CMD = 6605282 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6378167 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6605282 
n_nop = 6545813 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000621 
CoL_Bus_Util = 0.008387 
Either_Row_CoL_Bus_Util = 0.009003 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000589 
queue_avg = 0.102066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102066

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158990, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191648, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174332, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 200472, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189464, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159532, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 198468, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176416, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 157052, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190120, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175340, Miss = 18846, Miss_rate = 0.107, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 197544, Miss = 20020, Miss_rate = 0.101, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2169378
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683764
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120684
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2169378
icnt_total_pkts_simt_to_mem=816027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2802906
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2985205
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025955
	minimum = 0 (at node 1)
	maximum = 0.00162885 (at node 0)
Accepted packet rate average = 0.00025955
	minimum = 0 (at node 1)
	maximum = 0.00537899 (at node 0)
Injected flit rate average = 0.000280594
	minimum = 0 (at node 1)
	maximum = 0.00219705 (at node 0)
Accepted flit rate average= 0.000280594
	minimum = 0 (at node 1)
	maximum = 0.00537899 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1778 (91 samples)
	minimum = 5 (91 samples)
	maximum = 281.758 (91 samples)
Network latency average = 21.854 (91 samples)
	minimum = 5 (91 samples)
	maximum = 279.407 (91 samples)
Flit latency average = 20.9932 (91 samples)
	minimum = 5 (91 samples)
	maximum = 278.923 (91 samples)
Fragmentation average = 0.00277451 (91 samples)
	minimum = 0 (91 samples)
	maximum = 59.8132 (91 samples)
Injected packet rate average = 0.060675 (91 samples)
	minimum = 0.0177614 (91 samples)
	maximum = 0.176521 (91 samples)
Accepted packet rate average = 0.060675 (91 samples)
	minimum = 0.0175884 (91 samples)
	maximum = 0.100097 (91 samples)
Injected flit rate average = 0.0645634 (91 samples)
	minimum = 0.0230314 (91 samples)
	maximum = 0.176709 (91 samples)
Accepted flit rate average = 0.0645634 (91 samples)
	minimum = 0.02348 (91 samples)
	maximum = 0.100131 (91 samples)
Injected packet size average = 1.06409 (91 samples)
Accepted packet size average = 1.06409 (91 samples)
Hops average = 1 (91 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 11 sec (671 sec)
gpgpu_simulation_rate = 384974 (inst/sec)
gpgpu_simulation_rate = 3196 (cycle/sec)
gpgpu_silicon_slowdown = 93867x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 92 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 92: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 92 
gpu_sim_cycle = 23216
gpu_sim_insn = 19680
gpu_ipc =       0.8477
gpu_tot_sim_cycle = 2167867
gpu_tot_sim_insn = 258337880
gpu_tot_ipc =     119.1669
gpu_tot_issued_cta = 10942
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0723% 
max_total_param_size = 0
gpu_stall_dramfull = 1152685
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.0061
partiton_level_parallism_total  =       0.2923
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6963
L2_BW  =       0.2076 GB/Sec
L2_BW_total  =       9.6089 GB/Sec
gpu_total_sim_rate=383290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270432
	L1I_total_cache_misses = 78857
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46894, Miss = 28497, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46670, Miss = 28272, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47408, Miss = 29020, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46766, Miss = 28726, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46991, Miss = 28715, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46251, Miss = 27918, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47836, Miss = 29157, Miss_rate = 0.610, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47422, Miss = 29127, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47162, Miss = 28923, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47258, Miss = 29029, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47207, Miss = 28531, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47580, Miss = 28974, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47150, Miss = 28680, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47198, Miss = 28731, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46912, Miss = 28525, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 706705
	L1D_total_cache_misses = 430825
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254610
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254520
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4191575
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78857
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182481
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270432

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51276, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 270027360
gpgpu_n_tot_w_icount = 8438355
gpgpu_n_stall_shd_mem = 492951
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420973
gpgpu_n_mem_write_global = 182481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8387584
gpgpu_n_store_insn = 2919696
gpgpu_n_shmem_insn = 93956264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1710366	W0_Idle:14498212	W0_Scoreboard:11030317	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762152
single_issue_nums: WS0:4401165	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3367784 {8:420973,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13138632 {72:182481,}
traffic_breakdown_coretomem[INST_ACC_R] = 241992 {8:30249,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67355680 {40:1683892,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919696 {8:364962,}
traffic_breakdown_memtocore[INST_ACC_R] = 4839840 {40:120996,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80659 	1140154 	687514 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28750 	1131 	222 	510291 	32083 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216296 	239135 	242978 	318277 	799055 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	201 	1557 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5417      5883      5708      4636      4829      5189      5533      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5396      5383      5675      6352      4863      4664      5457      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5447      5644      6027      4605      4930      5026      5740      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6676785 n_nop=6622136 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01496
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6659224i bk1: 2748a 6655169i bk2: 1830a 6662122i bk3: 2280a 6659100i bk4: 2232a 6657625i bk5: 2792a 6653940i bk6: 2066a 6658862i bk7: 2620a 6656619i bk8: 2268a 6655390i bk9: 3072a 6652089i bk10: 1696a 6662155i bk11: 2224a 6658263i bk12: 1608a 6662419i bk13: 2224a 6658760i bk14: 1450a 6665784i bk15: 1952a 6663010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014961 
total_CMD = 6676785 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6464397 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6676785 
n_nop = 6622136 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000710 
CoL_Bus_Util = 0.007481 
Either_Row_CoL_Bus_Util = 0.008185 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000659 
queue_avg = 0.093022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0930216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6676785 n_nop=6616734 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01673
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6656530i bk1: 2840a 6654575i bk2: 2138a 6659960i bk3: 2296a 6659538i bk4: 2598a 6654375i bk5: 2848a 6653727i bk6: 2500a 6656218i bk7: 2644a 6655723i bk8: 2994a 6650119i bk9: 3128a 6650280i bk10: 2188a 6657675i bk11: 2232a 6657880i bk12: 1976a 6658972i bk13: 2264a 6657836i bk14: 1786a 6663221i bk15: 1952a 6662445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.016725 
total_CMD = 6676785 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6448117 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6676785 
n_nop = 6616734 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000635 
CoL_Bus_Util = 0.008363 
Either_Row_CoL_Bus_Util = 0.008994 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.105149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6676785 n_nop=6622062 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01498
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6655691i bk1: 2136a 6659398i bk2: 2296a 6659071i bk3: 1812a 6662167i bk4: 2808a 6653606i bk5: 2222a 6657313i bk6: 2640a 6655835i bk7: 2040a 6658674i bk8: 3082a 6651729i bk9: 2266a 6655527i bk10: 2308a 6658098i bk11: 1608a 6661975i bk12: 2228a 6658823i bk13: 1602a 6663122i bk14: 1984a 6662839i bk15: 1416a 6666138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014976 
total_CMD = 6676785 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6463972 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6676785 
n_nop = 6622062 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000715 
CoL_Bus_Util = 0.007488 
Either_Row_CoL_Bus_Util = 0.008196 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.091154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0911544
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6676785 n_nop=6616774 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01674
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6655039i bk1: 2488a 6657029i bk2: 2320a 6659086i bk3: 2114a 6659795i bk4: 2852a 6652928i bk5: 2616a 6654392i bk6: 2668a 6655164i bk7: 2472a 6656750i bk8: 3128a 6650397i bk9: 3006a 6650003i bk10: 2320a 6658332i bk11: 2100a 6657991i bk12: 2264a 6658103i bk13: 1980a 6659815i bk14: 1984a 6662517i bk15: 1754a 6663277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.016736 
total_CMD = 6676785 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6448390 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6676785 
n_nop = 6616774 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000623 
CoL_Bus_Util = 0.008368 
Either_Row_CoL_Bus_Util = 0.008988 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.102314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102314
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6676785 n_nop=6622437 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.0149
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6659584i bk1: 2718a 6655808i bk2: 1844a 6661698i bk3: 2272a 6658370i bk4: 2204a 6658089i bk5: 2800a 6652965i bk6: 2054a 6659909i bk7: 2612a 6655826i bk8: 2236a 6655808i bk9: 3078a 6651410i bk10: 1668a 6662293i bk11: 2220a 6658876i bk12: 1596a 6662179i bk13: 2224a 6658558i bk14: 1450a 6665837i bk15: 1952a 6663335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.014903 
total_CMD = 6676785 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6466694 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6676785 
n_nop = 6622437 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000694 
CoL_Bus_Util = 0.007451 
Either_Row_CoL_Bus_Util = 0.008140 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000662 
queue_avg = 0.091375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.091375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6676785 n_nop=6617316 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01659
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6656845i bk1: 2728a 6655228i bk2: 2132a 6660525i bk3: 2296a 6659267i bk4: 2590a 6654769i bk5: 2820a 6653632i bk6: 2500a 6656941i bk7: 2648a 6655475i bk8: 2972a 6650708i bk9: 3104a 6650690i bk10: 2098a 6658515i bk11: 2232a 6658174i bk12: 1970a 6659740i bk13: 2240a 6657976i bk14: 1782a 6663560i bk15: 1952a 6662601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016595 
total_CMD = 6676785 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6449670 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6676785 
n_nop = 6617316 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000615 
CoL_Bus_Util = 0.008297 
Either_Row_CoL_Bus_Util = 0.008907 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000589 
queue_avg = 0.100973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159018, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191680, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174356, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 200568, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189488, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159556, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 198558, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176440, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 157076, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190144, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175368, Miss = 18846, Miss_rate = 0.107, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 197628, Miss = 20020, Miss_rate = 0.101, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2169880
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1038
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109600
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683892
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120996
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2169880
icnt_total_pkts_simt_to_mem=816199
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04821
	minimum = 5
	maximum = 6
Network latency average = 5.04821
	minimum = 5
	maximum = 6
Slowest packet = 2803465
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2985405
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00102579
	minimum = 0 (at node 0)
	maximum = 0.0060734 (at node 1)
Accepted packet rate average = 0.00102579
	minimum = 0 (at node 0)
	maximum = 0.021623 (at node 1)
Injected flit rate average = 0.00107525
	minimum = 0 (at node 0)
	maximum = 0.00740868 (at node 1)
Accepted flit rate average= 0.00107525
	minimum = 0 (at node 0)
	maximum = 0.021623 (at node 1)
Injected packet length average = 1.04821
Accepted packet length average = 1.04821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9807 (92 samples)
	minimum = 5 (92 samples)
	maximum = 278.761 (92 samples)
Network latency average = 21.6713 (92 samples)
	minimum = 5 (92 samples)
	maximum = 276.435 (92 samples)
Flit latency average = 20.8194 (92 samples)
	minimum = 5 (92 samples)
	maximum = 275.946 (92 samples)
Fragmentation average = 0.00274435 (92 samples)
	minimum = 0 (92 samples)
	maximum = 59.163 (92 samples)
Injected packet rate average = 0.0600266 (92 samples)
	minimum = 0.0175684 (92 samples)
	maximum = 0.174668 (92 samples)
Accepted packet rate average = 0.0600266 (92 samples)
	minimum = 0.0173973 (92 samples)
	maximum = 0.099244 (92 samples)
Injected flit rate average = 0.0638734 (92 samples)
	minimum = 0.022781 (92 samples)
	maximum = 0.174869 (92 samples)
Accepted flit rate average = 0.0638734 (92 samples)
	minimum = 0.0232248 (92 samples)
	maximum = 0.0992779 (92 samples)
Injected packet size average = 1.06408 (92 samples)
Accepted packet size average = 1.06408 (92 samples)
Hops average = 1 (92 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 14 sec (674 sec)
gpgpu_simulation_rate = 383290 (inst/sec)
gpgpu_simulation_rate = 3216 (cycle/sec)
gpgpu_silicon_slowdown = 93283x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a7aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 93 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 93: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 93 
gpu_sim_cycle = 1465
gpu_sim_insn = 23808
gpu_ipc =      16.2512
gpu_tot_sim_cycle = 2169332
gpu_tot_sim_insn = 258361688
gpu_tot_ipc =     119.0974
gpu_tot_issued_cta = 10943
gpu_occupancy = 16.4872% 
gpu_tot_occupancy = 30.0712% 
max_total_param_size = 0
gpu_stall_dramfull = 1152685
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.0328
partiton_level_parallism_total  =       0.2921
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6962
L2_BW  =       1.0485 GB/Sec
L2_BW_total  =       9.6031 GB/Sec
gpu_total_sim_rate=383325

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270808
	L1I_total_cache_misses = 78857
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46894, Miss = 28497, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46670, Miss = 28272, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47472, Miss = 29052, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46766, Miss = 28726, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46991, Miss = 28715, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46251, Miss = 27918, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47836, Miss = 29157, Miss_rate = 0.610, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47422, Miss = 29127, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47162, Miss = 28923, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47258, Miss = 29029, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47207, Miss = 28531, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47580, Miss = 28974, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47150, Miss = 28680, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47198, Miss = 28731, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46912, Miss = 28525, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 706769
	L1D_total_cache_misses = 430857
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254634
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4191951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78857
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270808

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10943, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51276, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 270051168
gpgpu_n_tot_w_icount = 8439099
gpgpu_n_stall_shd_mem = 492983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 421005
gpgpu_n_mem_write_global = 182497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388352
gpgpu_n_store_insn = 2919952
gpgpu_n_shmem_insn = 93964968
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1710412	W0_Idle:14498586	W0_Scoreboard:11032081	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4401537	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3368040 {8:421005,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13139784 {72:182497,}
traffic_breakdown_coretomem[INST_ACC_R] = 241992 {8:30249,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67360800 {40:1684020,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919952 {8:364994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4839840 {40:120996,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80686 	1140287 	687514 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28750 	1131 	222 	510339 	32083 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216339 	239190 	243020 	318297 	799055 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	202 	1559 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5417      5883      5708      4636      4833      5189      5536      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5396      5383      5675      6352      4867      4664      5460      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5447      5644      6027      4605      4934      5026      5742      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6681295 n_nop=6626646 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01495
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6663734i bk1: 2748a 6659679i bk2: 1830a 6666632i bk3: 2280a 6663610i bk4: 2232a 6662135i bk5: 2792a 6658450i bk6: 2066a 6663372i bk7: 2620a 6661129i bk8: 2268a 6659900i bk9: 3072a 6656599i bk10: 1696a 6666665i bk11: 2224a 6662773i bk12: 1608a 6666929i bk13: 2224a 6663270i bk14: 1450a 6670294i bk15: 1952a 6667520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014951 
total_CMD = 6681295 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6468907 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6681295 
n_nop = 6626646 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000709 
CoL_Bus_Util = 0.007476 
Either_Row_CoL_Bus_Util = 0.008179 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000659 
queue_avg = 0.092959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0929588
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6681295 n_nop=6621244 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01671
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6661040i bk1: 2840a 6659085i bk2: 2138a 6664470i bk3: 2296a 6664048i bk4: 2598a 6658885i bk5: 2848a 6658237i bk6: 2500a 6660728i bk7: 2644a 6660233i bk8: 2994a 6654629i bk9: 3128a 6654790i bk10: 2188a 6662185i bk11: 2232a 6662390i bk12: 1976a 6663482i bk13: 2264a 6662346i bk14: 1786a 6667731i bk15: 1952a 6666955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.016714 
total_CMD = 6681295 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6452627 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6681295 
n_nop = 6621244 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000635 
CoL_Bus_Util = 0.008357 
Either_Row_CoL_Bus_Util = 0.008988 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.105078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6681295 n_nop=6626572 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01497
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6660201i bk1: 2136a 6663908i bk2: 2296a 6663581i bk3: 1812a 6666677i bk4: 2808a 6658116i bk5: 2222a 6661823i bk6: 2640a 6660345i bk7: 2040a 6663184i bk8: 3082a 6656239i bk9: 2266a 6660037i bk10: 2308a 6662608i bk11: 1608a 6666485i bk12: 2228a 6663333i bk13: 1602a 6667632i bk14: 1984a 6667349i bk15: 1416a 6670648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014966 
total_CMD = 6681295 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6468482 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6681295 
n_nop = 6626572 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000714 
CoL_Bus_Util = 0.007483 
Either_Row_CoL_Bus_Util = 0.008190 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.091093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0910928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6681295 n_nop=6621284 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01673
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6659549i bk1: 2488a 6661539i bk2: 2320a 6663596i bk3: 2114a 6664305i bk4: 2852a 6657438i bk5: 2616a 6658902i bk6: 2668a 6659674i bk7: 2472a 6661260i bk8: 3128a 6654907i bk9: 3006a 6654513i bk10: 2320a 6662842i bk11: 2100a 6662501i bk12: 2264a 6662613i bk13: 1980a 6664325i bk14: 1984a 6667027i bk15: 1754a 6667787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.016725 
total_CMD = 6681295 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6452900 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6681295 
n_nop = 6621284 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000623 
CoL_Bus_Util = 0.008363 
Either_Row_CoL_Bus_Util = 0.008982 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.102245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6681295 n_nop=6626947 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01489
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6664094i bk1: 2718a 6660318i bk2: 1844a 6666208i bk3: 2272a 6662880i bk4: 2204a 6662599i bk5: 2800a 6657475i bk6: 2054a 6664419i bk7: 2612a 6660336i bk8: 2236a 6660318i bk9: 3078a 6655920i bk10: 1668a 6666803i bk11: 2220a 6663386i bk12: 1596a 6666689i bk13: 2224a 6663068i bk14: 1450a 6670347i bk15: 1952a 6667845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.014893 
total_CMD = 6681295 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6471204 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6681295 
n_nop = 6626947 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000693 
CoL_Bus_Util = 0.007446 
Either_Row_CoL_Bus_Util = 0.008134 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000662 
queue_avg = 0.091313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0913133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6681295 n_nop=6621826 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01658
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6661355i bk1: 2728a 6659738i bk2: 2132a 6665035i bk3: 2296a 6663777i bk4: 2590a 6659279i bk5: 2820a 6658142i bk6: 2500a 6661451i bk7: 2648a 6659985i bk8: 2972a 6655218i bk9: 3104a 6655200i bk10: 2098a 6663025i bk11: 2232a 6662684i bk12: 1970a 6664250i bk13: 2240a 6662486i bk14: 1782a 6668070i bk15: 1952a 6667111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016584 
total_CMD = 6681295 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6454180 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6681295 
n_nop = 6621826 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000614 
CoL_Bus_Util = 0.008292 
Either_Row_CoL_Bus_Util = 0.008901 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000589 
queue_avg = 0.100905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100905

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159018, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191680, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174356, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 200622, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189488, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159556, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 198614, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176440, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 157076, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190144, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175368, Miss = 18846, Miss_rate = 0.107, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 197678, Miss = 20020, Miss_rate = 0.101, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2170040
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1038
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109600
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1684020
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120996
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2170040
icnt_total_pkts_simt_to_mem=816263
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1635
	minimum = 5
	maximum = 39
Network latency average = 12.0769
	minimum = 5
	maximum = 39
Slowest packet = 2803671
Flit latency average = 11.5
	minimum = 5
	maximum = 39
Slowest flit = 2986152
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0052585
	minimum = 0 (at node 0)
	maximum = 0.0382253 (at node 21)
Accepted packet rate average = 0.0052585
	minimum = 0 (at node 0)
	maximum = 0.109215 (at node 2)
Injected flit rate average = 0.005663
	minimum = 0 (at node 0)
	maximum = 0.043686 (at node 2)
Accepted flit rate average= 0.005663
	minimum = 0 (at node 0)
	maximum = 0.109215 (at node 2)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8644 (93 samples)
	minimum = 5 (93 samples)
	maximum = 276.183 (93 samples)
Network latency average = 21.5682 (93 samples)
	minimum = 5 (93 samples)
	maximum = 273.882 (93 samples)
Flit latency average = 20.7192 (93 samples)
	minimum = 5 (93 samples)
	maximum = 273.398 (93 samples)
Fragmentation average = 0.00271484 (93 samples)
	minimum = 0 (93 samples)
	maximum = 58.5269 (93 samples)
Injected packet rate average = 0.0594377 (93 samples)
	minimum = 0.0173794 (93 samples)
	maximum = 0.173201 (93 samples)
Accepted packet rate average = 0.0594377 (93 samples)
	minimum = 0.0172102 (93 samples)
	maximum = 0.0993512 (93 samples)
Injected flit rate average = 0.0632474 (93 samples)
	minimum = 0.0225361 (93 samples)
	maximum = 0.173459 (93 samples)
Accepted flit rate average = 0.0632474 (93 samples)
	minimum = 0.0229751 (93 samples)
	maximum = 0.0993847 (93 samples)
Injected packet size average = 1.0641 (93 samples)
Accepted packet size average = 1.0641 (93 samples)
Hops average = 1 (93 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 14 sec (674 sec)
gpgpu_simulation_rate = 383325 (inst/sec)
gpgpu_simulation_rate = 3218 (cycle/sec)
gpgpu_silicon_slowdown = 93225x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc850327e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc850327e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x564a661a77d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 94 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 94: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 94 
gpu_sim_cycle = 25613
gpu_sim_insn = 19880
gpu_ipc =       0.7762
gpu_tot_sim_cycle = 2194945
gpu_tot_sim_insn = 258381568
gpu_tot_ipc =     117.7166
gpu_tot_issued_cta = 10944
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0311% 
max_total_param_size = 0
gpu_stall_dramfull = 1152685
gpu_stall_icnt2sh    = 390220
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.2888
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6961
L2_BW  =       0.0442 GB/Sec
L2_BW_total  =       9.4916 GB/Sec
gpu_total_sim_rate=382221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4272480
	L1I_total_cache_misses = 78863
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33944
L1D_cache:
	L1D_cache_core[0]: Access = 46894, Miss = 28497, Miss_rate = 0.608, Pending_hits = 2858, Reservation_fails = 20667
	L1D_cache_core[1]: Access = 46670, Miss = 28272, Miss_rate = 0.606, Pending_hits = 3190, Reservation_fails = 19901
	L1D_cache_core[2]: Access = 47472, Miss = 29052, Miss_rate = 0.612, Pending_hits = 2968, Reservation_fails = 22102
	L1D_cache_core[3]: Access = 46797, Miss = 28742, Miss_rate = 0.614, Pending_hits = 3164, Reservation_fails = 20032
	L1D_cache_core[4]: Access = 46991, Miss = 28715, Miss_rate = 0.611, Pending_hits = 3061, Reservation_fails = 21235
	L1D_cache_core[5]: Access = 46251, Miss = 27918, Miss_rate = 0.604, Pending_hits = 3091, Reservation_fails = 26692
	L1D_cache_core[6]: Access = 47836, Miss = 29157, Miss_rate = 0.610, Pending_hits = 2880, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47422, Miss = 29127, Miss_rate = 0.614, Pending_hits = 2831, Reservation_fails = 19179
	L1D_cache_core[8]: Access = 47162, Miss = 28923, Miss_rate = 0.613, Pending_hits = 3003, Reservation_fails = 20566
	L1D_cache_core[9]: Access = 47258, Miss = 29029, Miss_rate = 0.614, Pending_hits = 2935, Reservation_fails = 24879
	L1D_cache_core[10]: Access = 47207, Miss = 28531, Miss_rate = 0.604, Pending_hits = 2976, Reservation_fails = 17108
	L1D_cache_core[11]: Access = 47580, Miss = 28974, Miss_rate = 0.609, Pending_hits = 2958, Reservation_fails = 21293
	L1D_cache_core[12]: Access = 47150, Miss = 28680, Miss_rate = 0.608, Pending_hits = 3049, Reservation_fails = 20687
	L1D_cache_core[13]: Access = 47198, Miss = 28731, Miss_rate = 0.609, Pending_hits = 3061, Reservation_fails = 19447
	L1D_cache_core[14]: Access = 46912, Miss = 28525, Miss_rate = 0.608, Pending_hits = 3259, Reservation_fails = 20136
	L1D_total_cache_accesses = 706800
	L1D_total_cache_misses = 430873
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45284
	L1D_total_cache_reservation_fails = 313885
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254640
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 313779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254550
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4193617
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78863
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4272480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33944
ctas_completed 10944, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51276, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 270145536
gpgpu_n_tot_w_icount = 8442048
gpgpu_n_stall_shd_mem = 493487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 421021
gpgpu_n_mem_write_global = 182512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 2920192
gpgpu_n_shmem_insn = 93969664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 127232
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32943
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1710412	W0_Idle:14527085	W0_Scoreboard:11051857	W1:10112	W2:9472	W3:8832	W4:8192	W5:7552	W6:6912	W7:6272	W8:5632	W9:4992	W10:4352	W11:3712	W12:3072	W13:2432	W14:1792	W15:1088	W16:594736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4404486	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3368168 {8:421021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13140864 {72:182512,}
traffic_breakdown_coretomem[INST_ACC_R] = 242040 {8:30255,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67363360 {40:1684084,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2920192 {8:365024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840800 {40:121020,}
maxmflatency = 1103 
max_icnt2mem_latency = 1844 
maxmrqlatency = 278 
max_icnt2sh_latency = 318 
averagemflatency = 263 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 66 
mrq_lat_table:180314 	16378 	22382 	29875 	15277 	3866 	1566 	809 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	80717 	1140350 	687514 	140451 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28756 	1131 	222 	510370 	32083 	32848 	17606 	9094 	1693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216433 	239190 	243020 	318297 	799055 	232922 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	204 	1567 	400 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       126       161       145       160       112       160       152       160       149       160       158       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       106       160       149       160       110       160       152       160       148       160       159 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       144       160       129       160       152       160       149       160       158       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     16233     16495     19454     15291     21682     17404     32713     18598     22507     20844     32455     21963     34393     23951     19112     25402 
dram[1]:     19506     15296     21510     15663     23076     17785     18675     18806     20875     21019     21925     22072     31180     24217     25084     25570 
dram[2]:     13073     16213     15280     20282     20976     32365     18603     32737     20831     17738     21947     32467     23944     33835     25389     19100 
dram[3]:     12942     14669     15656     21232     17786     23089     18766     18700     20981     20875     22034     21923     24214     30689     25483     25100 
dram[4]:     18619     13197     19870     15278     32399     20695     32759     18599     20109     20830     32439     21946     33492     23943     20039     25388 
dram[5]:     29048     12942     23418     15655     22772     17786     18677     18765     20897     20980     21954     22033     30394     24252     25085     25482 
average row accesses per activate:
dram[0]: 12.698492 20.525000 13.335329 24.637169 12.102222 22.688742  9.933333 18.876471  9.542662 18.325243 13.885906 27.714285 27.125000 64.809525 40.674419 103.304344 
dram[1]: 18.879747 21.358490 27.239584 25.962963 18.523256 24.780142 15.642858 19.512049 12.095082 16.640692 18.604166 28.694736 37.828125 86.625000 70.096771 139.764709 
dram[2]: 19.957830 12.507389 25.981482 12.296089 22.212904 11.753246 18.705202  9.912699 18.023809 10.025089 28.209999 13.788733 62.000000 27.814285 96.639999 39.697674 
dram[3]: 21.345911 17.844311 27.269230 26.346939 25.903704 18.645350 19.241177 16.284946 18.382774 12.645051 28.079208 18.482014 86.625000 40.450001 142.117645 68.806450 
dram[4]: 13.067708 20.613924 13.333333 25.449541 12.067265 22.161291 10.909091 19.155689  9.917266 18.722773 14.118055 29.467392 26.944445 59.195652 37.212765 95.040001 
dram[5]: 18.170732 23.582733 28.315218 27.762377 18.476744 25.248175 15.793815 19.425150 11.977124 17.103140 20.520000 29.956043 38.903225 114.250000 69.870964 139.764709 
average row locality = 270512/13288 = 20.357616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1072       715      1008       880      1268       822      1178       945      1406       683       984       649       996       568       848 
dram[1]:       965      1112       943      1016      1155      1292      1104      1190      1311      1432       941       988       878      1016       769       848 
dram[2]:      1078       741      1020       699      1270       885      1192       803      1406       950      1026       638      1000       649       864       552 
dram[3]:      1108       972      1032       926      1290      1161      1206      1084      1428      1317      1032       897      1016       881       864       753 
dram[4]:       728      1078       714      1004       870      1270       818      1174       933      1408       674       982       644       998       569       848 
dram[5]:       967      1100       937      1016      1152      1278      1101      1192      1303      1420       906       988       872      1004       764       848 
total dram writes = 95013
bank skew: 1432/552 = 2.59
chip skew: 16967/14712 = 1.15
average mf latency per bank:
dram[0]:       8303      5577      7804      6106      5961      5090      6536      5349      5926      4558      6580      5773      6118      4542      6966      5501
dram[1]:       5897      5977      6079      6768      5412      5417      5883      5708      4636      4834      5189      5538      4698      4758      5446      5726
dram[2]:       5568      8072      6107      8144      5230      5846      5409      6835      4691      5976      5311      7033      4819      6221      5623      7353
dram[3]:       6233      5748      6445      6274      5396      5383      5675      6352      4868      4664      5462      5246      4735      4705      5649      5617
dram[4]:       7716      5561      7578      6376      5982      5111      6433      5596      6010      4648      6451      5988      6026      4810      6704      5847
dram[5]:       5745      6236      5995      6929      5199      5447      5644      6027      4605      4935      5026      5744      4529      4908      5370      5968
maximum mf latency per bank:
dram[0]:       1002       819      1008       907       890       873       905       915       828       931      1005       953       996       843      1023       889
dram[1]:        990       940      1001       973       993       916       988       962       962       945       982       918       974       969       988       831
dram[2]:        863       970       850       881       837       788       852       775       849       863       837       931       735       973       866       976
dram[3]:        905      1070       943      1088       935      1010       937      1023       924      1031       950      1027       954      1103       884      1095
dram[4]:        961       833       942       907       809       935       821       930       823       911       933       941       936       825       958       837
dram[5]:        904       846       978       953       979      1040       976      1037       970      1004       998       924       955       867       969       861
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6760180 n_nop=6705531 n_act=2377 n_pre=2361 n_ref_event=94877550480976 n_req=42869 n_rd=35194 n_rd_L2_A=0 n_write=0 n_wr_bk=14753 bw_util=0.01478
n_activity=266849 dram_eff=0.3743
bk0: 2132a 6742619i bk1: 2748a 6738564i bk2: 1830a 6745517i bk3: 2280a 6742495i bk4: 2232a 6741020i bk5: 2792a 6737335i bk6: 2066a 6742257i bk7: 2620a 6740014i bk8: 2268a 6738785i bk9: 3072a 6735484i bk10: 1696a 6745550i bk11: 2224a 6741658i bk12: 1608a 6745814i bk13: 2224a 6742155i bk14: 1450a 6749179i bk15: 1952a 6746405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944809
Row_Buffer_Locality_read = 0.972779
Row_Buffer_Locality_write = 0.816547
Bank_Level_Parallism = 1.600363
Bank_Level_Parallism_Col = 0.677647
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014777 
total_CMD = 6760180 
util_bw = 99894 
Wasted_Col = 90848 
Wasted_Row = 21646 
Idle = 6547792 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 8201 
WTRc_limit = 12118 
RTWc_limit = 65434 
CCDLc_limit = 47792 
rwq = 0 
CCDLc_limit_alone = 28169 
WTRc_limit_alone = 9812 
RTWc_limit_alone = 48117 

Commands details: 
total_CMD = 6760180 
n_nop = 6705531 
Read = 35194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14753 
n_act = 2377 
n_pre = 2361 
n_ref = 94877550480976 
n_req = 42869 
total_req = 49947 

Dual Bus Interface Util: 
issued_total_row = 4738 
issued_total_col = 49947 
Row_Bus_Util =  0.000701 
CoL_Bus_Util = 0.007388 
Either_Row_CoL_Bus_Util = 0.008084 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000659 
queue_avg = 0.091874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.091874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6760180 n_nop=6700129 n_act=2129 n_pre=2113 n_ref_event=94877551327344 n_req=47463 n_rd=38876 n_rd_L2_A=0 n_write=0 n_wr_bk=16960 bw_util=0.01652
n_activity=284711 dram_eff=0.3922
bk0: 2492a 6739925i bk1: 2840a 6737970i bk2: 2138a 6743355i bk3: 2296a 6742933i bk4: 2598a 6737770i bk5: 2848a 6737122i bk6: 2500a 6739613i bk7: 2644a 6739118i bk8: 2994a 6733514i bk9: 3128a 6733675i bk10: 2188a 6741070i bk11: 2232a 6741275i bk12: 1976a 6742367i bk13: 2264a 6741231i bk14: 1786a 6746616i bk15: 1952a 6745840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955439
Row_Buffer_Locality_read = 0.977930
Row_Buffer_Locality_write = 0.853616
Bank_Level_Parallism = 1.651540
Bank_Level_Parallism_Col = 1.654044
Bank_Level_Parallism_Ready = 1.082138
write_to_read_ratio_blp_rw_average = 0.583500
GrpLevelPara = 1.270300 

BW Util details:
bwutil = 0.016519 
total_CMD = 6760180 
util_bw = 111672 
Wasted_Col = 97250 
Wasted_Row = 19746 
Idle = 6531512 

BW Util Bottlenecks: 
RCDc_limit = 9288 
RCDWRc_limit = 7175 
WTRc_limit = 13851 
RTWc_limit = 74064 
CCDLc_limit = 52398 
rwq = 0 
CCDLc_limit_alone = 30486 
WTRc_limit_alone = 11180 
RTWc_limit_alone = 54823 

Commands details: 
total_CMD = 6760180 
n_nop = 6700129 
Read = 38876 
Write = 0 
L2_Alloc = 0 
L2_WB = 16960 
n_act = 2129 
n_pre = 2113 
n_ref = 94877551327344 
n_req = 47463 
total_req = 55836 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 55836 
Row_Bus_Util =  0.000627 
CoL_Bus_Util = 0.008260 
Either_Row_CoL_Bus_Util = 0.008883 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000450 
queue_avg = 0.103852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6760180 n_nop=6705457 n_act=2394 n_pre=2378 n_ref_event=0 n_req=42910 n_rd=35222 n_rd_L2_A=0 n_write=0 n_wr_bk=14773 bw_util=0.01479
n_activity=267823 dram_eff=0.3733
bk0: 2774a 6739086i bk1: 2136a 6742793i bk2: 2296a 6742466i bk3: 1812a 6745562i bk4: 2808a 6737001i bk5: 2222a 6740708i bk6: 2640a 6739230i bk7: 2040a 6742069i bk8: 3082a 6735124i bk9: 2266a 6738922i bk10: 2308a 6741493i bk11: 1608a 6745370i bk12: 2228a 6742218i bk13: 1602a 6746517i bk14: 1984a 6746234i bk15: 1416a 6749533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944535
Row_Buffer_Locality_read = 0.972262
Row_Buffer_Locality_write = 0.817508
Bank_Level_Parallism = 1.600673
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 1.079441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014791 
total_CMD = 6760180 
util_bw = 99990 
Wasted_Col = 90300 
Wasted_Row = 22523 
Idle = 6547367 

BW Util Bottlenecks: 
RCDc_limit = 10739 
RCDWRc_limit = 8122 
WTRc_limit = 11238 
RTWc_limit = 65116 
CCDLc_limit = 47283 
rwq = 0 
CCDLc_limit_alone = 27930 
WTRc_limit_alone = 9085 
RTWc_limit_alone = 47916 

Commands details: 
total_CMD = 6760180 
n_nop = 6705457 
Read = 35222 
Write = 0 
L2_Alloc = 0 
L2_WB = 14773 
n_act = 2394 
n_pre = 2378 
n_ref = 0 
n_req = 42910 
total_req = 49995 

Dual Bus Interface Util: 
issued_total_row = 4772 
issued_total_col = 49995 
Row_Bus_Util =  0.000706 
CoL_Bus_Util = 0.007396 
Either_Row_CoL_Bus_Util = 0.008095 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000804 
queue_avg = 0.090030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0900299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6760180 n_nop=6700169 n_act=2088 n_pre=2072 n_ref_event=0 n_req=47496 n_rd=38906 n_rd_L2_A=0 n_write=0 n_wr_bk=16967 bw_util=0.01653
n_activity=284555 dram_eff=0.3927
bk0: 2840a 6738434i bk1: 2488a 6740424i bk2: 2320a 6742481i bk3: 2114a 6743190i bk4: 2852a 6736323i bk5: 2616a 6737787i bk6: 2668a 6738559i bk7: 2472a 6740145i bk8: 3128a 6733792i bk9: 3006a 6733398i bk10: 2320a 6741727i bk11: 2100a 6741386i bk12: 2264a 6741498i bk13: 1980a 6743210i bk14: 1984a 6745912i bk15: 1754a 6746672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956354
Row_Buffer_Locality_read = 0.978307
Row_Buffer_Locality_write = 0.856927
Bank_Level_Parallism = 1.647457
Bank_Level_Parallism_Col = 1.652242
Bank_Level_Parallism_Ready = 1.083855
write_to_read_ratio_blp_rw_average = 0.587096
GrpLevelPara = 1.265024 

BW Util details:
bwutil = 0.016530 
total_CMD = 6760180 
util_bw = 111746 
Wasted_Col = 96670 
Wasted_Row = 19979 
Idle = 6531785 

BW Util Bottlenecks: 
RCDc_limit = 9274 
RCDWRc_limit = 6995 
WTRc_limit = 13497 
RTWc_limit = 73107 
CCDLc_limit = 51706 
rwq = 0 
CCDLc_limit_alone = 30185 
WTRc_limit_alone = 11007 
RTWc_limit_alone = 54076 

Commands details: 
total_CMD = 6760180 
n_nop = 6700169 
Read = 38906 
Write = 0 
L2_Alloc = 0 
L2_WB = 16967 
n_act = 2088 
n_pre = 2072 
n_ref = 0 
n_req = 47496 
total_req = 55873 

Dual Bus Interface Util: 
issued_total_row = 4160 
issued_total_col = 55873 
Row_Bus_Util =  0.000615 
CoL_Bus_Util = 0.008265 
Either_Row_CoL_Bus_Util = 0.008877 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000367 
queue_avg = 0.101052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101052
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6760180 n_nop=6705832 n_act=2324 n_pre=2308 n_ref_event=227392 n_req=42696 n_rd=35040 n_rd_L2_A=0 n_write=0 n_wr_bk=14712 bw_util=0.01472
n_activity=263987 dram_eff=0.3769
bk0: 2112a 6742979i bk1: 2718a 6739203i bk2: 1844a 6745093i bk3: 2272a 6741765i bk4: 2204a 6741484i bk5: 2800a 6736360i bk6: 2054a 6743304i bk7: 2612a 6739221i bk8: 2236a 6739203i bk9: 3078a 6734805i bk10: 1668a 6745688i bk11: 2220a 6742271i bk12: 1596a 6745574i bk13: 2224a 6741953i bk14: 1450a 6749232i bk15: 1952a 6746730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945920
Row_Buffer_Locality_read = 0.973545
Row_Buffer_Locality_write = 0.819488
Bank_Level_Parallism = 1.617954
Bank_Level_Parallism_Col = 1.616863
Bank_Level_Parallism_Ready = 1.076244
write_to_read_ratio_blp_rw_average = 0.573290
GrpLevelPara = 1.246660 

BW Util details:
bwutil = 0.014719 
total_CMD = 6760180 
util_bw = 99504 
Wasted_Col = 89332 
Wasted_Row = 21255 
Idle = 6550089 

BW Util Bottlenecks: 
RCDc_limit = 10280 
RCDWRc_limit = 7995 
WTRc_limit = 12081 
RTWc_limit = 65130 
CCDLc_limit = 46672 
rwq = 0 
CCDLc_limit_alone = 27420 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 48121 

Commands details: 
total_CMD = 6760180 
n_nop = 6705832 
Read = 35040 
Write = 0 
L2_Alloc = 0 
L2_WB = 14712 
n_act = 2324 
n_pre = 2308 
n_ref = 227392 
n_req = 42696 
total_req = 49752 

Dual Bus Interface Util: 
issued_total_row = 4632 
issued_total_col = 49752 
Row_Bus_Util =  0.000685 
CoL_Bus_Util = 0.007360 
Either_Row_CoL_Bus_Util = 0.008039 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000662 
queue_avg = 0.090248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0902477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6760180 n_nop=6700711 n_act=2060 n_pre=2044 n_ref_event=0 n_req=47078 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16848 bw_util=0.01639
n_activity=283162 dram_eff=0.3913
bk0: 2488a 6740240i bk1: 2728a 6738623i bk2: 2132a 6743920i bk3: 2296a 6742662i bk4: 2590a 6738164i bk5: 2820a 6737027i bk6: 2500a 6740336i bk7: 2648a 6738870i bk8: 2972a 6734103i bk9: 3104a 6734085i bk10: 2098a 6741910i bk11: 2232a 6741569i bk12: 1970a 6743135i bk13: 2240a 6741371i bk14: 1782a 6746955i bk15: 1952a 6745996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956561
Row_Buffer_Locality_read = 0.978704
Row_Buffer_Locality_write = 0.856439
Bank_Level_Parallism = 1.637389
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016390 
total_CMD = 6760180 
util_bw = 110800 
Wasted_Col = 96905 
Wasted_Row = 19410 
Idle = 6533065 

BW Util Bottlenecks: 
RCDc_limit = 8896 
RCDWRc_limit = 7022 
WTRc_limit = 13372 
RTWc_limit = 73885 
CCDLc_limit = 52176 
rwq = 0 
CCDLc_limit_alone = 30253 
WTRc_limit_alone = 10845 
RTWc_limit_alone = 54489 

Commands details: 
total_CMD = 6760180 
n_nop = 6700711 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16848 
n_act = 2060 
n_pre = 2044 
n_ref = 0 
n_req = 47078 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4104 
issued_total_col = 55400 
Row_Bus_Util =  0.000607 
CoL_Bus_Util = 0.008195 
Either_Row_CoL_Bus_Util = 0.008797 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000589 
queue_avg = 0.099728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0997275

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159022, Miss = 16142, Miss_rate = 0.102, Pending_hits = 6848, Reservation_fails = 18292
L2_cache_bank[1]: Access = 191680, Miss = 19928, Miss_rate = 0.104, Pending_hits = 7097, Reservation_fails = 20567
L2_cache_bank[2]: Access = 174360, Miss = 18980, Miss_rate = 0.109, Pending_hits = 7427, Reservation_fails = 18504
L2_cache_bank[3]: Access = 200652, Miss = 20204, Miss_rate = 0.101, Pending_hits = 7948, Reservation_fails = 25401
L2_cache_bank[4]: Access = 189492, Miss = 20128, Miss_rate = 0.106, Pending_hits = 6941, Reservation_fails = 17776
L2_cache_bank[5]: Access = 159556, Miss = 15958, Miss_rate = 0.100, Pending_hits = 6977, Reservation_fails = 21757
L2_cache_bank[6]: Access = 198652, Miss = 20376, Miss_rate = 0.103, Pending_hits = 7624, Reservation_fails = 18172
L2_cache_bank[7]: Access = 176440, Miss = 18832, Miss_rate = 0.107, Pending_hits = 7497, Reservation_fails = 20027
L2_cache_bank[8]: Access = 157080, Miss = 16038, Miss_rate = 0.102, Pending_hits = 6778, Reservation_fails = 15724
L2_cache_bank[9]: Access = 190144, Miss = 19884, Miss_rate = 0.105, Pending_hits = 7013, Reservation_fails = 20993
L2_cache_bank[10]: Access = 175372, Miss = 18846, Miss_rate = 0.107, Pending_hits = 7240, Reservation_fails = 16629
L2_cache_bank[11]: Access = 197708, Miss = 20020, Miss_rate = 0.101, Pending_hits = 7510, Reservation_fails = 18350
L2_total_cache_accesses = 2170158
L2_total_cache_misses = 225336
L2_total_cache_miss_rate = 0.1038
L2_total_cache_pending_hits = 86900
L2_total_cache_reservation_fails = 232192
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164174
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1773
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109624
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 211495
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1684084
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 365024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121020
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 382
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20315
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 211495
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2170158
icnt_total_pkts_simt_to_mem=816315
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2803912
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2986303
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000224134
	minimum = 0 (at node 0)
	maximum = 0.00148362 (at node 21)
Accepted packet rate average = 0.000224134
	minimum = 0 (at node 0)
	maximum = 0.00460704 (at node 3)
Injected flit rate average = 0.000245824
	minimum = 0 (at node 0)
	maximum = 0.00203022 (at node 3)
Accepted flit rate average= 0.000245824
	minimum = 0 (at node 0)
	maximum = 0.00460704 (at node 3)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6781 (94 samples)
	minimum = 5 (94 samples)
	maximum = 273.372 (94 samples)
Network latency average = 21.393 (94 samples)
	minimum = 5 (94 samples)
	maximum = 271.032 (94 samples)
Flit latency average = 20.5519 (94 samples)
	minimum = 5 (94 samples)
	maximum = 270.543 (94 samples)
Fragmentation average = 0.00268596 (94 samples)
	minimum = 0 (94 samples)
	maximum = 57.9043 (94 samples)
Injected packet rate average = 0.0588078 (94 samples)
	minimum = 0.0171946 (94 samples)
	maximum = 0.171375 (94 samples)
Accepted packet rate average = 0.0588078 (94 samples)
	minimum = 0.0170271 (94 samples)
	maximum = 0.0983433 (94 samples)
Injected flit rate average = 0.0625772 (94 samples)
	minimum = 0.0222963 (94 samples)
	maximum = 0.171635 (94 samples)
Accepted flit rate average = 0.0625772 (94 samples)
	minimum = 0.0227306 (94 samples)
	maximum = 0.0983765 (94 samples)
Injected packet size average = 1.0641 (94 samples)
Accepted packet size average = 1.0641 (94 samples)
Hops average = 1 (94 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 16 sec (676 sec)
gpgpu_simulation_rate = 382221 (inst/sec)
gpgpu_simulation_rate = 3246 (cycle/sec)
gpgpu_silicon_slowdown = 92421x
Time consumed(ms): 676826.112000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
