Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep 22 14:15:40 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Program_MCU_wrapper_timing_summary_routed.rpt -pb Program_MCU_wrapper_timing_summary_routed.pb -rpx Program_MCU_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Program_MCU_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.548        0.000                      0                  148        0.179        0.000                      0                  148       41.160        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.548        0.000                      0                  148        0.179        0.000                      0                  148       41.160        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.548ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.621     5.165    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X62Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/Q
                         net (fo=10, routed)          1.051     6.672    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.796 f  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.816     7.612    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.736 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           1.023     8.759    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.883 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.577     9.460    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504    88.198    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X63Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.274    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    88.008    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.008    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 78.548    

Slack (MET) :             78.548ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.621     5.165    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X62Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/Q
                         net (fo=10, routed)          1.051     6.672    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.796 f  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.816     7.612    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.736 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           1.023     8.759    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.883 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.577     9.460    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504    88.198    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X63Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.274    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    88.008    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.008    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 78.548    

Slack (MET) :             78.548ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.621     5.165    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X62Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[2]/Q
                         net (fo=10, routed)          1.051     6.672    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.796 f  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.816     7.612    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.736 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           1.023     8.759    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.883 r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.577     9.460    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504    88.198    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X63Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.274    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    88.008    Program_MCU_i/UART_RXmod_1/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.008    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 78.548    

Slack (MET) :             79.011ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.118ns (29.324%)  route 2.695ns (70.676%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.637     5.181    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y41          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.699 f  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          0.863     6.562    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[0]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     6.712 f  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.817     7.529    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.326     7.855 r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.376     8.231    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.355 r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.638     8.994    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515    88.210    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y39          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.259    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429    88.005    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.005    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 79.011    

Slack (MET) :             79.293ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 1.118ns (31.665%)  route 2.413ns (68.335%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.637     5.181    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y41          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.699 f  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          0.863     6.562    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[0]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     6.712 f  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.817     7.529    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.326     7.855 r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.376     8.231    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.355 r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.357     8.712    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515    88.210    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.259    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X4Y40          FDRE (Setup_fdre_C_R)       -0.429    88.005    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.005    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 79.293    

Slack (MET) :             79.293ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 1.118ns (31.665%)  route 2.413ns (68.335%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.637     5.181    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y41          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.699 f  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=12, routed)          0.863     6.562    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[0]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.150     6.712 f  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.817     7.529    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.326     7.855 r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.376     8.231    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.355 r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.357     8.712    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515    88.210    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.259    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X4Y40          FDRE (Setup_fdre_C_R)       -0.429    88.005    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.005    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 79.293    

Slack (MET) :             79.318ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.199ns (29.913%)  route 2.809ns (70.087%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.633     5.177    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.893     6.489    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.329     6.818 r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.812     7.629    Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.327     7.956 r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=13, routed)          1.105     9.061    Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     9.185 r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.185    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count[4]
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    88.209    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.298    88.507    
                         clock uncertainty           -0.035    88.472    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.032    88.504    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.504    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 79.318    

Slack (MET) :             79.490ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.199ns (31.262%)  route 2.636ns (68.738%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.633     5.177    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.893     6.489    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.329     6.818 r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.812     7.629    Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.327     7.956 r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=13, routed)          0.932     8.888    Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.124     9.012 r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.012    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count[2]
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    88.209    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
                         clock pessimism              0.298    88.507    
                         clock uncertainty           -0.035    88.472    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.031    88.503    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.503    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                 79.490    

Slack (MET) :             79.506ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.227ns (31.760%)  route 2.636ns (68.240%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.633     5.177    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.893     6.489    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.329     6.818 r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.812     7.629    Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.327     7.956 r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=13, routed)          0.932     8.888    Program_MCU_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.152     9.040 r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.040    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count[3]
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514    88.209    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y35          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.298    88.507    
                         clock uncertainty           -0.035    88.472    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.075    88.547    Program_MCU_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         88.547    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 79.506    

Slack (MET) :             79.575ns  (required time - arrival time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.828ns (22.309%)  route 2.883ns (77.691%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.634     5.178    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=10, routed)          1.175     6.809    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count[2]
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.933 r  Program_MCU_i/UART_RXmod_0/U0/r_RX_DV_i_3/O
                         net (fo=2, routed)           0.678     7.611    Program_MCU_i/UART_RXmod_0/U0/r_RX_DV_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     7.735 r  Program_MCU_i/UART_RXmod_0/U0/r_RX_DV_i_2/O
                         net (fo=8, routed)           1.030     8.765    Program_MCU_i/UART_RXmod_0/U0/r_RX_DV_i_2_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.124     8.889 r  Program_MCU_i/UART_RXmod_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     8.889    Program_MCU_i/UART_RXmod_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    88.212    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.029    88.465    Program_MCU_i/UART_RXmod_0/U0/r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         88.465    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                 79.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X61Y84         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.121     1.754    Program_MCU_i/UART_TXmod_1/U0/i_TX_Byte[2]
    SLICE_X61Y83         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     2.004    Program_MCU_i/UART_TXmod_1/U0/sysclk
    SLICE_X61Y83         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[2]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.070     1.575    Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.498    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Program_MCU_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/Q
                         net (fo=13, routed)          0.146     1.784    Program_MCU_i/UART_RXmod_0/U0/r_SM_Main_reg_n_0_[1]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index[2]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.014    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y40          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120     1.631    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.382%)  route 0.118ns (45.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X61Y84         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.118     1.751    Program_MCU_i/UART_TXmod_1/U0/i_TX_Byte[1]
    SLICE_X61Y83         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     2.004    Program_MCU_i/UART_TXmod_1/U0/sysclk
    SLICE_X61Y83         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[1]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.047     1.552    Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X60Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.121     1.777    Program_MCU_i/UART_TXmod_1/U0/i_TX_Byte[5]
    SLICE_X61Y85         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     2.006    Program_MCU_i/UART_TXmod_1/U0/sysclk
    SLICE_X61Y85         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.070     1.577    Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.497    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y38          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.127     1.788    Program_MCU_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.013    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.076     1.586    Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X60Y86         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.121     1.777    Program_MCU_i/UART_TXmod_1/U0/i_TX_Byte[6]
    SLICE_X61Y85         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     2.006    Program_MCU_i/UART_TXmod_1/U0/sysclk
    SLICE_X61Y85         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[6]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.066     1.573    Program_MCU_i/UART_TXmod_1/U0/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.642%)  route 0.190ns (57.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.495    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y38          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.190     1.825    Program_MCU_i/UART_TXmod_0/U0/i_TX_Byte[5]
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.013    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.075     1.609    Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.495    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y38          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.190     1.825    Program_MCU_i/UART_TXmod_0/U0/i_TX_Byte[6]
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.013    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.071     1.605    Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.497    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y38          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.116     1.777    Program_MCU_i/UART_TXmod_0/U0/i_TX_Byte[0]
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.013    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.046     1.556    Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.495    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y38          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.174     1.810    Program_MCU_i/UART_TXmod_0/U0/i_TX_Byte[2]
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.013    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y38          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047     1.581    Program_MCU_i/UART_TXmod_0/U0/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y39    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y40    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y39    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y39    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y40    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y39    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y39    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y40    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y40    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y39    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y39    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y40    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y40    Program_MCU_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y41    Program_MCU_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Program_MCU_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 4.043ns (68.892%)  route 1.826ns (31.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.633     5.177    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y36          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Program_MCU_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.826     7.520    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.045 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.045    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_MCU_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MCU_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 3.959ns (70.158%)  route 1.684ns (29.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.618     5.162    Program_MCU_i/UART_TXmod_1/U0/sysclk
    SLICE_X65Y83         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     5.618 r  Program_MCU_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.684     7.302    MCU_rx_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    10.805 r  MCU_rx_OBUF_inst/O
                         net (fo=0)                   0.000    10.805    MCU_rx
    L3                                                                r  MCU_rx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Program_MCU_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MCU_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.345ns (79.868%)  route 0.339ns (20.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    Program_MCU_i/UART_TXmod_1/U0/sysclk
    SLICE_X65Y83         FDRE                                         r  Program_MCU_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Program_MCU_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.339     1.972    MCU_rx_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.176 r  MCU_rx_OBUF_inst/O
                         net (fo=0)                   0.000     3.176    MCU_rx
    L3                                                                r  MCU_rx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Program_MCU_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.390ns (78.239%)  route 0.387ns (21.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.495    Program_MCU_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y36          FDRE                                         r  Program_MCU_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Program_MCU_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.387     2.045    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.271 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.271    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU_tx
                            (input port)
  Destination:            Program_MCU_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.449ns  (logic 1.457ns (26.747%)  route 3.991ns (73.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  MCU_tx (IN)
                         net (fo=0)                   0.000     0.000    MCU_tx
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  MCU_tx_IBUF_inst/O
                         net (fo=1, routed)           3.991     5.449    Program_MCU_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X5Y41          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.516     4.881    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y41          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Program_MCU_i/UART_RXmod_1/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.466ns (28.675%)  route 3.647ns (71.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           3.647     5.113    Program_MCU_i/UART_RXmod_1/U0/i_RX_Serial
    SLICE_X58Y78         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.496     4.860    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X58Y78         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Data_R_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Program_MCU_i/UART_RXmod_1/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.958ns  (logic 0.234ns (11.956%)  route 1.724ns (88.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           1.724     1.958    Program_MCU_i/UART_RXmod_1/U0/i_RX_Serial
    SLICE_X58Y78         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.850     1.999    Program_MCU_i/UART_RXmod_1/U0/sysclk
    SLICE_X58Y78         FDRE                                         r  Program_MCU_i/UART_RXmod_1/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 MCU_tx
                            (input port)
  Destination:            Program_MCU_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.225ns (10.727%)  route 1.876ns (89.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  MCU_tx (IN)
                         net (fo=0)                   0.000     0.000    MCU_tx
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  MCU_tx_IBUF_inst/O
                         net (fo=1, routed)           1.876     2.102    Program_MCU_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X5Y41          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     2.012    Program_MCU_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y41          FDRE                                         r  Program_MCU_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





