

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 11:07:51 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   49|   49|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   47|   47|        42|          1|          1|     7|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 1, D = 42, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	44  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	2  / true
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_6), !map !7"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_5), !map !14"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_4), !map !20"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_3), !map !26"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_2), !map !32"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_1), !map !38"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_0), !map !44"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_6), !map !50"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_5), !map !54"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_4), !map !58"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_3), !map !62"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_2), !map !66"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_1), !map !70"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_0), !map !74"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i784* %b), !map !78"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.76ns)   --->   "br label %1" [mmult_accel.cpp:15]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ia = phi i3 [ 0, %0 ], [ %ia_1, %2 ]"   --->   Operation 62 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %ia, -1" [mmult_accel.cpp:15]   --->   Operation 63 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.65ns)   --->   "%ia_1 = add i3 %ia, 1" [mmult_accel.cpp:15]   --->   Operation 65 'add' 'ia_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [mmult_accel.cpp:15]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = zext i3 %ia to i64" [mmult_accel.cpp:21]   --->   Operation 67 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [7 x half]* %a_0, i64 0, i64 %tmp" [mmult_accel.cpp:21]   --->   Operation 68 'getelementptr' 'a_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%a_0_load = load half* %a_0_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 69 'load' 'a_0_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%b_read = call i784 @_ssdm_op_Read.ap_auto.i784P(i784* %b)" [mmult_accel.cpp:21]   --->   Operation 70 'read' 'b_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i784 %b_read to i16" [mmult_accel.cpp:21]   --->   Operation 71 'trunc' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 16, i32 31)" [mmult_accel.cpp:21]   --->   Operation 72 'partselect' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 32, i32 47)" [mmult_accel.cpp:21]   --->   Operation 73 'partselect' 'tmp_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 48, i32 63)" [mmult_accel.cpp:21]   --->   Operation 74 'partselect' 'tmp_8' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 64, i32 79)" [mmult_accel.cpp:21]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 80, i32 95)" [mmult_accel.cpp:21]   --->   Operation 76 'partselect' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 96, i32 111)" [mmult_accel.cpp:21]   --->   Operation 77 'partselect' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 112, i32 127)" [mmult_accel.cpp:21]   --->   Operation 78 'partselect' 'tmp_15' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 128, i32 143)" [mmult_accel.cpp:21]   --->   Operation 79 'partselect' 'tmp_17' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 144, i32 159)" [mmult_accel.cpp:21]   --->   Operation 80 'partselect' 'tmp_19' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 160, i32 175)" [mmult_accel.cpp:21]   --->   Operation 81 'partselect' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 176, i32 191)" [mmult_accel.cpp:21]   --->   Operation 82 'partselect' 'tmp_23' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 192, i32 207)" [mmult_accel.cpp:21]   --->   Operation 83 'partselect' 'tmp_25' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 208, i32 223)" [mmult_accel.cpp:21]   --->   Operation 84 'partselect' 'tmp_27' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 224, i32 239)" [mmult_accel.cpp:21]   --->   Operation 85 'partselect' 'tmp_29' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 240, i32 255)" [mmult_accel.cpp:21]   --->   Operation 86 'partselect' 'tmp_31' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 256, i32 271)" [mmult_accel.cpp:21]   --->   Operation 87 'partselect' 'tmp_33' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 272, i32 287)" [mmult_accel.cpp:21]   --->   Operation 88 'partselect' 'tmp_35' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 288, i32 303)" [mmult_accel.cpp:21]   --->   Operation 89 'partselect' 'tmp_37' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_39 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 304, i32 319)" [mmult_accel.cpp:21]   --->   Operation 90 'partselect' 'tmp_39' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 320, i32 335)" [mmult_accel.cpp:21]   --->   Operation 91 'partselect' 'tmp_41' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_43 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 336, i32 351)" [mmult_accel.cpp:21]   --->   Operation 92 'partselect' 'tmp_43' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_45 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 352, i32 367)" [mmult_accel.cpp:21]   --->   Operation 93 'partselect' 'tmp_45' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_47 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 368, i32 383)" [mmult_accel.cpp:21]   --->   Operation 94 'partselect' 'tmp_47' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_49 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 384, i32 399)" [mmult_accel.cpp:21]   --->   Operation 95 'partselect' 'tmp_49' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_51 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 400, i32 415)" [mmult_accel.cpp:21]   --->   Operation 96 'partselect' 'tmp_51' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_53 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 416, i32 431)" [mmult_accel.cpp:21]   --->   Operation 97 'partselect' 'tmp_53' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_55 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 432, i32 447)" [mmult_accel.cpp:21]   --->   Operation 98 'partselect' 'tmp_55' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_57 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 448, i32 463)" [mmult_accel.cpp:21]   --->   Operation 99 'partselect' 'tmp_57' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_59 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 464, i32 479)" [mmult_accel.cpp:21]   --->   Operation 100 'partselect' 'tmp_59' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 480, i32 495)" [mmult_accel.cpp:21]   --->   Operation 101 'partselect' 'tmp_61' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 496, i32 511)" [mmult_accel.cpp:21]   --->   Operation 102 'partselect' 'tmp_63' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 512, i32 527)" [mmult_accel.cpp:21]   --->   Operation 103 'partselect' 'tmp_65' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 528, i32 543)" [mmult_accel.cpp:21]   --->   Operation 104 'partselect' 'tmp_67' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 544, i32 559)" [mmult_accel.cpp:21]   --->   Operation 105 'partselect' 'tmp_69' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 560, i32 575)" [mmult_accel.cpp:21]   --->   Operation 106 'partselect' 'tmp_71' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_73 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 576, i32 591)" [mmult_accel.cpp:21]   --->   Operation 107 'partselect' 'tmp_73' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 592, i32 607)" [mmult_accel.cpp:21]   --->   Operation 108 'partselect' 'tmp_75' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_77 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 608, i32 623)" [mmult_accel.cpp:21]   --->   Operation 109 'partselect' 'tmp_77' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_79 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 624, i32 639)" [mmult_accel.cpp:21]   --->   Operation 110 'partselect' 'tmp_79' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_81 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 640, i32 655)" [mmult_accel.cpp:21]   --->   Operation 111 'partselect' 'tmp_81' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_83 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 656, i32 671)" [mmult_accel.cpp:21]   --->   Operation 112 'partselect' 'tmp_83' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_85 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 672, i32 687)" [mmult_accel.cpp:21]   --->   Operation 113 'partselect' 'tmp_85' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_87 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 688, i32 703)" [mmult_accel.cpp:21]   --->   Operation 114 'partselect' 'tmp_87' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_89 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 704, i32 719)" [mmult_accel.cpp:21]   --->   Operation 115 'partselect' 'tmp_89' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_91 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 720, i32 735)" [mmult_accel.cpp:21]   --->   Operation 116 'partselect' 'tmp_91' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_93 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 736, i32 751)" [mmult_accel.cpp:21]   --->   Operation 117 'partselect' 'tmp_93' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_95 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 752, i32 767)" [mmult_accel.cpp:21]   --->   Operation 118 'partselect' 'tmp_95' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_97 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 768, i32 783)" [mmult_accel.cpp:21]   --->   Operation 119 'partselect' 'tmp_97' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 120 [1/2] (2.32ns)   --->   "%a_0_load = load half* %a_0_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 120 'load' 'a_0_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>

State 4 <SV = 3> <Delay = 6.86>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_3 = bitcast i16 %tmp_2 to half" [mmult_accel.cpp:21]   --->   Operation 121 'bitcast' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 122 [4/4] (6.86ns)   --->   "%tmp_99 = fmul half %a_0_load, %tmp_3" [mmult_accel.cpp:21]   --->   Operation 122 'hmul' 'tmp_99' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_16 = bitcast i16 %tmp_15 to half" [mmult_accel.cpp:21]   --->   Operation 123 'bitcast' 'tmp_16' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 124 [4/4] (6.86ns)   --->   "%tmp_5_1 = fmul half %a_0_load, %tmp_16" [mmult_accel.cpp:21]   --->   Operation 124 'hmul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_30 = bitcast i16 %tmp_29 to half" [mmult_accel.cpp:21]   --->   Operation 125 'bitcast' 'tmp_30' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 126 [4/4] (6.86ns)   --->   "%tmp_5_2 = fmul half %a_0_load, %tmp_30" [mmult_accel.cpp:21]   --->   Operation 126 'hmul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_44 = bitcast i16 %tmp_43 to half" [mmult_accel.cpp:21]   --->   Operation 127 'bitcast' 'tmp_44' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 128 [4/4] (6.86ns)   --->   "%tmp_5_3 = fmul half %a_0_load, %tmp_44" [mmult_accel.cpp:21]   --->   Operation 128 'hmul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_58 = bitcast i16 %tmp_57 to half" [mmult_accel.cpp:21]   --->   Operation 129 'bitcast' 'tmp_58' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 130 [4/4] (6.86ns)   --->   "%tmp_5_4 = fmul half %a_0_load, %tmp_58" [mmult_accel.cpp:21]   --->   Operation 130 'hmul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_72 = bitcast i16 %tmp_71 to half" [mmult_accel.cpp:21]   --->   Operation 131 'bitcast' 'tmp_72' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 132 [4/4] (6.86ns)   --->   "%tmp_5_5 = fmul half %a_0_load, %tmp_72" [mmult_accel.cpp:21]   --->   Operation 132 'hmul' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_86 = bitcast i16 %tmp_85 to half" [mmult_accel.cpp:21]   --->   Operation 133 'bitcast' 'tmp_86' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 134 [4/4] (6.86ns)   --->   "%tmp_5_6 = fmul half %a_0_load, %tmp_86" [mmult_accel.cpp:21]   --->   Operation 134 'hmul' 'tmp_5_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 135 [3/4] (6.86ns)   --->   "%tmp_99 = fmul half %a_0_load, %tmp_3" [mmult_accel.cpp:21]   --->   Operation 135 'hmul' 'tmp_99' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [3/4] (6.86ns)   --->   "%tmp_5_1 = fmul half %a_0_load, %tmp_16" [mmult_accel.cpp:21]   --->   Operation 136 'hmul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [3/4] (6.86ns)   --->   "%tmp_5_2 = fmul half %a_0_load, %tmp_30" [mmult_accel.cpp:21]   --->   Operation 137 'hmul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [3/4] (6.86ns)   --->   "%tmp_5_3 = fmul half %a_0_load, %tmp_44" [mmult_accel.cpp:21]   --->   Operation 138 'hmul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [3/4] (6.86ns)   --->   "%tmp_5_4 = fmul half %a_0_load, %tmp_58" [mmult_accel.cpp:21]   --->   Operation 139 'hmul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [3/4] (6.86ns)   --->   "%tmp_5_5 = fmul half %a_0_load, %tmp_72" [mmult_accel.cpp:21]   --->   Operation 140 'hmul' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [3/4] (6.86ns)   --->   "%tmp_5_6 = fmul half %a_0_load, %tmp_86" [mmult_accel.cpp:21]   --->   Operation 141 'hmul' 'tmp_5_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 142 [2/4] (6.86ns)   --->   "%tmp_99 = fmul half %a_0_load, %tmp_3" [mmult_accel.cpp:21]   --->   Operation 142 'hmul' 'tmp_99' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [2/4] (6.86ns)   --->   "%tmp_5_1 = fmul half %a_0_load, %tmp_16" [mmult_accel.cpp:21]   --->   Operation 143 'hmul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [2/4] (6.86ns)   --->   "%tmp_5_2 = fmul half %a_0_load, %tmp_30" [mmult_accel.cpp:21]   --->   Operation 144 'hmul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [2/4] (6.86ns)   --->   "%tmp_5_3 = fmul half %a_0_load, %tmp_44" [mmult_accel.cpp:21]   --->   Operation 145 'hmul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [2/4] (6.86ns)   --->   "%tmp_5_4 = fmul half %a_0_load, %tmp_58" [mmult_accel.cpp:21]   --->   Operation 146 'hmul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [2/4] (6.86ns)   --->   "%tmp_5_5 = fmul half %a_0_load, %tmp_72" [mmult_accel.cpp:21]   --->   Operation 147 'hmul' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [2/4] (6.86ns)   --->   "%tmp_5_6 = fmul half %a_0_load, %tmp_86" [mmult_accel.cpp:21]   --->   Operation 148 'hmul' 'tmp_5_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.86>
ST_7 : Operation 149 [1/4] (6.86ns)   --->   "%tmp_99 = fmul half %a_0_load, %tmp_3" [mmult_accel.cpp:21]   --->   Operation 149 'hmul' 'tmp_99' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [7 x half]* %a_1, i64 0, i64 %tmp" [mmult_accel.cpp:21]   --->   Operation 150 'getelementptr' 'a_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (2.32ns)   --->   "%a_1_load = load half* %a_1_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 151 'load' 'a_1_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_7 : Operation 152 [1/4] (6.86ns)   --->   "%tmp_5_1 = fmul half %a_0_load, %tmp_16" [mmult_accel.cpp:21]   --->   Operation 152 'hmul' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/4] (6.86ns)   --->   "%tmp_5_2 = fmul half %a_0_load, %tmp_30" [mmult_accel.cpp:21]   --->   Operation 153 'hmul' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/4] (6.86ns)   --->   "%tmp_5_3 = fmul half %a_0_load, %tmp_44" [mmult_accel.cpp:21]   --->   Operation 154 'hmul' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/4] (6.86ns)   --->   "%tmp_5_4 = fmul half %a_0_load, %tmp_58" [mmult_accel.cpp:21]   --->   Operation 155 'hmul' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/4] (6.86ns)   --->   "%tmp_5_5 = fmul half %a_0_load, %tmp_72" [mmult_accel.cpp:21]   --->   Operation 156 'hmul' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/4] (6.86ns)   --->   "%tmp_5_6 = fmul half %a_0_load, %tmp_86" [mmult_accel.cpp:21]   --->   Operation 157 'hmul' 'tmp_5_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.61>
ST_8 : Operation 158 [5/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_99, 0x0" [mmult_accel.cpp:21]   --->   Operation 158 'hadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/2] (2.32ns)   --->   "%a_1_load = load half* %a_1_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 159 'load' 'a_1_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_8 : Operation 160 [5/5] (7.61ns)   --->   "%sum_1_1 = fadd half %tmp_5_1, 0x0" [mmult_accel.cpp:21]   --->   Operation 160 'hadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [5/5] (7.61ns)   --->   "%sum_1_2 = fadd half %tmp_5_2, 0x0" [mmult_accel.cpp:21]   --->   Operation 161 'hadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [5/5] (7.61ns)   --->   "%sum_1_3 = fadd half %tmp_5_3, 0x0" [mmult_accel.cpp:21]   --->   Operation 162 'hadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [5/5] (7.61ns)   --->   "%sum_1_4 = fadd half %tmp_5_4, 0x0" [mmult_accel.cpp:21]   --->   Operation 163 'hadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [5/5] (7.61ns)   --->   "%sum_1_5 = fadd half %tmp_5_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 164 'hadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [5/5] (7.61ns)   --->   "%sum_1_6 = fadd half %tmp_5_6, 0x0" [mmult_accel.cpp:21]   --->   Operation 165 'hadd' 'sum_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.61>
ST_9 : Operation 166 [4/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_99, 0x0" [mmult_accel.cpp:21]   --->   Operation 166 'hadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_5 = bitcast i16 %tmp_4 to half" [mmult_accel.cpp:21]   --->   Operation 167 'bitcast' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 168 [4/4] (6.86ns)   --->   "%tmp_5_0_1 = fmul half %a_1_load, %tmp_5" [mmult_accel.cpp:21]   --->   Operation 168 'hmul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [4/5] (7.61ns)   --->   "%sum_1_1 = fadd half %tmp_5_1, 0x0" [mmult_accel.cpp:21]   --->   Operation 169 'hadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_18 = bitcast i16 %tmp_17 to half" [mmult_accel.cpp:21]   --->   Operation 170 'bitcast' 'tmp_18' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 171 [4/4] (6.86ns)   --->   "%tmp_5_1_1 = fmul half %a_1_load, %tmp_18" [mmult_accel.cpp:21]   --->   Operation 171 'hmul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [4/5] (7.61ns)   --->   "%sum_1_2 = fadd half %tmp_5_2, 0x0" [mmult_accel.cpp:21]   --->   Operation 172 'hadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_32 = bitcast i16 %tmp_31 to half" [mmult_accel.cpp:21]   --->   Operation 173 'bitcast' 'tmp_32' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 174 [4/4] (6.86ns)   --->   "%tmp_5_2_1 = fmul half %a_1_load, %tmp_32" [mmult_accel.cpp:21]   --->   Operation 174 'hmul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [4/5] (7.61ns)   --->   "%sum_1_3 = fadd half %tmp_5_3, 0x0" [mmult_accel.cpp:21]   --->   Operation 175 'hadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_46 = bitcast i16 %tmp_45 to half" [mmult_accel.cpp:21]   --->   Operation 176 'bitcast' 'tmp_46' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 177 [4/4] (6.86ns)   --->   "%tmp_5_3_1 = fmul half %a_1_load, %tmp_46" [mmult_accel.cpp:21]   --->   Operation 177 'hmul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [4/5] (7.61ns)   --->   "%sum_1_4 = fadd half %tmp_5_4, 0x0" [mmult_accel.cpp:21]   --->   Operation 178 'hadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_60 = bitcast i16 %tmp_59 to half" [mmult_accel.cpp:21]   --->   Operation 179 'bitcast' 'tmp_60' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 180 [4/4] (6.86ns)   --->   "%tmp_5_4_1 = fmul half %a_1_load, %tmp_60" [mmult_accel.cpp:21]   --->   Operation 180 'hmul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [4/5] (7.61ns)   --->   "%sum_1_5 = fadd half %tmp_5_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 181 'hadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_74 = bitcast i16 %tmp_73 to half" [mmult_accel.cpp:21]   --->   Operation 182 'bitcast' 'tmp_74' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 183 [4/4] (6.86ns)   --->   "%tmp_5_5_1 = fmul half %a_1_load, %tmp_74" [mmult_accel.cpp:21]   --->   Operation 183 'hmul' 'tmp_5_5_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [4/5] (7.61ns)   --->   "%sum_1_6 = fadd half %tmp_5_6, 0x0" [mmult_accel.cpp:21]   --->   Operation 184 'hadd' 'sum_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_88 = bitcast i16 %tmp_87 to half" [mmult_accel.cpp:21]   --->   Operation 185 'bitcast' 'tmp_88' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 186 [4/4] (6.86ns)   --->   "%tmp_5_6_1 = fmul half %a_1_load, %tmp_88" [mmult_accel.cpp:21]   --->   Operation 186 'hmul' 'tmp_5_6_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.61>
ST_10 : Operation 187 [3/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_99, 0x0" [mmult_accel.cpp:21]   --->   Operation 187 'hadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [3/4] (6.86ns)   --->   "%tmp_5_0_1 = fmul half %a_1_load, %tmp_5" [mmult_accel.cpp:21]   --->   Operation 188 'hmul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [3/5] (7.61ns)   --->   "%sum_1_1 = fadd half %tmp_5_1, 0x0" [mmult_accel.cpp:21]   --->   Operation 189 'hadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [3/4] (6.86ns)   --->   "%tmp_5_1_1 = fmul half %a_1_load, %tmp_18" [mmult_accel.cpp:21]   --->   Operation 190 'hmul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [3/5] (7.61ns)   --->   "%sum_1_2 = fadd half %tmp_5_2, 0x0" [mmult_accel.cpp:21]   --->   Operation 191 'hadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [3/4] (6.86ns)   --->   "%tmp_5_2_1 = fmul half %a_1_load, %tmp_32" [mmult_accel.cpp:21]   --->   Operation 192 'hmul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [3/5] (7.61ns)   --->   "%sum_1_3 = fadd half %tmp_5_3, 0x0" [mmult_accel.cpp:21]   --->   Operation 193 'hadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [3/4] (6.86ns)   --->   "%tmp_5_3_1 = fmul half %a_1_load, %tmp_46" [mmult_accel.cpp:21]   --->   Operation 194 'hmul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [3/5] (7.61ns)   --->   "%sum_1_4 = fadd half %tmp_5_4, 0x0" [mmult_accel.cpp:21]   --->   Operation 195 'hadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [3/4] (6.86ns)   --->   "%tmp_5_4_1 = fmul half %a_1_load, %tmp_60" [mmult_accel.cpp:21]   --->   Operation 196 'hmul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [3/5] (7.61ns)   --->   "%sum_1_5 = fadd half %tmp_5_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 197 'hadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [3/4] (6.86ns)   --->   "%tmp_5_5_1 = fmul half %a_1_load, %tmp_74" [mmult_accel.cpp:21]   --->   Operation 198 'hmul' 'tmp_5_5_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [3/5] (7.61ns)   --->   "%sum_1_6 = fadd half %tmp_5_6, 0x0" [mmult_accel.cpp:21]   --->   Operation 199 'hadd' 'sum_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [3/4] (6.86ns)   --->   "%tmp_5_6_1 = fmul half %a_1_load, %tmp_88" [mmult_accel.cpp:21]   --->   Operation 200 'hmul' 'tmp_5_6_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.61>
ST_11 : Operation 201 [2/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_99, 0x0" [mmult_accel.cpp:21]   --->   Operation 201 'hadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [2/4] (6.86ns)   --->   "%tmp_5_0_1 = fmul half %a_1_load, %tmp_5" [mmult_accel.cpp:21]   --->   Operation 202 'hmul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [2/5] (7.61ns)   --->   "%sum_1_1 = fadd half %tmp_5_1, 0x0" [mmult_accel.cpp:21]   --->   Operation 203 'hadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [2/4] (6.86ns)   --->   "%tmp_5_1_1 = fmul half %a_1_load, %tmp_18" [mmult_accel.cpp:21]   --->   Operation 204 'hmul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [2/5] (7.61ns)   --->   "%sum_1_2 = fadd half %tmp_5_2, 0x0" [mmult_accel.cpp:21]   --->   Operation 205 'hadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [2/4] (6.86ns)   --->   "%tmp_5_2_1 = fmul half %a_1_load, %tmp_32" [mmult_accel.cpp:21]   --->   Operation 206 'hmul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [2/5] (7.61ns)   --->   "%sum_1_3 = fadd half %tmp_5_3, 0x0" [mmult_accel.cpp:21]   --->   Operation 207 'hadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [2/4] (6.86ns)   --->   "%tmp_5_3_1 = fmul half %a_1_load, %tmp_46" [mmult_accel.cpp:21]   --->   Operation 208 'hmul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [2/5] (7.61ns)   --->   "%sum_1_4 = fadd half %tmp_5_4, 0x0" [mmult_accel.cpp:21]   --->   Operation 209 'hadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [2/4] (6.86ns)   --->   "%tmp_5_4_1 = fmul half %a_1_load, %tmp_60" [mmult_accel.cpp:21]   --->   Operation 210 'hmul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [2/5] (7.61ns)   --->   "%sum_1_5 = fadd half %tmp_5_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 211 'hadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [2/4] (6.86ns)   --->   "%tmp_5_5_1 = fmul half %a_1_load, %tmp_74" [mmult_accel.cpp:21]   --->   Operation 212 'hmul' 'tmp_5_5_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [2/5] (7.61ns)   --->   "%sum_1_6 = fadd half %tmp_5_6, 0x0" [mmult_accel.cpp:21]   --->   Operation 213 'hadd' 'sum_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [2/4] (6.86ns)   --->   "%tmp_5_6_1 = fmul half %a_1_load, %tmp_88" [mmult_accel.cpp:21]   --->   Operation 214 'hmul' 'tmp_5_6_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.61>
ST_12 : Operation 215 [1/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_99, 0x0" [mmult_accel.cpp:21]   --->   Operation 215 'hadd' 'sum_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/4] (6.86ns)   --->   "%tmp_5_0_1 = fmul half %a_1_load, %tmp_5" [mmult_accel.cpp:21]   --->   Operation 216 'hmul' 'tmp_5_0_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [7 x half]* %a_2, i64 0, i64 %tmp" [mmult_accel.cpp:21]   --->   Operation 217 'getelementptr' 'a_2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 218 [2/2] (2.32ns)   --->   "%a_2_load = load half* %a_2_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 218 'load' 'a_2_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_12 : Operation 219 [1/5] (7.61ns)   --->   "%sum_1_1 = fadd half %tmp_5_1, 0x0" [mmult_accel.cpp:21]   --->   Operation 219 'hadd' 'sum_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/4] (6.86ns)   --->   "%tmp_5_1_1 = fmul half %a_1_load, %tmp_18" [mmult_accel.cpp:21]   --->   Operation 220 'hmul' 'tmp_5_1_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/5] (7.61ns)   --->   "%sum_1_2 = fadd half %tmp_5_2, 0x0" [mmult_accel.cpp:21]   --->   Operation 221 'hadd' 'sum_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/4] (6.86ns)   --->   "%tmp_5_2_1 = fmul half %a_1_load, %tmp_32" [mmult_accel.cpp:21]   --->   Operation 222 'hmul' 'tmp_5_2_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/5] (7.61ns)   --->   "%sum_1_3 = fadd half %tmp_5_3, 0x0" [mmult_accel.cpp:21]   --->   Operation 223 'hadd' 'sum_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/4] (6.86ns)   --->   "%tmp_5_3_1 = fmul half %a_1_load, %tmp_46" [mmult_accel.cpp:21]   --->   Operation 224 'hmul' 'tmp_5_3_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/5] (7.61ns)   --->   "%sum_1_4 = fadd half %tmp_5_4, 0x0" [mmult_accel.cpp:21]   --->   Operation 225 'hadd' 'sum_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/4] (6.86ns)   --->   "%tmp_5_4_1 = fmul half %a_1_load, %tmp_60" [mmult_accel.cpp:21]   --->   Operation 226 'hmul' 'tmp_5_4_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/5] (7.61ns)   --->   "%sum_1_5 = fadd half %tmp_5_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 227 'hadd' 'sum_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/4] (6.86ns)   --->   "%tmp_5_5_1 = fmul half %a_1_load, %tmp_74" [mmult_accel.cpp:21]   --->   Operation 228 'hmul' 'tmp_5_5_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/5] (7.61ns)   --->   "%sum_1_6 = fadd half %tmp_5_6, 0x0" [mmult_accel.cpp:21]   --->   Operation 229 'hadd' 'sum_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/4] (6.86ns)   --->   "%tmp_5_6_1 = fmul half %a_1_load, %tmp_88" [mmult_accel.cpp:21]   --->   Operation 230 'hmul' 'tmp_5_6_1' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.61>
ST_13 : Operation 231 [5/5] (7.61ns)   --->   "%sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1" [mmult_accel.cpp:21]   --->   Operation 231 'hadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [1/2] (2.32ns)   --->   "%a_2_load = load half* %a_2_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 232 'load' 'a_2_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_13 : Operation 233 [5/5] (7.61ns)   --->   "%sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:21]   --->   Operation 233 'hadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [5/5] (7.61ns)   --->   "%sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:21]   --->   Operation 234 'hadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [5/5] (7.61ns)   --->   "%sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:21]   --->   Operation 235 'hadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [5/5] (7.61ns)   --->   "%sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:21]   --->   Operation 236 'hadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [5/5] (7.61ns)   --->   "%sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:21]   --->   Operation 237 'hadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [5/5] (7.61ns)   --->   "%sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1" [mmult_accel.cpp:21]   --->   Operation 238 'hadd' 'sum_1_6_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.61>
ST_14 : Operation 239 [4/5] (7.61ns)   --->   "%sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1" [mmult_accel.cpp:21]   --->   Operation 239 'hadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_7 = bitcast i16 %tmp_6 to half" [mmult_accel.cpp:21]   --->   Operation 240 'bitcast' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 241 [4/4] (6.86ns)   --->   "%tmp_5_0_2 = fmul half %a_2_load, %tmp_7" [mmult_accel.cpp:21]   --->   Operation 241 'hmul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [4/5] (7.61ns)   --->   "%sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:21]   --->   Operation 242 'hadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_20 = bitcast i16 %tmp_19 to half" [mmult_accel.cpp:21]   --->   Operation 243 'bitcast' 'tmp_20' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 244 [4/4] (6.86ns)   --->   "%tmp_5_1_2 = fmul half %a_2_load, %tmp_20" [mmult_accel.cpp:21]   --->   Operation 244 'hmul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [4/5] (7.61ns)   --->   "%sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:21]   --->   Operation 245 'hadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_34 = bitcast i16 %tmp_33 to half" [mmult_accel.cpp:21]   --->   Operation 246 'bitcast' 'tmp_34' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 247 [4/4] (6.86ns)   --->   "%tmp_5_2_2 = fmul half %a_2_load, %tmp_34" [mmult_accel.cpp:21]   --->   Operation 247 'hmul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [4/5] (7.61ns)   --->   "%sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:21]   --->   Operation 248 'hadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_48 = bitcast i16 %tmp_47 to half" [mmult_accel.cpp:21]   --->   Operation 249 'bitcast' 'tmp_48' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 250 [4/4] (6.86ns)   --->   "%tmp_5_3_2 = fmul half %a_2_load, %tmp_48" [mmult_accel.cpp:21]   --->   Operation 250 'hmul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [4/5] (7.61ns)   --->   "%sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:21]   --->   Operation 251 'hadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_62 = bitcast i16 %tmp_61 to half" [mmult_accel.cpp:21]   --->   Operation 252 'bitcast' 'tmp_62' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 253 [4/4] (6.86ns)   --->   "%tmp_5_4_2 = fmul half %a_2_load, %tmp_62" [mmult_accel.cpp:21]   --->   Operation 253 'hmul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [4/5] (7.61ns)   --->   "%sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:21]   --->   Operation 254 'hadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_76 = bitcast i16 %tmp_75 to half" [mmult_accel.cpp:21]   --->   Operation 255 'bitcast' 'tmp_76' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 256 [4/4] (6.86ns)   --->   "%tmp_5_5_2 = fmul half %a_2_load, %tmp_76" [mmult_accel.cpp:21]   --->   Operation 256 'hmul' 'tmp_5_5_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [4/5] (7.61ns)   --->   "%sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1" [mmult_accel.cpp:21]   --->   Operation 257 'hadd' 'sum_1_6_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_90 = bitcast i16 %tmp_89 to half" [mmult_accel.cpp:21]   --->   Operation 258 'bitcast' 'tmp_90' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_14 : Operation 259 [4/4] (6.86ns)   --->   "%tmp_5_6_2 = fmul half %a_2_load, %tmp_90" [mmult_accel.cpp:21]   --->   Operation 259 'hmul' 'tmp_5_6_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.61>
ST_15 : Operation 260 [3/5] (7.61ns)   --->   "%sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1" [mmult_accel.cpp:21]   --->   Operation 260 'hadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [3/4] (6.86ns)   --->   "%tmp_5_0_2 = fmul half %a_2_load, %tmp_7" [mmult_accel.cpp:21]   --->   Operation 261 'hmul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [3/5] (7.61ns)   --->   "%sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:21]   --->   Operation 262 'hadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [3/4] (6.86ns)   --->   "%tmp_5_1_2 = fmul half %a_2_load, %tmp_20" [mmult_accel.cpp:21]   --->   Operation 263 'hmul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [3/5] (7.61ns)   --->   "%sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:21]   --->   Operation 264 'hadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [3/4] (6.86ns)   --->   "%tmp_5_2_2 = fmul half %a_2_load, %tmp_34" [mmult_accel.cpp:21]   --->   Operation 265 'hmul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 266 [3/5] (7.61ns)   --->   "%sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:21]   --->   Operation 266 'hadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [3/4] (6.86ns)   --->   "%tmp_5_3_2 = fmul half %a_2_load, %tmp_48" [mmult_accel.cpp:21]   --->   Operation 267 'hmul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [3/5] (7.61ns)   --->   "%sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:21]   --->   Operation 268 'hadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [3/4] (6.86ns)   --->   "%tmp_5_4_2 = fmul half %a_2_load, %tmp_62" [mmult_accel.cpp:21]   --->   Operation 269 'hmul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [3/5] (7.61ns)   --->   "%sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:21]   --->   Operation 270 'hadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [3/4] (6.86ns)   --->   "%tmp_5_5_2 = fmul half %a_2_load, %tmp_76" [mmult_accel.cpp:21]   --->   Operation 271 'hmul' 'tmp_5_5_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [3/5] (7.61ns)   --->   "%sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1" [mmult_accel.cpp:21]   --->   Operation 272 'hadd' 'sum_1_6_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [3/4] (6.86ns)   --->   "%tmp_5_6_2 = fmul half %a_2_load, %tmp_90" [mmult_accel.cpp:21]   --->   Operation 273 'hmul' 'tmp_5_6_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.61>
ST_16 : Operation 274 [2/5] (7.61ns)   --->   "%sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1" [mmult_accel.cpp:21]   --->   Operation 274 'hadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [2/4] (6.86ns)   --->   "%tmp_5_0_2 = fmul half %a_2_load, %tmp_7" [mmult_accel.cpp:21]   --->   Operation 275 'hmul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [2/5] (7.61ns)   --->   "%sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:21]   --->   Operation 276 'hadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [2/4] (6.86ns)   --->   "%tmp_5_1_2 = fmul half %a_2_load, %tmp_20" [mmult_accel.cpp:21]   --->   Operation 277 'hmul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [2/5] (7.61ns)   --->   "%sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:21]   --->   Operation 278 'hadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [2/4] (6.86ns)   --->   "%tmp_5_2_2 = fmul half %a_2_load, %tmp_34" [mmult_accel.cpp:21]   --->   Operation 279 'hmul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [2/5] (7.61ns)   --->   "%sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:21]   --->   Operation 280 'hadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [2/4] (6.86ns)   --->   "%tmp_5_3_2 = fmul half %a_2_load, %tmp_48" [mmult_accel.cpp:21]   --->   Operation 281 'hmul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [2/5] (7.61ns)   --->   "%sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:21]   --->   Operation 282 'hadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [2/4] (6.86ns)   --->   "%tmp_5_4_2 = fmul half %a_2_load, %tmp_62" [mmult_accel.cpp:21]   --->   Operation 283 'hmul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 284 [2/5] (7.61ns)   --->   "%sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:21]   --->   Operation 284 'hadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [2/4] (6.86ns)   --->   "%tmp_5_5_2 = fmul half %a_2_load, %tmp_76" [mmult_accel.cpp:21]   --->   Operation 285 'hmul' 'tmp_5_5_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [2/5] (7.61ns)   --->   "%sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1" [mmult_accel.cpp:21]   --->   Operation 286 'hadd' 'sum_1_6_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [2/4] (6.86ns)   --->   "%tmp_5_6_2 = fmul half %a_2_load, %tmp_90" [mmult_accel.cpp:21]   --->   Operation 287 'hmul' 'tmp_5_6_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.61>
ST_17 : Operation 288 [1/5] (7.61ns)   --->   "%sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1" [mmult_accel.cpp:21]   --->   Operation 288 'hadd' 'sum_1_0_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/4] (6.86ns)   --->   "%tmp_5_0_2 = fmul half %a_2_load, %tmp_7" [mmult_accel.cpp:21]   --->   Operation 289 'hmul' 'tmp_5_0_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [7 x half]* %a_3, i64 0, i64 %tmp" [mmult_accel.cpp:21]   --->   Operation 290 'getelementptr' 'a_3_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_17 : Operation 291 [2/2] (2.32ns)   --->   "%a_3_load = load half* %a_3_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 291 'load' 'a_3_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_17 : Operation 292 [1/5] (7.61ns)   --->   "%sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1" [mmult_accel.cpp:21]   --->   Operation 292 'hadd' 'sum_1_1_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 293 [1/4] (6.86ns)   --->   "%tmp_5_1_2 = fmul half %a_2_load, %tmp_20" [mmult_accel.cpp:21]   --->   Operation 293 'hmul' 'tmp_5_1_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/5] (7.61ns)   --->   "%sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1" [mmult_accel.cpp:21]   --->   Operation 294 'hadd' 'sum_1_2_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [1/4] (6.86ns)   --->   "%tmp_5_2_2 = fmul half %a_2_load, %tmp_34" [mmult_accel.cpp:21]   --->   Operation 295 'hmul' 'tmp_5_2_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [1/5] (7.61ns)   --->   "%sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1" [mmult_accel.cpp:21]   --->   Operation 296 'hadd' 'sum_1_3_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [1/4] (6.86ns)   --->   "%tmp_5_3_2 = fmul half %a_2_load, %tmp_48" [mmult_accel.cpp:21]   --->   Operation 297 'hmul' 'tmp_5_3_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/5] (7.61ns)   --->   "%sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1" [mmult_accel.cpp:21]   --->   Operation 298 'hadd' 'sum_1_4_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [1/4] (6.86ns)   --->   "%tmp_5_4_2 = fmul half %a_2_load, %tmp_62" [mmult_accel.cpp:21]   --->   Operation 299 'hmul' 'tmp_5_4_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 300 [1/5] (7.61ns)   --->   "%sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1" [mmult_accel.cpp:21]   --->   Operation 300 'hadd' 'sum_1_5_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [1/4] (6.86ns)   --->   "%tmp_5_5_2 = fmul half %a_2_load, %tmp_76" [mmult_accel.cpp:21]   --->   Operation 301 'hmul' 'tmp_5_5_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [1/5] (7.61ns)   --->   "%sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1" [mmult_accel.cpp:21]   --->   Operation 302 'hadd' 'sum_1_6_1' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [1/4] (6.86ns)   --->   "%tmp_5_6_2 = fmul half %a_2_load, %tmp_90" [mmult_accel.cpp:21]   --->   Operation 303 'hmul' 'tmp_5_6_2' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.61>
ST_18 : Operation 304 [5/5] (7.61ns)   --->   "%sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:21]   --->   Operation 304 'hadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [1/2] (2.32ns)   --->   "%a_3_load = load half* %a_3_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 305 'load' 'a_3_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_18 : Operation 306 [5/5] (7.61ns)   --->   "%sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:21]   --->   Operation 306 'hadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [5/5] (7.61ns)   --->   "%sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:21]   --->   Operation 307 'hadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [5/5] (7.61ns)   --->   "%sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:21]   --->   Operation 308 'hadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [5/5] (7.61ns)   --->   "%sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:21]   --->   Operation 309 'hadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [5/5] (7.61ns)   --->   "%sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:21]   --->   Operation 310 'hadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [5/5] (7.61ns)   --->   "%sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2" [mmult_accel.cpp:21]   --->   Operation 311 'hadd' 'sum_1_6_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.61>
ST_19 : Operation 312 [4/5] (7.61ns)   --->   "%sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:21]   --->   Operation 312 'hadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_9 = bitcast i16 %tmp_8 to half" [mmult_accel.cpp:21]   --->   Operation 313 'bitcast' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 314 [4/4] (6.86ns)   --->   "%tmp_5_0_3 = fmul half %a_3_load, %tmp_9" [mmult_accel.cpp:21]   --->   Operation 314 'hmul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [4/5] (7.61ns)   --->   "%sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:21]   --->   Operation 315 'hadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_22 = bitcast i16 %tmp_21 to half" [mmult_accel.cpp:21]   --->   Operation 316 'bitcast' 'tmp_22' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 317 [4/4] (6.86ns)   --->   "%tmp_5_1_3 = fmul half %a_3_load, %tmp_22" [mmult_accel.cpp:21]   --->   Operation 317 'hmul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 318 [4/5] (7.61ns)   --->   "%sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:21]   --->   Operation 318 'hadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_36 = bitcast i16 %tmp_35 to half" [mmult_accel.cpp:21]   --->   Operation 319 'bitcast' 'tmp_36' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 320 [4/4] (6.86ns)   --->   "%tmp_5_2_3 = fmul half %a_3_load, %tmp_36" [mmult_accel.cpp:21]   --->   Operation 320 'hmul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [4/5] (7.61ns)   --->   "%sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:21]   --->   Operation 321 'hadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_50 = bitcast i16 %tmp_49 to half" [mmult_accel.cpp:21]   --->   Operation 322 'bitcast' 'tmp_50' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 323 [4/4] (6.86ns)   --->   "%tmp_5_3_3 = fmul half %a_3_load, %tmp_50" [mmult_accel.cpp:21]   --->   Operation 323 'hmul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [4/5] (7.61ns)   --->   "%sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:21]   --->   Operation 324 'hadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_64 = bitcast i16 %tmp_63 to half" [mmult_accel.cpp:21]   --->   Operation 325 'bitcast' 'tmp_64' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 326 [4/4] (6.86ns)   --->   "%tmp_5_4_3 = fmul half %a_3_load, %tmp_64" [mmult_accel.cpp:21]   --->   Operation 326 'hmul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 327 [4/5] (7.61ns)   --->   "%sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:21]   --->   Operation 327 'hadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_78 = bitcast i16 %tmp_77 to half" [mmult_accel.cpp:21]   --->   Operation 328 'bitcast' 'tmp_78' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 329 [4/4] (6.86ns)   --->   "%tmp_5_5_3 = fmul half %a_3_load, %tmp_78" [mmult_accel.cpp:21]   --->   Operation 329 'hmul' 'tmp_5_5_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 330 [4/5] (7.61ns)   --->   "%sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2" [mmult_accel.cpp:21]   --->   Operation 330 'hadd' 'sum_1_6_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_92 = bitcast i16 %tmp_91 to half" [mmult_accel.cpp:21]   --->   Operation 331 'bitcast' 'tmp_92' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 332 [4/4] (6.86ns)   --->   "%tmp_5_6_3 = fmul half %a_3_load, %tmp_92" [mmult_accel.cpp:21]   --->   Operation 332 'hmul' 'tmp_5_6_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.61>
ST_20 : Operation 333 [3/5] (7.61ns)   --->   "%sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:21]   --->   Operation 333 'hadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [3/4] (6.86ns)   --->   "%tmp_5_0_3 = fmul half %a_3_load, %tmp_9" [mmult_accel.cpp:21]   --->   Operation 334 'hmul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [3/5] (7.61ns)   --->   "%sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:21]   --->   Operation 335 'hadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [3/4] (6.86ns)   --->   "%tmp_5_1_3 = fmul half %a_3_load, %tmp_22" [mmult_accel.cpp:21]   --->   Operation 336 'hmul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [3/5] (7.61ns)   --->   "%sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:21]   --->   Operation 337 'hadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [3/4] (6.86ns)   --->   "%tmp_5_2_3 = fmul half %a_3_load, %tmp_36" [mmult_accel.cpp:21]   --->   Operation 338 'hmul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [3/5] (7.61ns)   --->   "%sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:21]   --->   Operation 339 'hadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 340 [3/4] (6.86ns)   --->   "%tmp_5_3_3 = fmul half %a_3_load, %tmp_50" [mmult_accel.cpp:21]   --->   Operation 340 'hmul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [3/5] (7.61ns)   --->   "%sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:21]   --->   Operation 341 'hadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 342 [3/4] (6.86ns)   --->   "%tmp_5_4_3 = fmul half %a_3_load, %tmp_64" [mmult_accel.cpp:21]   --->   Operation 342 'hmul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 343 [3/5] (7.61ns)   --->   "%sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:21]   --->   Operation 343 'hadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 344 [3/4] (6.86ns)   --->   "%tmp_5_5_3 = fmul half %a_3_load, %tmp_78" [mmult_accel.cpp:21]   --->   Operation 344 'hmul' 'tmp_5_5_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 345 [3/5] (7.61ns)   --->   "%sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2" [mmult_accel.cpp:21]   --->   Operation 345 'hadd' 'sum_1_6_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [3/4] (6.86ns)   --->   "%tmp_5_6_3 = fmul half %a_3_load, %tmp_92" [mmult_accel.cpp:21]   --->   Operation 346 'hmul' 'tmp_5_6_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.61>
ST_21 : Operation 347 [2/5] (7.61ns)   --->   "%sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:21]   --->   Operation 347 'hadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [2/4] (6.86ns)   --->   "%tmp_5_0_3 = fmul half %a_3_load, %tmp_9" [mmult_accel.cpp:21]   --->   Operation 348 'hmul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [2/5] (7.61ns)   --->   "%sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:21]   --->   Operation 349 'hadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 350 [2/4] (6.86ns)   --->   "%tmp_5_1_3 = fmul half %a_3_load, %tmp_22" [mmult_accel.cpp:21]   --->   Operation 350 'hmul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 351 [2/5] (7.61ns)   --->   "%sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:21]   --->   Operation 351 'hadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [2/4] (6.86ns)   --->   "%tmp_5_2_3 = fmul half %a_3_load, %tmp_36" [mmult_accel.cpp:21]   --->   Operation 352 'hmul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [2/5] (7.61ns)   --->   "%sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:21]   --->   Operation 353 'hadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 354 [2/4] (6.86ns)   --->   "%tmp_5_3_3 = fmul half %a_3_load, %tmp_50" [mmult_accel.cpp:21]   --->   Operation 354 'hmul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 355 [2/5] (7.61ns)   --->   "%sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:21]   --->   Operation 355 'hadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 356 [2/4] (6.86ns)   --->   "%tmp_5_4_3 = fmul half %a_3_load, %tmp_64" [mmult_accel.cpp:21]   --->   Operation 356 'hmul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 357 [2/5] (7.61ns)   --->   "%sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:21]   --->   Operation 357 'hadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 358 [2/4] (6.86ns)   --->   "%tmp_5_5_3 = fmul half %a_3_load, %tmp_78" [mmult_accel.cpp:21]   --->   Operation 358 'hmul' 'tmp_5_5_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 359 [2/5] (7.61ns)   --->   "%sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2" [mmult_accel.cpp:21]   --->   Operation 359 'hadd' 'sum_1_6_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [2/4] (6.86ns)   --->   "%tmp_5_6_3 = fmul half %a_3_load, %tmp_92" [mmult_accel.cpp:21]   --->   Operation 360 'hmul' 'tmp_5_6_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.61>
ST_22 : Operation 361 [1/5] (7.61ns)   --->   "%sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2" [mmult_accel.cpp:21]   --->   Operation 361 'hadd' 'sum_1_0_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 362 [1/4] (6.86ns)   --->   "%tmp_5_0_3 = fmul half %a_3_load, %tmp_9" [mmult_accel.cpp:21]   --->   Operation 362 'hmul' 'tmp_5_0_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [7 x half]* %a_4, i64 0, i64 %tmp" [mmult_accel.cpp:21]   --->   Operation 363 'getelementptr' 'a_4_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_22 : Operation 364 [2/2] (2.32ns)   --->   "%a_4_load = load half* %a_4_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 364 'load' 'a_4_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_22 : Operation 365 [1/5] (7.61ns)   --->   "%sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2" [mmult_accel.cpp:21]   --->   Operation 365 'hadd' 'sum_1_1_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [1/4] (6.86ns)   --->   "%tmp_5_1_3 = fmul half %a_3_load, %tmp_22" [mmult_accel.cpp:21]   --->   Operation 366 'hmul' 'tmp_5_1_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [1/5] (7.61ns)   --->   "%sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2" [mmult_accel.cpp:21]   --->   Operation 367 'hadd' 'sum_1_2_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [1/4] (6.86ns)   --->   "%tmp_5_2_3 = fmul half %a_3_load, %tmp_36" [mmult_accel.cpp:21]   --->   Operation 368 'hmul' 'tmp_5_2_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [1/5] (7.61ns)   --->   "%sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2" [mmult_accel.cpp:21]   --->   Operation 369 'hadd' 'sum_1_3_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 370 [1/4] (6.86ns)   --->   "%tmp_5_3_3 = fmul half %a_3_load, %tmp_50" [mmult_accel.cpp:21]   --->   Operation 370 'hmul' 'tmp_5_3_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [1/5] (7.61ns)   --->   "%sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2" [mmult_accel.cpp:21]   --->   Operation 371 'hadd' 'sum_1_4_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [1/4] (6.86ns)   --->   "%tmp_5_4_3 = fmul half %a_3_load, %tmp_64" [mmult_accel.cpp:21]   --->   Operation 372 'hmul' 'tmp_5_4_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 373 [1/5] (7.61ns)   --->   "%sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2" [mmult_accel.cpp:21]   --->   Operation 373 'hadd' 'sum_1_5_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 374 [1/4] (6.86ns)   --->   "%tmp_5_5_3 = fmul half %a_3_load, %tmp_78" [mmult_accel.cpp:21]   --->   Operation 374 'hmul' 'tmp_5_5_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 375 [1/5] (7.61ns)   --->   "%sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2" [mmult_accel.cpp:21]   --->   Operation 375 'hadd' 'sum_1_6_2' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 376 [1/4] (6.86ns)   --->   "%tmp_5_6_3 = fmul half %a_3_load, %tmp_92" [mmult_accel.cpp:21]   --->   Operation 376 'hmul' 'tmp_5_6_3' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.61>
ST_23 : Operation 377 [5/5] (7.61ns)   --->   "%sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:21]   --->   Operation 377 'hadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/2] (2.32ns)   --->   "%a_4_load = load half* %a_4_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 378 'load' 'a_4_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_23 : Operation 379 [5/5] (7.61ns)   --->   "%sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:21]   --->   Operation 379 'hadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 380 [5/5] (7.61ns)   --->   "%sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:21]   --->   Operation 380 'hadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [5/5] (7.61ns)   --->   "%sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:21]   --->   Operation 381 'hadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 382 [5/5] (7.61ns)   --->   "%sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:21]   --->   Operation 382 'hadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 383 [5/5] (7.61ns)   --->   "%sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:21]   --->   Operation 383 'hadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 384 [5/5] (7.61ns)   --->   "%sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3" [mmult_accel.cpp:21]   --->   Operation 384 'hadd' 'sum_1_6_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.61>
ST_24 : Operation 385 [4/5] (7.61ns)   --->   "%sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:21]   --->   Operation 385 'hadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_10 = bitcast i16 %tmp_s to half" [mmult_accel.cpp:21]   --->   Operation 386 'bitcast' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 387 [4/4] (6.86ns)   --->   "%tmp_5_0_4 = fmul half %a_4_load, %tmp_10" [mmult_accel.cpp:21]   --->   Operation 387 'hmul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 388 [4/5] (7.61ns)   --->   "%sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:21]   --->   Operation 388 'hadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_24 = bitcast i16 %tmp_23 to half" [mmult_accel.cpp:21]   --->   Operation 389 'bitcast' 'tmp_24' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 390 [4/4] (6.86ns)   --->   "%tmp_5_1_4 = fmul half %a_4_load, %tmp_24" [mmult_accel.cpp:21]   --->   Operation 390 'hmul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 391 [4/5] (7.61ns)   --->   "%sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:21]   --->   Operation 391 'hadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_38 = bitcast i16 %tmp_37 to half" [mmult_accel.cpp:21]   --->   Operation 392 'bitcast' 'tmp_38' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 393 [4/4] (6.86ns)   --->   "%tmp_5_2_4 = fmul half %a_4_load, %tmp_38" [mmult_accel.cpp:21]   --->   Operation 393 'hmul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 394 [4/5] (7.61ns)   --->   "%sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:21]   --->   Operation 394 'hadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_52 = bitcast i16 %tmp_51 to half" [mmult_accel.cpp:21]   --->   Operation 395 'bitcast' 'tmp_52' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 396 [4/4] (6.86ns)   --->   "%tmp_5_3_4 = fmul half %a_4_load, %tmp_52" [mmult_accel.cpp:21]   --->   Operation 396 'hmul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 397 [4/5] (7.61ns)   --->   "%sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:21]   --->   Operation 397 'hadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_66 = bitcast i16 %tmp_65 to half" [mmult_accel.cpp:21]   --->   Operation 398 'bitcast' 'tmp_66' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 399 [4/4] (6.86ns)   --->   "%tmp_5_4_4 = fmul half %a_4_load, %tmp_66" [mmult_accel.cpp:21]   --->   Operation 399 'hmul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 400 [4/5] (7.61ns)   --->   "%sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:21]   --->   Operation 400 'hadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_80 = bitcast i16 %tmp_79 to half" [mmult_accel.cpp:21]   --->   Operation 401 'bitcast' 'tmp_80' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 402 [4/4] (6.86ns)   --->   "%tmp_5_5_4 = fmul half %a_4_load, %tmp_80" [mmult_accel.cpp:21]   --->   Operation 402 'hmul' 'tmp_5_5_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 403 [4/5] (7.61ns)   --->   "%sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3" [mmult_accel.cpp:21]   --->   Operation 403 'hadd' 'sum_1_6_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_94 = bitcast i16 %tmp_93 to half" [mmult_accel.cpp:21]   --->   Operation 404 'bitcast' 'tmp_94' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 405 [4/4] (6.86ns)   --->   "%tmp_5_6_4 = fmul half %a_4_load, %tmp_94" [mmult_accel.cpp:21]   --->   Operation 405 'hmul' 'tmp_5_6_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.61>
ST_25 : Operation 406 [3/5] (7.61ns)   --->   "%sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:21]   --->   Operation 406 'hadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 407 [3/4] (6.86ns)   --->   "%tmp_5_0_4 = fmul half %a_4_load, %tmp_10" [mmult_accel.cpp:21]   --->   Operation 407 'hmul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 408 [3/5] (7.61ns)   --->   "%sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:21]   --->   Operation 408 'hadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 409 [3/4] (6.86ns)   --->   "%tmp_5_1_4 = fmul half %a_4_load, %tmp_24" [mmult_accel.cpp:21]   --->   Operation 409 'hmul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [3/5] (7.61ns)   --->   "%sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:21]   --->   Operation 410 'hadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 411 [3/4] (6.86ns)   --->   "%tmp_5_2_4 = fmul half %a_4_load, %tmp_38" [mmult_accel.cpp:21]   --->   Operation 411 'hmul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 412 [3/5] (7.61ns)   --->   "%sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:21]   --->   Operation 412 'hadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 413 [3/4] (6.86ns)   --->   "%tmp_5_3_4 = fmul half %a_4_load, %tmp_52" [mmult_accel.cpp:21]   --->   Operation 413 'hmul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 414 [3/5] (7.61ns)   --->   "%sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:21]   --->   Operation 414 'hadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 415 [3/4] (6.86ns)   --->   "%tmp_5_4_4 = fmul half %a_4_load, %tmp_66" [mmult_accel.cpp:21]   --->   Operation 415 'hmul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 416 [3/5] (7.61ns)   --->   "%sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:21]   --->   Operation 416 'hadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 417 [3/4] (6.86ns)   --->   "%tmp_5_5_4 = fmul half %a_4_load, %tmp_80" [mmult_accel.cpp:21]   --->   Operation 417 'hmul' 'tmp_5_5_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 418 [3/5] (7.61ns)   --->   "%sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3" [mmult_accel.cpp:21]   --->   Operation 418 'hadd' 'sum_1_6_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 419 [3/4] (6.86ns)   --->   "%tmp_5_6_4 = fmul half %a_4_load, %tmp_94" [mmult_accel.cpp:21]   --->   Operation 419 'hmul' 'tmp_5_6_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.61>
ST_26 : Operation 420 [2/5] (7.61ns)   --->   "%sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:21]   --->   Operation 420 'hadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 421 [2/4] (6.86ns)   --->   "%tmp_5_0_4 = fmul half %a_4_load, %tmp_10" [mmult_accel.cpp:21]   --->   Operation 421 'hmul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 422 [2/5] (7.61ns)   --->   "%sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:21]   --->   Operation 422 'hadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 423 [2/4] (6.86ns)   --->   "%tmp_5_1_4 = fmul half %a_4_load, %tmp_24" [mmult_accel.cpp:21]   --->   Operation 423 'hmul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 424 [2/5] (7.61ns)   --->   "%sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:21]   --->   Operation 424 'hadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 425 [2/4] (6.86ns)   --->   "%tmp_5_2_4 = fmul half %a_4_load, %tmp_38" [mmult_accel.cpp:21]   --->   Operation 425 'hmul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 426 [2/5] (7.61ns)   --->   "%sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:21]   --->   Operation 426 'hadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 427 [2/4] (6.86ns)   --->   "%tmp_5_3_4 = fmul half %a_4_load, %tmp_52" [mmult_accel.cpp:21]   --->   Operation 427 'hmul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 428 [2/5] (7.61ns)   --->   "%sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:21]   --->   Operation 428 'hadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 429 [2/4] (6.86ns)   --->   "%tmp_5_4_4 = fmul half %a_4_load, %tmp_66" [mmult_accel.cpp:21]   --->   Operation 429 'hmul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 430 [2/5] (7.61ns)   --->   "%sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:21]   --->   Operation 430 'hadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 431 [2/4] (6.86ns)   --->   "%tmp_5_5_4 = fmul half %a_4_load, %tmp_80" [mmult_accel.cpp:21]   --->   Operation 431 'hmul' 'tmp_5_5_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 432 [2/5] (7.61ns)   --->   "%sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3" [mmult_accel.cpp:21]   --->   Operation 432 'hadd' 'sum_1_6_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 433 [2/4] (6.86ns)   --->   "%tmp_5_6_4 = fmul half %a_4_load, %tmp_94" [mmult_accel.cpp:21]   --->   Operation 433 'hmul' 'tmp_5_6_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.61>
ST_27 : Operation 434 [1/5] (7.61ns)   --->   "%sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3" [mmult_accel.cpp:21]   --->   Operation 434 'hadd' 'sum_1_0_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 435 [1/4] (6.86ns)   --->   "%tmp_5_0_4 = fmul half %a_4_load, %tmp_10" [mmult_accel.cpp:21]   --->   Operation 435 'hmul' 'tmp_5_0_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 436 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [7 x half]* %a_5, i64 0, i64 %tmp" [mmult_accel.cpp:21]   --->   Operation 436 'getelementptr' 'a_5_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 437 [2/2] (2.32ns)   --->   "%a_5_load = load half* %a_5_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 437 'load' 'a_5_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_27 : Operation 438 [1/5] (7.61ns)   --->   "%sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3" [mmult_accel.cpp:21]   --->   Operation 438 'hadd' 'sum_1_1_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 439 [1/4] (6.86ns)   --->   "%tmp_5_1_4 = fmul half %a_4_load, %tmp_24" [mmult_accel.cpp:21]   --->   Operation 439 'hmul' 'tmp_5_1_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 440 [1/5] (7.61ns)   --->   "%sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3" [mmult_accel.cpp:21]   --->   Operation 440 'hadd' 'sum_1_2_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 441 [1/4] (6.86ns)   --->   "%tmp_5_2_4 = fmul half %a_4_load, %tmp_38" [mmult_accel.cpp:21]   --->   Operation 441 'hmul' 'tmp_5_2_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 442 [1/5] (7.61ns)   --->   "%sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3" [mmult_accel.cpp:21]   --->   Operation 442 'hadd' 'sum_1_3_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 443 [1/4] (6.86ns)   --->   "%tmp_5_3_4 = fmul half %a_4_load, %tmp_52" [mmult_accel.cpp:21]   --->   Operation 443 'hmul' 'tmp_5_3_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 444 [1/5] (7.61ns)   --->   "%sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3" [mmult_accel.cpp:21]   --->   Operation 444 'hadd' 'sum_1_4_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 445 [1/4] (6.86ns)   --->   "%tmp_5_4_4 = fmul half %a_4_load, %tmp_66" [mmult_accel.cpp:21]   --->   Operation 445 'hmul' 'tmp_5_4_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 446 [1/5] (7.61ns)   --->   "%sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3" [mmult_accel.cpp:21]   --->   Operation 446 'hadd' 'sum_1_5_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 447 [1/4] (6.86ns)   --->   "%tmp_5_5_4 = fmul half %a_4_load, %tmp_80" [mmult_accel.cpp:21]   --->   Operation 447 'hmul' 'tmp_5_5_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 448 [1/5] (7.61ns)   --->   "%sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3" [mmult_accel.cpp:21]   --->   Operation 448 'hadd' 'sum_1_6_3' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 449 [1/4] (6.86ns)   --->   "%tmp_5_6_4 = fmul half %a_4_load, %tmp_94" [mmult_accel.cpp:21]   --->   Operation 449 'hmul' 'tmp_5_6_4' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.61>
ST_28 : Operation 450 [5/5] (7.61ns)   --->   "%sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:21]   --->   Operation 450 'hadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 451 [1/2] (2.32ns)   --->   "%a_5_load = load half* %a_5_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 451 'load' 'a_5_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_28 : Operation 452 [5/5] (7.61ns)   --->   "%sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:21]   --->   Operation 452 'hadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 453 [5/5] (7.61ns)   --->   "%sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:21]   --->   Operation 453 'hadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 454 [5/5] (7.61ns)   --->   "%sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:21]   --->   Operation 454 'hadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 455 [5/5] (7.61ns)   --->   "%sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:21]   --->   Operation 455 'hadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 456 [5/5] (7.61ns)   --->   "%sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:21]   --->   Operation 456 'hadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 457 [5/5] (7.61ns)   --->   "%sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4" [mmult_accel.cpp:21]   --->   Operation 457 'hadd' 'sum_1_6_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.61>
ST_29 : Operation 458 [4/5] (7.61ns)   --->   "%sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:21]   --->   Operation 458 'hadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_12 = bitcast i16 %tmp_11 to half" [mmult_accel.cpp:21]   --->   Operation 459 'bitcast' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_29 : Operation 460 [4/4] (6.86ns)   --->   "%tmp_5_0_5 = fmul half %a_5_load, %tmp_12" [mmult_accel.cpp:21]   --->   Operation 460 'hmul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 461 [4/5] (7.61ns)   --->   "%sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:21]   --->   Operation 461 'hadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_26 = bitcast i16 %tmp_25 to half" [mmult_accel.cpp:21]   --->   Operation 462 'bitcast' 'tmp_26' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_29 : Operation 463 [4/4] (6.86ns)   --->   "%tmp_5_1_5 = fmul half %a_5_load, %tmp_26" [mmult_accel.cpp:21]   --->   Operation 463 'hmul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 464 [4/5] (7.61ns)   --->   "%sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:21]   --->   Operation 464 'hadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_40 = bitcast i16 %tmp_39 to half" [mmult_accel.cpp:21]   --->   Operation 465 'bitcast' 'tmp_40' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_29 : Operation 466 [4/4] (6.86ns)   --->   "%tmp_5_2_5 = fmul half %a_5_load, %tmp_40" [mmult_accel.cpp:21]   --->   Operation 466 'hmul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 467 [4/5] (7.61ns)   --->   "%sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:21]   --->   Operation 467 'hadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_54 = bitcast i16 %tmp_53 to half" [mmult_accel.cpp:21]   --->   Operation 468 'bitcast' 'tmp_54' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_29 : Operation 469 [4/4] (6.86ns)   --->   "%tmp_5_3_5 = fmul half %a_5_load, %tmp_54" [mmult_accel.cpp:21]   --->   Operation 469 'hmul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 470 [4/5] (7.61ns)   --->   "%sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:21]   --->   Operation 470 'hadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_68 = bitcast i16 %tmp_67 to half" [mmult_accel.cpp:21]   --->   Operation 471 'bitcast' 'tmp_68' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_29 : Operation 472 [4/4] (6.86ns)   --->   "%tmp_5_4_5 = fmul half %a_5_load, %tmp_68" [mmult_accel.cpp:21]   --->   Operation 472 'hmul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 473 [4/5] (7.61ns)   --->   "%sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:21]   --->   Operation 473 'hadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_82 = bitcast i16 %tmp_81 to half" [mmult_accel.cpp:21]   --->   Operation 474 'bitcast' 'tmp_82' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_29 : Operation 475 [4/4] (6.86ns)   --->   "%tmp_5_5_5 = fmul half %a_5_load, %tmp_82" [mmult_accel.cpp:21]   --->   Operation 475 'hmul' 'tmp_5_5_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 476 [4/5] (7.61ns)   --->   "%sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4" [mmult_accel.cpp:21]   --->   Operation 476 'hadd' 'sum_1_6_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_96 = bitcast i16 %tmp_95 to half" [mmult_accel.cpp:21]   --->   Operation 477 'bitcast' 'tmp_96' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_29 : Operation 478 [4/4] (6.86ns)   --->   "%tmp_5_6_5 = fmul half %a_5_load, %tmp_96" [mmult_accel.cpp:21]   --->   Operation 478 'hmul' 'tmp_5_6_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.61>
ST_30 : Operation 479 [3/5] (7.61ns)   --->   "%sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:21]   --->   Operation 479 'hadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 480 [3/4] (6.86ns)   --->   "%tmp_5_0_5 = fmul half %a_5_load, %tmp_12" [mmult_accel.cpp:21]   --->   Operation 480 'hmul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [3/5] (7.61ns)   --->   "%sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:21]   --->   Operation 481 'hadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 482 [3/4] (6.86ns)   --->   "%tmp_5_1_5 = fmul half %a_5_load, %tmp_26" [mmult_accel.cpp:21]   --->   Operation 482 'hmul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 483 [3/5] (7.61ns)   --->   "%sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:21]   --->   Operation 483 'hadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 484 [3/4] (6.86ns)   --->   "%tmp_5_2_5 = fmul half %a_5_load, %tmp_40" [mmult_accel.cpp:21]   --->   Operation 484 'hmul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 485 [3/5] (7.61ns)   --->   "%sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:21]   --->   Operation 485 'hadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 486 [3/4] (6.86ns)   --->   "%tmp_5_3_5 = fmul half %a_5_load, %tmp_54" [mmult_accel.cpp:21]   --->   Operation 486 'hmul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 487 [3/5] (7.61ns)   --->   "%sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:21]   --->   Operation 487 'hadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 488 [3/4] (6.86ns)   --->   "%tmp_5_4_5 = fmul half %a_5_load, %tmp_68" [mmult_accel.cpp:21]   --->   Operation 488 'hmul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 489 [3/5] (7.61ns)   --->   "%sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:21]   --->   Operation 489 'hadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 490 [3/4] (6.86ns)   --->   "%tmp_5_5_5 = fmul half %a_5_load, %tmp_82" [mmult_accel.cpp:21]   --->   Operation 490 'hmul' 'tmp_5_5_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 491 [3/5] (7.61ns)   --->   "%sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4" [mmult_accel.cpp:21]   --->   Operation 491 'hadd' 'sum_1_6_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 492 [3/4] (6.86ns)   --->   "%tmp_5_6_5 = fmul half %a_5_load, %tmp_96" [mmult_accel.cpp:21]   --->   Operation 492 'hmul' 'tmp_5_6_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.61>
ST_31 : Operation 493 [2/5] (7.61ns)   --->   "%sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:21]   --->   Operation 493 'hadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 494 [2/4] (6.86ns)   --->   "%tmp_5_0_5 = fmul half %a_5_load, %tmp_12" [mmult_accel.cpp:21]   --->   Operation 494 'hmul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 495 [2/5] (7.61ns)   --->   "%sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:21]   --->   Operation 495 'hadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 496 [2/4] (6.86ns)   --->   "%tmp_5_1_5 = fmul half %a_5_load, %tmp_26" [mmult_accel.cpp:21]   --->   Operation 496 'hmul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 497 [2/5] (7.61ns)   --->   "%sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:21]   --->   Operation 497 'hadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 498 [2/4] (6.86ns)   --->   "%tmp_5_2_5 = fmul half %a_5_load, %tmp_40" [mmult_accel.cpp:21]   --->   Operation 498 'hmul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 499 [2/5] (7.61ns)   --->   "%sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:21]   --->   Operation 499 'hadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 500 [2/4] (6.86ns)   --->   "%tmp_5_3_5 = fmul half %a_5_load, %tmp_54" [mmult_accel.cpp:21]   --->   Operation 500 'hmul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 501 [2/5] (7.61ns)   --->   "%sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:21]   --->   Operation 501 'hadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 502 [2/4] (6.86ns)   --->   "%tmp_5_4_5 = fmul half %a_5_load, %tmp_68" [mmult_accel.cpp:21]   --->   Operation 502 'hmul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 503 [2/5] (7.61ns)   --->   "%sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:21]   --->   Operation 503 'hadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 504 [2/4] (6.86ns)   --->   "%tmp_5_5_5 = fmul half %a_5_load, %tmp_82" [mmult_accel.cpp:21]   --->   Operation 504 'hmul' 'tmp_5_5_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 505 [2/5] (7.61ns)   --->   "%sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4" [mmult_accel.cpp:21]   --->   Operation 505 'hadd' 'sum_1_6_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 506 [2/4] (6.86ns)   --->   "%tmp_5_6_5 = fmul half %a_5_load, %tmp_96" [mmult_accel.cpp:21]   --->   Operation 506 'hmul' 'tmp_5_6_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.61>
ST_32 : Operation 507 [1/5] (7.61ns)   --->   "%sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4" [mmult_accel.cpp:21]   --->   Operation 507 'hadd' 'sum_1_0_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 508 [1/4] (6.86ns)   --->   "%tmp_5_0_5 = fmul half %a_5_load, %tmp_12" [mmult_accel.cpp:21]   --->   Operation 508 'hmul' 'tmp_5_0_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 509 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [7 x half]* %a_6, i64 0, i64 %tmp" [mmult_accel.cpp:21]   --->   Operation 509 'getelementptr' 'a_6_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_32 : Operation 510 [2/2] (2.32ns)   --->   "%a_6_load = load half* %a_6_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 510 'load' 'a_6_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_32 : Operation 511 [1/5] (7.61ns)   --->   "%sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4" [mmult_accel.cpp:21]   --->   Operation 511 'hadd' 'sum_1_1_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 512 [1/4] (6.86ns)   --->   "%tmp_5_1_5 = fmul half %a_5_load, %tmp_26" [mmult_accel.cpp:21]   --->   Operation 512 'hmul' 'tmp_5_1_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 513 [1/5] (7.61ns)   --->   "%sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4" [mmult_accel.cpp:21]   --->   Operation 513 'hadd' 'sum_1_2_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 514 [1/4] (6.86ns)   --->   "%tmp_5_2_5 = fmul half %a_5_load, %tmp_40" [mmult_accel.cpp:21]   --->   Operation 514 'hmul' 'tmp_5_2_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 515 [1/5] (7.61ns)   --->   "%sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4" [mmult_accel.cpp:21]   --->   Operation 515 'hadd' 'sum_1_3_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 516 [1/4] (6.86ns)   --->   "%tmp_5_3_5 = fmul half %a_5_load, %tmp_54" [mmult_accel.cpp:21]   --->   Operation 516 'hmul' 'tmp_5_3_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 517 [1/5] (7.61ns)   --->   "%sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4" [mmult_accel.cpp:21]   --->   Operation 517 'hadd' 'sum_1_4_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 518 [1/4] (6.86ns)   --->   "%tmp_5_4_5 = fmul half %a_5_load, %tmp_68" [mmult_accel.cpp:21]   --->   Operation 518 'hmul' 'tmp_5_4_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 519 [1/5] (7.61ns)   --->   "%sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4" [mmult_accel.cpp:21]   --->   Operation 519 'hadd' 'sum_1_5_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 520 [1/4] (6.86ns)   --->   "%tmp_5_5_5 = fmul half %a_5_load, %tmp_82" [mmult_accel.cpp:21]   --->   Operation 520 'hmul' 'tmp_5_5_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 521 [1/5] (7.61ns)   --->   "%sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4" [mmult_accel.cpp:21]   --->   Operation 521 'hadd' 'sum_1_6_4' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 522 [1/4] (6.86ns)   --->   "%tmp_5_6_5 = fmul half %a_5_load, %tmp_96" [mmult_accel.cpp:21]   --->   Operation 522 'hmul' 'tmp_5_6_5' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.61>
ST_33 : Operation 523 [5/5] (7.61ns)   --->   "%sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:21]   --->   Operation 523 'hadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 524 [1/2] (2.32ns)   --->   "%a_6_load = load half* %a_6_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 524 'load' 'a_6_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_33 : Operation 525 [5/5] (7.61ns)   --->   "%sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:21]   --->   Operation 525 'hadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 526 [5/5] (7.61ns)   --->   "%sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:21]   --->   Operation 526 'hadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 527 [5/5] (7.61ns)   --->   "%sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:21]   --->   Operation 527 'hadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 528 [5/5] (7.61ns)   --->   "%sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:21]   --->   Operation 528 'hadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 529 [5/5] (7.61ns)   --->   "%sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:21]   --->   Operation 529 'hadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 530 [5/5] (7.61ns)   --->   "%sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5" [mmult_accel.cpp:21]   --->   Operation 530 'hadd' 'sum_1_6_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.61>
ST_34 : Operation 531 [4/5] (7.61ns)   --->   "%sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:21]   --->   Operation 531 'hadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_14 = bitcast i16 %tmp_13 to half" [mmult_accel.cpp:21]   --->   Operation 532 'bitcast' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 533 [4/4] (6.86ns)   --->   "%tmp_5_0_6 = fmul half %a_6_load, %tmp_14" [mmult_accel.cpp:21]   --->   Operation 533 'hmul' 'tmp_5_0_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 534 [4/5] (7.61ns)   --->   "%sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:21]   --->   Operation 534 'hadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_28 = bitcast i16 %tmp_27 to half" [mmult_accel.cpp:21]   --->   Operation 535 'bitcast' 'tmp_28' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 536 [4/4] (6.86ns)   --->   "%tmp_5_1_6 = fmul half %a_6_load, %tmp_28" [mmult_accel.cpp:21]   --->   Operation 536 'hmul' 'tmp_5_1_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 537 [4/5] (7.61ns)   --->   "%sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:21]   --->   Operation 537 'hadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_42 = bitcast i16 %tmp_41 to half" [mmult_accel.cpp:21]   --->   Operation 538 'bitcast' 'tmp_42' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 539 [4/4] (6.86ns)   --->   "%tmp_5_2_6 = fmul half %a_6_load, %tmp_42" [mmult_accel.cpp:21]   --->   Operation 539 'hmul' 'tmp_5_2_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 540 [4/5] (7.61ns)   --->   "%sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:21]   --->   Operation 540 'hadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_56 = bitcast i16 %tmp_55 to half" [mmult_accel.cpp:21]   --->   Operation 541 'bitcast' 'tmp_56' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 542 [4/4] (6.86ns)   --->   "%tmp_5_3_6 = fmul half %a_6_load, %tmp_56" [mmult_accel.cpp:21]   --->   Operation 542 'hmul' 'tmp_5_3_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 543 [4/5] (7.61ns)   --->   "%sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:21]   --->   Operation 543 'hadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_70 = bitcast i16 %tmp_69 to half" [mmult_accel.cpp:21]   --->   Operation 544 'bitcast' 'tmp_70' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 545 [4/4] (6.86ns)   --->   "%tmp_5_4_6 = fmul half %a_6_load, %tmp_70" [mmult_accel.cpp:21]   --->   Operation 545 'hmul' 'tmp_5_4_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 546 [4/5] (7.61ns)   --->   "%sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:21]   --->   Operation 546 'hadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_84 = bitcast i16 %tmp_83 to half" [mmult_accel.cpp:21]   --->   Operation 547 'bitcast' 'tmp_84' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 548 [4/4] (6.86ns)   --->   "%tmp_5_5_6 = fmul half %a_6_load, %tmp_84" [mmult_accel.cpp:21]   --->   Operation 548 'hmul' 'tmp_5_5_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 549 [4/5] (7.61ns)   --->   "%sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5" [mmult_accel.cpp:21]   --->   Operation 549 'hadd' 'sum_1_6_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_98 = bitcast i16 %tmp_97 to half" [mmult_accel.cpp:21]   --->   Operation 550 'bitcast' 'tmp_98' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 551 [4/4] (6.86ns)   --->   "%tmp_5_6_6 = fmul half %a_6_load, %tmp_98" [mmult_accel.cpp:21]   --->   Operation 551 'hmul' 'tmp_5_6_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.61>
ST_35 : Operation 552 [3/5] (7.61ns)   --->   "%sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:21]   --->   Operation 552 'hadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 553 [3/4] (6.86ns)   --->   "%tmp_5_0_6 = fmul half %a_6_load, %tmp_14" [mmult_accel.cpp:21]   --->   Operation 553 'hmul' 'tmp_5_0_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 554 [3/5] (7.61ns)   --->   "%sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:21]   --->   Operation 554 'hadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 555 [3/4] (6.86ns)   --->   "%tmp_5_1_6 = fmul half %a_6_load, %tmp_28" [mmult_accel.cpp:21]   --->   Operation 555 'hmul' 'tmp_5_1_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 556 [3/5] (7.61ns)   --->   "%sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:21]   --->   Operation 556 'hadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 557 [3/4] (6.86ns)   --->   "%tmp_5_2_6 = fmul half %a_6_load, %tmp_42" [mmult_accel.cpp:21]   --->   Operation 557 'hmul' 'tmp_5_2_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 558 [3/5] (7.61ns)   --->   "%sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:21]   --->   Operation 558 'hadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 559 [3/4] (6.86ns)   --->   "%tmp_5_3_6 = fmul half %a_6_load, %tmp_56" [mmult_accel.cpp:21]   --->   Operation 559 'hmul' 'tmp_5_3_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 560 [3/5] (7.61ns)   --->   "%sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:21]   --->   Operation 560 'hadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 561 [3/4] (6.86ns)   --->   "%tmp_5_4_6 = fmul half %a_6_load, %tmp_70" [mmult_accel.cpp:21]   --->   Operation 561 'hmul' 'tmp_5_4_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 562 [3/5] (7.61ns)   --->   "%sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:21]   --->   Operation 562 'hadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 563 [3/4] (6.86ns)   --->   "%tmp_5_5_6 = fmul half %a_6_load, %tmp_84" [mmult_accel.cpp:21]   --->   Operation 563 'hmul' 'tmp_5_5_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 564 [3/5] (7.61ns)   --->   "%sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5" [mmult_accel.cpp:21]   --->   Operation 564 'hadd' 'sum_1_6_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 565 [3/4] (6.86ns)   --->   "%tmp_5_6_6 = fmul half %a_6_load, %tmp_98" [mmult_accel.cpp:21]   --->   Operation 565 'hmul' 'tmp_5_6_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.61>
ST_36 : Operation 566 [2/5] (7.61ns)   --->   "%sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:21]   --->   Operation 566 'hadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 567 [2/4] (6.86ns)   --->   "%tmp_5_0_6 = fmul half %a_6_load, %tmp_14" [mmult_accel.cpp:21]   --->   Operation 567 'hmul' 'tmp_5_0_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 568 [2/5] (7.61ns)   --->   "%sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:21]   --->   Operation 568 'hadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 569 [2/4] (6.86ns)   --->   "%tmp_5_1_6 = fmul half %a_6_load, %tmp_28" [mmult_accel.cpp:21]   --->   Operation 569 'hmul' 'tmp_5_1_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 570 [2/5] (7.61ns)   --->   "%sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:21]   --->   Operation 570 'hadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 571 [2/4] (6.86ns)   --->   "%tmp_5_2_6 = fmul half %a_6_load, %tmp_42" [mmult_accel.cpp:21]   --->   Operation 571 'hmul' 'tmp_5_2_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 572 [2/5] (7.61ns)   --->   "%sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:21]   --->   Operation 572 'hadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 573 [2/4] (6.86ns)   --->   "%tmp_5_3_6 = fmul half %a_6_load, %tmp_56" [mmult_accel.cpp:21]   --->   Operation 573 'hmul' 'tmp_5_3_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 574 [2/5] (7.61ns)   --->   "%sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:21]   --->   Operation 574 'hadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 575 [2/4] (6.86ns)   --->   "%tmp_5_4_6 = fmul half %a_6_load, %tmp_70" [mmult_accel.cpp:21]   --->   Operation 575 'hmul' 'tmp_5_4_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 576 [2/5] (7.61ns)   --->   "%sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:21]   --->   Operation 576 'hadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 577 [2/4] (6.86ns)   --->   "%tmp_5_5_6 = fmul half %a_6_load, %tmp_84" [mmult_accel.cpp:21]   --->   Operation 577 'hmul' 'tmp_5_5_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 578 [2/5] (7.61ns)   --->   "%sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5" [mmult_accel.cpp:21]   --->   Operation 578 'hadd' 'sum_1_6_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 579 [2/4] (6.86ns)   --->   "%tmp_5_6_6 = fmul half %a_6_load, %tmp_98" [mmult_accel.cpp:21]   --->   Operation 579 'hmul' 'tmp_5_6_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.61>
ST_37 : Operation 580 [1/5] (7.61ns)   --->   "%sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5" [mmult_accel.cpp:21]   --->   Operation 580 'hadd' 'sum_1_0_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 581 [1/4] (6.86ns)   --->   "%tmp_5_0_6 = fmul half %a_6_load, %tmp_14" [mmult_accel.cpp:21]   --->   Operation 581 'hmul' 'tmp_5_0_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 582 [1/5] (7.61ns)   --->   "%sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5" [mmult_accel.cpp:21]   --->   Operation 582 'hadd' 'sum_1_1_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 583 [1/4] (6.86ns)   --->   "%tmp_5_1_6 = fmul half %a_6_load, %tmp_28" [mmult_accel.cpp:21]   --->   Operation 583 'hmul' 'tmp_5_1_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 584 [1/5] (7.61ns)   --->   "%sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5" [mmult_accel.cpp:21]   --->   Operation 584 'hadd' 'sum_1_2_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 585 [1/4] (6.86ns)   --->   "%tmp_5_2_6 = fmul half %a_6_load, %tmp_42" [mmult_accel.cpp:21]   --->   Operation 585 'hmul' 'tmp_5_2_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 586 [1/5] (7.61ns)   --->   "%sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5" [mmult_accel.cpp:21]   --->   Operation 586 'hadd' 'sum_1_3_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 587 [1/4] (6.86ns)   --->   "%tmp_5_3_6 = fmul half %a_6_load, %tmp_56" [mmult_accel.cpp:21]   --->   Operation 587 'hmul' 'tmp_5_3_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 588 [1/5] (7.61ns)   --->   "%sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5" [mmult_accel.cpp:21]   --->   Operation 588 'hadd' 'sum_1_4_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 589 [1/4] (6.86ns)   --->   "%tmp_5_4_6 = fmul half %a_6_load, %tmp_70" [mmult_accel.cpp:21]   --->   Operation 589 'hmul' 'tmp_5_4_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 590 [1/5] (7.61ns)   --->   "%sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5" [mmult_accel.cpp:21]   --->   Operation 590 'hadd' 'sum_1_5_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 591 [1/4] (6.86ns)   --->   "%tmp_5_5_6 = fmul half %a_6_load, %tmp_84" [mmult_accel.cpp:21]   --->   Operation 591 'hmul' 'tmp_5_5_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 592 [1/5] (7.61ns)   --->   "%sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5" [mmult_accel.cpp:21]   --->   Operation 592 'hadd' 'sum_1_6_5' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 593 [1/4] (6.86ns)   --->   "%tmp_5_6_6 = fmul half %a_6_load, %tmp_98" [mmult_accel.cpp:21]   --->   Operation 593 'hmul' 'tmp_5_6_6' <Predicate = (!exitcond2)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.61>
ST_38 : Operation 594 [5/5] (7.61ns)   --->   "%sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6" [mmult_accel.cpp:21]   --->   Operation 594 'hadd' 'sum_1_0_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 595 [5/5] (7.61ns)   --->   "%sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6" [mmult_accel.cpp:21]   --->   Operation 595 'hadd' 'sum_1_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 596 [5/5] (7.61ns)   --->   "%sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6" [mmult_accel.cpp:21]   --->   Operation 596 'hadd' 'sum_1_2_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 597 [5/5] (7.61ns)   --->   "%sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6" [mmult_accel.cpp:21]   --->   Operation 597 'hadd' 'sum_1_3_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 598 [5/5] (7.61ns)   --->   "%sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6" [mmult_accel.cpp:21]   --->   Operation 598 'hadd' 'sum_1_4_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 599 [5/5] (7.61ns)   --->   "%sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6" [mmult_accel.cpp:21]   --->   Operation 599 'hadd' 'sum_1_5_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 600 [5/5] (7.61ns)   --->   "%sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6" [mmult_accel.cpp:21]   --->   Operation 600 'hadd' 'sum_1_6_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.61>
ST_39 : Operation 601 [4/5] (7.61ns)   --->   "%sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6" [mmult_accel.cpp:21]   --->   Operation 601 'hadd' 'sum_1_0_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 602 [4/5] (7.61ns)   --->   "%sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6" [mmult_accel.cpp:21]   --->   Operation 602 'hadd' 'sum_1_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 603 [4/5] (7.61ns)   --->   "%sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6" [mmult_accel.cpp:21]   --->   Operation 603 'hadd' 'sum_1_2_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 604 [4/5] (7.61ns)   --->   "%sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6" [mmult_accel.cpp:21]   --->   Operation 604 'hadd' 'sum_1_3_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 605 [4/5] (7.61ns)   --->   "%sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6" [mmult_accel.cpp:21]   --->   Operation 605 'hadd' 'sum_1_4_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 606 [4/5] (7.61ns)   --->   "%sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6" [mmult_accel.cpp:21]   --->   Operation 606 'hadd' 'sum_1_5_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 607 [4/5] (7.61ns)   --->   "%sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6" [mmult_accel.cpp:21]   --->   Operation 607 'hadd' 'sum_1_6_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.61>
ST_40 : Operation 608 [3/5] (7.61ns)   --->   "%sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6" [mmult_accel.cpp:21]   --->   Operation 608 'hadd' 'sum_1_0_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 609 [3/5] (7.61ns)   --->   "%sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6" [mmult_accel.cpp:21]   --->   Operation 609 'hadd' 'sum_1_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 610 [3/5] (7.61ns)   --->   "%sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6" [mmult_accel.cpp:21]   --->   Operation 610 'hadd' 'sum_1_2_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 611 [3/5] (7.61ns)   --->   "%sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6" [mmult_accel.cpp:21]   --->   Operation 611 'hadd' 'sum_1_3_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 612 [3/5] (7.61ns)   --->   "%sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6" [mmult_accel.cpp:21]   --->   Operation 612 'hadd' 'sum_1_4_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 613 [3/5] (7.61ns)   --->   "%sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6" [mmult_accel.cpp:21]   --->   Operation 613 'hadd' 'sum_1_5_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 614 [3/5] (7.61ns)   --->   "%sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6" [mmult_accel.cpp:21]   --->   Operation 614 'hadd' 'sum_1_6_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.61>
ST_41 : Operation 615 [2/5] (7.61ns)   --->   "%sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6" [mmult_accel.cpp:21]   --->   Operation 615 'hadd' 'sum_1_0_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 616 [2/5] (7.61ns)   --->   "%sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6" [mmult_accel.cpp:21]   --->   Operation 616 'hadd' 'sum_1_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 617 [2/5] (7.61ns)   --->   "%sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6" [mmult_accel.cpp:21]   --->   Operation 617 'hadd' 'sum_1_2_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 618 [2/5] (7.61ns)   --->   "%sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6" [mmult_accel.cpp:21]   --->   Operation 618 'hadd' 'sum_1_3_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 619 [2/5] (7.61ns)   --->   "%sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6" [mmult_accel.cpp:21]   --->   Operation 619 'hadd' 'sum_1_4_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 620 [2/5] (7.61ns)   --->   "%sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6" [mmult_accel.cpp:21]   --->   Operation 620 'hadd' 'sum_1_5_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 621 [2/5] (7.61ns)   --->   "%sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6" [mmult_accel.cpp:21]   --->   Operation 621 'hadd' 'sum_1_6_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.61>
ST_42 : Operation 622 [1/5] (7.61ns)   --->   "%sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6" [mmult_accel.cpp:21]   --->   Operation 622 'hadd' 'sum_1_0_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 623 [1/5] (7.61ns)   --->   "%sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6" [mmult_accel.cpp:21]   --->   Operation 623 'hadd' 'sum_1_1_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 624 [1/5] (7.61ns)   --->   "%sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6" [mmult_accel.cpp:21]   --->   Operation 624 'hadd' 'sum_1_2_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 625 [1/5] (7.61ns)   --->   "%sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6" [mmult_accel.cpp:21]   --->   Operation 625 'hadd' 'sum_1_3_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 626 [1/5] (7.61ns)   --->   "%sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6" [mmult_accel.cpp:21]   --->   Operation 626 'hadd' 'sum_1_4_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 627 [1/5] (7.61ns)   --->   "%sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6" [mmult_accel.cpp:21]   --->   Operation 627 'hadd' 'sum_1_5_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 628 [1/5] (7.61ns)   --->   "%sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6" [mmult_accel.cpp:21]   --->   Operation 628 'hadd' 'sum_1_6_6' <Predicate = (!exitcond2)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 629 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind" [mmult_accel.cpp:16]   --->   Operation 629 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind" [mmult_accel.cpp:16]   --->   Operation 630 'specregionbegin' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 631 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mmult_accel.cpp:16]   --->   Operation 631 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 632 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr [7 x half]* %out_0, i64 0, i64 %tmp" [mmult_accel.cpp:22]   --->   Operation 632 'getelementptr' 'out_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 633 [1/1] (2.32ns)   --->   "store half %sum_1_0_6, half* %out_0_addr, align 2" [mmult_accel.cpp:22]   --->   Operation 633 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_43 : Operation 634 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr [7 x half]* %out_1, i64 0, i64 %tmp" [mmult_accel.cpp:22]   --->   Operation 634 'getelementptr' 'out_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 635 [1/1] (2.32ns)   --->   "store half %sum_1_1_6, half* %out_1_addr, align 2" [mmult_accel.cpp:22]   --->   Operation 635 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_43 : Operation 636 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr [7 x half]* %out_2, i64 0, i64 %tmp" [mmult_accel.cpp:22]   --->   Operation 636 'getelementptr' 'out_2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 637 [1/1] (2.32ns)   --->   "store half %sum_1_2_6, half* %out_2_addr, align 2" [mmult_accel.cpp:22]   --->   Operation 637 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_43 : Operation 638 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr [7 x half]* %out_3, i64 0, i64 %tmp" [mmult_accel.cpp:22]   --->   Operation 638 'getelementptr' 'out_3_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 639 [1/1] (2.32ns)   --->   "store half %sum_1_3_6, half* %out_3_addr, align 2" [mmult_accel.cpp:22]   --->   Operation 639 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_43 : Operation 640 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr [7 x half]* %out_4, i64 0, i64 %tmp" [mmult_accel.cpp:22]   --->   Operation 640 'getelementptr' 'out_4_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 641 [1/1] (2.32ns)   --->   "store half %sum_1_4_6, half* %out_4_addr, align 2" [mmult_accel.cpp:22]   --->   Operation 641 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_43 : Operation 642 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr [7 x half]* %out_5, i64 0, i64 %tmp" [mmult_accel.cpp:22]   --->   Operation 642 'getelementptr' 'out_5_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 643 [1/1] (2.32ns)   --->   "store half %sum_1_5_6, half* %out_5_addr, align 2" [mmult_accel.cpp:22]   --->   Operation 643 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_43 : Operation 644 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr [7 x half]* %out_6, i64 0, i64 %tmp" [mmult_accel.cpp:22]   --->   Operation 644 'getelementptr' 'out_6_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 645 [1/1] (2.32ns)   --->   "store half %sum_1_6_6, half* %out_6_addr, align 2" [mmult_accel.cpp:22]   --->   Operation 645 'store' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7> <RAM>
ST_43 : Operation 646 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp_1) nounwind" [mmult_accel.cpp:23]   --->   Operation 646 'specregionend' 'empty_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_43 : Operation 647 [1/1] (0.00ns)   --->   "br label %1" [mmult_accel.cpp:15]   --->   Operation 647 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 44 <SV = 2> <Delay = 0.00>
ST_44 : Operation 648 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:26]   --->   Operation 648 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ia') with incoming values : ('ia', mmult_accel.cpp:15) [34]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('ia') with incoming values : ('ia', mmult_accel.cpp:15) [34]  (0 ns)
	'getelementptr' operation ('a_0_addr', mmult_accel.cpp:21) [44]  (0 ns)
	'load' operation ('a_0_load', mmult_accel.cpp:21) on array 'a_0' [45]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_0_load', mmult_accel.cpp:21) on array 'a_0' [45]  (2.32 ns)

 <State 4>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_99', mmult_accel.cpp:21) [49]  (6.87 ns)

 <State 5>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_99', mmult_accel.cpp:21) [49]  (6.87 ns)

 <State 6>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_99', mmult_accel.cpp:21) [49]  (6.87 ns)

 <State 7>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_99', mmult_accel.cpp:21) [49]  (6.87 ns)

 <State 8>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [50]  (7.61 ns)

 <State 9>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [50]  (7.61 ns)

 <State 10>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [50]  (7.61 ns)

 <State 11>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [50]  (7.61 ns)

 <State 12>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [50]  (7.61 ns)

 <State 13>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_1', mmult_accel.cpp:21) [56]  (7.61 ns)

 <State 14>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_1', mmult_accel.cpp:21) [56]  (7.61 ns)

 <State 15>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_1', mmult_accel.cpp:21) [56]  (7.61 ns)

 <State 16>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_1', mmult_accel.cpp:21) [56]  (7.61 ns)

 <State 17>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_1', mmult_accel.cpp:21) [56]  (7.61 ns)

 <State 18>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_2', mmult_accel.cpp:21) [62]  (7.61 ns)

 <State 19>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_2', mmult_accel.cpp:21) [62]  (7.61 ns)

 <State 20>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_2', mmult_accel.cpp:21) [62]  (7.61 ns)

 <State 21>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_2', mmult_accel.cpp:21) [62]  (7.61 ns)

 <State 22>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_2', mmult_accel.cpp:21) [62]  (7.61 ns)

 <State 23>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_3', mmult_accel.cpp:21) [68]  (7.61 ns)

 <State 24>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_3', mmult_accel.cpp:21) [68]  (7.61 ns)

 <State 25>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_3', mmult_accel.cpp:21) [68]  (7.61 ns)

 <State 26>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_3', mmult_accel.cpp:21) [68]  (7.61 ns)

 <State 27>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_3', mmult_accel.cpp:21) [68]  (7.61 ns)

 <State 28>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_4', mmult_accel.cpp:21) [74]  (7.61 ns)

 <State 29>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_4', mmult_accel.cpp:21) [74]  (7.61 ns)

 <State 30>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_4', mmult_accel.cpp:21) [74]  (7.61 ns)

 <State 31>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_4', mmult_accel.cpp:21) [74]  (7.61 ns)

 <State 32>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_4', mmult_accel.cpp:21) [74]  (7.61 ns)

 <State 33>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_5', mmult_accel.cpp:21) [80]  (7.61 ns)

 <State 34>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_5', mmult_accel.cpp:21) [80]  (7.61 ns)

 <State 35>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_5', mmult_accel.cpp:21) [80]  (7.61 ns)

 <State 36>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_5', mmult_accel.cpp:21) [80]  (7.61 ns)

 <State 37>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_5', mmult_accel.cpp:21) [80]  (7.61 ns)

 <State 38>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_6', mmult_accel.cpp:21) [86]  (7.61 ns)

 <State 39>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_6', mmult_accel.cpp:21) [86]  (7.61 ns)

 <State 40>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_6', mmult_accel.cpp:21) [86]  (7.61 ns)

 <State 41>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_6', mmult_accel.cpp:21) [86]  (7.61 ns)

 <State 42>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_0_6', mmult_accel.cpp:21) [86]  (7.61 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('out_0_addr', mmult_accel.cpp:22) [87]  (0 ns)
	'store' operation (mmult_accel.cpp:22) of variable 'sum_1_0_6', mmult_accel.cpp:21 on array 'out_0' [88]  (2.32 ns)

 <State 44>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
