Analysis & Synthesis report for QP
Sun Jan 21 22:26:20 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated
 21. Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux:cmd_demux
 22. Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 23. Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux:rsp_demux
 24. Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux:rsp_demux_001
 25. Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 26. Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 27. Source assignments for ES:ES_inst|altera_reset_controller:rst_controller
 28. Source assignments for ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo
 31. Parameter Settings for User Entity Instance: ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo
 32. Parameter Settings for User Entity Instance: ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0
 33. Parameter Settings for User Entity Instance: ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 34. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 35. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 36. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 37. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator
 38. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 39. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 40. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
 41. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
 42. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 43. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 44. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 45. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent
 46. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 47. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo
 48. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent
 49. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 50. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo
 51. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 52. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 53. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 54. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router:router|ES_mm_interconnect_0_router_default_decode:the_default_decode
 55. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_001:router_001|ES_mm_interconnect_0_router_001_default_decode:the_default_decode
 56. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_002|ES_mm_interconnect_0_router_002_default_decode:the_default_decode
 57. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_003|ES_mm_interconnect_0_router_002_default_decode:the_default_decode
 58. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_004|ES_mm_interconnect_0_router_004_default_decode:the_default_decode
 59. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_005|ES_mm_interconnect_0_router_004_default_decode:the_default_decode
 60. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter
 61. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter
 62. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 63. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 64. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 65. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 66. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 67. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 68. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 69. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 70. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 71. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 72. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 73. Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 74. Parameter Settings for User Entity Instance: ES:ES_inst|altera_reset_controller:rst_controller
 75. Parameter Settings for User Entity Instance: ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 76. Parameter Settings for User Entity Instance: ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 77. Parameter Settings for User Entity Instance: selector:selector_inst
 78. scfifo Parameter Settings by Entity Instance
 79. altsyncram Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 81. Port Connectivity Checks: "ES:ES_inst|altera_reset_controller:rst_controller"
 82. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 83. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 84. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 85. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_004|ES_mm_interconnect_0_router_004_default_decode:the_default_decode"
 86. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_002|ES_mm_interconnect_0_router_002_default_decode:the_default_decode"
 87. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_001:router_001|ES_mm_interconnect_0_router_001_default_decode:the_default_decode"
 88. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router:router|ES_mm_interconnect_0_router_default_decode:the_default_decode"
 89. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 90. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 91. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
 92. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
 93. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo"
 94. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent"
 95. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
 96. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
 97. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
 98. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
 99. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
100. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
101. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator"
102. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
103. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
104. Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
105. Port Connectivity Checks: "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0"
106. Port Connectivity Checks: "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0"
107. Port Connectivity Checks: "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic"
108. Port Connectivity Checks: "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0"
109. Port Connectivity Checks: "ES:ES_inst"
110. Post-Synthesis Netlist Statistics for Top Partition
111. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
112. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
113. Elapsed Time Per Partition
114. Analysis & Synthesis Messages
115. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jan 21 22:26:20 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; QP                                          ;
; Top-level Entity Name           ; QP                                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2136                                        ;
; Total pins                      ; 13                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 863,552                                     ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; QP                 ; QP                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                              ; Library     ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ES/synthesis/ES.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v                                                                 ; ES          ;
; ES/synthesis/submodules/altera_reset_controller.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_controller.v                                 ; ES          ;
; ES/synthesis/submodules/altera_reset_synchronizer.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_synchronizer.v                               ; ES          ;
; ES/synthesis/submodules/ES_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_irq_mapper.sv                                          ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v                                    ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v                  ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv                       ; ES          ;
; ES/synthesis/submodules/altera_merlin_arbitrator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv                               ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv                           ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux_002.sv                     ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux.sv                         ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv                       ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux.sv                           ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux_001.sv                     ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux.sv                         ; ES          ;
; ES/synthesis/submodules/altera_merlin_traffic_limiter.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_traffic_limiter.sv                          ; ES          ;
; ES/synthesis/submodules/altera_avalon_sc_fifo.v                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_avalon_sc_fifo.v                                   ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv                        ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv                        ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv                        ; ES          ;
; ES/synthesis/submodules/ES_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv                            ; ES          ;
; ES/synthesis/submodules/altera_merlin_slave_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_agent.sv                              ; ES          ;
; ES/synthesis/submodules/altera_merlin_burst_uncompressor.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_burst_uncompressor.sv                       ; ES          ;
; ES/synthesis/submodules/altera_merlin_master_agent.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_master_agent.sv                             ; ES          ;
; ES/synthesis/submodules/altera_merlin_slave_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_translator.sv                         ; ES          ;
; ES/synthesis/submodules/altera_merlin_master_translator.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_master_translator.sv                        ; ES          ;
; ES/synthesis/submodules/reg32_avalon_interface.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32_avalon_interface.v                                  ; ES          ;
; ES/synthesis/submodules/reg32.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32.v                                                   ; ES          ;
; ES/synthesis/submodules/ES_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.hex                                   ; ES          ;
; ES/synthesis/submodules/ES_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v                                     ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0.v                                         ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v                                         ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_bht_ram.mif                               ; yes             ; User Memory Initialization File              ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_bht_ram.mif                               ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_dc_tag_ram.mif                            ; yes             ; User Memory Initialization File              ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_dc_tag_ram.mif                            ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_ic_tag_ram.mif                            ; yes             ; User Memory Initialization File              ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_ic_tag_ram.mif                            ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_sysclk.v                ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_sysclk.v                ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_tck.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_tck.v                   ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v               ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v               ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v                               ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_ociram_default_contents.mif               ; yes             ; User Memory Initialization File              ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_ociram_default_contents.mif               ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_oci_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_oci_test_bench.v                          ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_rf_ram_a.mif                              ; yes             ; User Memory Initialization File              ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_rf_ram_a.mif                              ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_rf_ram_b.mif                              ; yes             ; User Memory Initialization File              ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_rf_ram_b.mif                              ; ES          ;
; ES/synthesis/submodules/ES_nios2_qsys_0_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_test_bench.v                              ; ES          ;
; ES/synthesis/submodules/ES_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v                                          ; ES          ;
; ../Verilog_files/QP.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v                                                                                ;             ;
; ../Verilog_files/selector.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/selector.v                                                                          ;             ;
; ../Verilog_files/seg_decode.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/seg_decode.v                                                                        ;             ;
; scfifo.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                         ;             ;
; a_regfifo.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                      ;             ;
; a_dpfifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                       ;             ;
; a_i2fifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                       ;             ;
; a_fffifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                       ;             ;
; a_f2fifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                       ;             ;
; aglobal181.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                     ;             ;
; db/scfifo_3291.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/scfifo_3291.tdf                                                                ;             ;
; db/a_dpfifo_5771.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_fefifo_7cf.tdf                                                               ;             ;
; db/cntr_vg7.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/cntr_vg7.tdf                                                                   ;             ;
; db/altsyncram_7pu1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_7pu1.tdf                                                            ;             ;
; db/cntr_jgb.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/cntr_jgb.tdf                                                                   ;             ;
; alt_jtag_atlantic.v                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                  ;             ;
; altsyncram.tdf                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;             ;
; stratix_ram_block.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;             ;
; lpm_mux.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;             ;
; lpm_decode.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;             ;
; a_rdenreg.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;             ;
; altrom.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;             ;
; altram.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                         ;             ;
; altdpram.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;             ;
; db/altsyncram_spj1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_spj1.tdf                                                            ;             ;
; db/altsyncram_sgn1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_sgn1.tdf                                                            ;             ;
; db/altsyncram_j4n1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_j4n1.tdf                                                            ;             ;
; db/altsyncram_jim1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jim1.tdf                                                            ;             ;
; db/altsyncram_kim1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_kim1.tdf                                                            ;             ;
; db/altsyncram_hmm1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_hmm1.tdf                                                            ;             ;
; db/altsyncram_40j1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_40j1.tdf                                                            ;             ;
; db/altsyncram_baj1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_baj1.tdf                                                            ;             ;
; altera_mult_add.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                ;             ;
; db/altera_mult_add_ujt2.v                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_ujt2.v                                                         ;             ;
; altera_mult_add_rtl.v                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                              ;             ;
; db/altera_mult_add_0kt2.v                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_0kt2.v                                                         ;             ;
; altera_std_synchronizer.v                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;             ;
; db/altsyncram_tse1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_tse1.tdf                                                            ;             ;
; sld_virtual_jtag_basic.v                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                           ;             ;
; db/altsyncram_jtm1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jtm1.tdf                                                            ;             ;
; db/decode_8la.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/decode_8la.tdf                                                                 ;             ;
; db/mux_5hb.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/mux_5hb.tdf                                                                    ;             ;
; pzdyqx.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                         ;             ;
; sld_hub.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ; altera_sld  ;
; db/ip/sld232c2bee/alt_sld_fab.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/alt_sld_fab.v                                                   ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v                            ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv                     ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                  ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                ; alt_sld_fab ;
; db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;             ;
; sld_rom_sr.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;             ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 1476             ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 2172             ;
;     -- 7 input functions                    ; 18               ;
;     -- 6 input functions                    ; 467              ;
;     -- 5 input functions                    ; 460              ;
;     -- 4 input functions                    ; 391              ;
;     -- <=3 input functions                  ; 836              ;
;                                             ;                  ;
; Dedicated logic registers                   ; 2136             ;
;                                             ;                  ;
; I/O pins                                    ; 13               ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 863552           ;
;                                             ;                  ;
; Total DSP Blocks                            ; 2                ;
;                                             ;                  ;
; Maximum fan-out node                        ; CLOCK_50_i~input ;
; Maximum fan-out                             ; 2248             ;
; Total fan-out                               ; 23294            ;
; Average fan-out                             ; 4.95             ;
+---------------------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |QP                                                                                                                                     ; 2172 (1)            ; 2136 (0)                  ; 863552            ; 2          ; 13   ; 0            ; |QP                                                                                                                                                                                                                                                                                                                                            ; QP                                        ; work         ;
;    |ES:ES_inst|                                                                                                                         ; 1816 (0)            ; 1901 (0)                  ; 863552            ; 2          ; 0    ; 0            ; |QP|ES:ES_inst                                                                                                                                                                                                                                                                                                                                 ; ES                                        ; ES           ;
;       |ES_jtag_uart_0:jtag_uart_0|                                                                                                      ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                      ; ES_jtag_uart_0                            ; ES           ;
;          |ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|                                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                  ; ES_jtag_uart_0_scfifo_r                   ; ES           ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                     ; scfifo                                    ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                          ; scfifo_3291                               ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                     ; a_dpfifo_5771                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                             ; a_fefifo_7cf                              ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                        ; cntr_vg7                                  ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                             ; altsyncram_7pu1                           ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                               ; cntr_jgb                                  ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                     ; cntr_jgb                                  ; work         ;
;          |ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|                                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                  ; ES_jtag_uart_0_scfifo_w                   ; ES           ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                     ; scfifo                                    ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                          ; scfifo_3291                               ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                     ; a_dpfifo_5771                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                             ; a_fefifo_7cf                              ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                        ; cntr_vg7                                  ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                             ; altsyncram_7pu1                           ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                               ; cntr_jgb                                  ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                     ; cntr_jgb                                  ; work         ;
;          |alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|                                                                           ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                         ; work         ;
;       |ES_mm_interconnect_0:mm_interconnect_0|                                                                                          ; 285 (0)             ; 138 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                          ; ES_mm_interconnect_0                      ; ES           ;
;          |ES_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                 ; ES_mm_interconnect_0_cmd_demux            ; ES           ;
;          |ES_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                         ; ES_mm_interconnect_0_cmd_demux_001        ; ES           ;
;          |ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                 ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                             ; ES_mm_interconnect_0_cmd_mux_002          ; ES           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                  ; ES           ;
;          |ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                                 ; 59 (55)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                             ; ES_mm_interconnect_0_cmd_mux_002          ; ES           ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                  ; ES           ;
;          |ES_mm_interconnect_0_router:router|                                                                                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router:router                                                                                                                                                                                                                                                       ; ES_mm_interconnect_0_router               ; ES           ;
;          |ES_mm_interconnect_0_router_001:router_001|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                               ; ES_mm_interconnect_0_router_001           ; ES           ;
;          |ES_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                         ; ES_mm_interconnect_0_rsp_demux_002        ; ES           ;
;          |ES_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                         ; ES_mm_interconnect_0_rsp_demux_002        ; ES           ;
;          |ES_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                         ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                     ; ES_mm_interconnect_0_rsp_mux              ; ES           ;
;          |ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                 ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                             ; ES_mm_interconnect_0_rsp_mux_001          ; ES           ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                     ; ES           ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                                          ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                     ; ES           ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                     ; ES           ;
;          |altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|                                                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                     ; ES           ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent                ; ES           ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                 ; ES           ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                 ; ES           ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 4 (4)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator            ; ES           ;
;          |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator            ; ES           ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator            ; ES           ;
;          |altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator|                                            ; 8 (8)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator                                                                                                                                                                                                        ; altera_merlin_slave_translator            ; ES           ;
;          |altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|                                                               ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter             ; ES           ;
;          |altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|                                                        ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter             ; ES           ;
;       |ES_nios2_qsys_0:nios2_qsys_0|                                                                                                    ; 1368 (1188)         ; 1600 (1283)               ; 62528             ; 2          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                    ; ES_nios2_qsys_0                           ; ES           ;
;          |ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht|                                                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht                                                                                                                                                                                                                                                     ; ES_nios2_qsys_0_bht_module                ; ES           ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_j4n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_j4n1:auto_generated                                                                                                                                                                                            ; altsyncram_j4n1                           ; work         ;
;          |ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data|                                                                       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data                                                                                                                                                                                                                                             ; ES_nios2_qsys_0_dc_data_module            ; ES           ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                ; work         ;
;                |altsyncram_40j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated                                                                                                                                                                                    ; altsyncram_40j1                           ; work         ;
;          |ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag|                                                                         ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag                                                                                                                                                                                                                                               ; ES_nios2_qsys_0_dc_tag_module             ; ES           ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                ; work         ;
;                |altsyncram_hmm1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_hmm1:auto_generated                                                                                                                                                                                      ; altsyncram_hmm1                           ; work         ;
;          |ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim|                                                                   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim                                                                                                                                                                                                                                         ; ES_nios2_qsys_0_dc_victim_module          ; ES           ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                ; altsyncram_baj1                           ; work         ;
;          |ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data|                                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data                                                                                                                                                                                                                                             ; ES_nios2_qsys_0_ic_data_module            ; ES           ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                    ; altsyncram_spj1                           ; work         ;
;          |ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag|                                                                         ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag                                                                                                                                                                                                                                               ; ES_nios2_qsys_0_ic_tag_module             ; ES           ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                ; work         ;
;                |altsyncram_sgn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_sgn1:auto_generated                                                                                                                                                                                      ; altsyncram_sgn1                           ; work         ;
;          |ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|                                                                      ; 16 (16)             ; 48 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell                                                                                                                                                                                                                                            ; ES_nios2_qsys_0_mult_cell                 ; ES           ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                     ; altera_mult_add                           ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                 ; altera_mult_add_ujt2                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                       ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                   ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                     ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                     ; altera_mult_add                           ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                 ; altera_mult_add_0kt2                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                       ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                   ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                     ; work         ;
;          |ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|                                                                      ; 164 (6)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                            ; ES_nios2_qsys_0_nios2_oci                 ; ES           ;
;             |ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|                                   ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                    ; ES_nios2_qsys_0_jtag_debug_module_wrapper ; ES           ;
;                |ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk|                                  ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk                                                              ; ES_nios2_qsys_0_jtag_debug_module_sysclk  ; ES           ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3         ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4         ; altera_std_synchronizer                   ; work         ;
;                |ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|                                        ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck                                                                    ; ES_nios2_qsys_0_jtag_debug_module_tck     ; ES           ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1               ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2               ; altera_std_synchronizer                   ; work         ;
;                |sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy|                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy                                                                                       ; sld_virtual_jtag_basic                    ; work         ;
;             |ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|                                                     ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                      ; ES_nios2_qsys_0_nios2_avalon_reg          ; ES           ;
;             |ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break|                                                       ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break                                                                                                                                                                        ; ES_nios2_qsys_0_nios2_oci_break           ; ES           ;
;             |ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug|                                                       ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                        ; ES_nios2_qsys_0_nios2_oci_debug           ; ES           ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                   ; work         ;
;             |ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|                                                             ; 78 (78)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem                                                                                                                                                                              ; ES_nios2_qsys_0_nios2_ocimem              ; ES           ;
;                |ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram|                                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram                                                                                                           ; ES_nios2_qsys_0_ociram_sp_ram_module      ; ES           ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                                 ; altsyncram                                ; work         ;
;                      |altsyncram_tse1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tse1:auto_generated                                                  ; altsyncram_tse1                           ; work         ;
;          |ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a|                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                             ; ES_nios2_qsys_0_register_bank_a_module    ; ES           ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                ; work         ;
;                |altsyncram_jim1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_jim1:auto_generated                                                                                                                                                                    ; altsyncram_jim1                           ; work         ;
;          |ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b|                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                             ; ES_nios2_qsys_0_register_bank_b_module    ; ES           ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                ; work         ;
;                |altsyncram_kim1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_kim1:auto_generated                                                                                                                                                                    ; altsyncram_kim1                           ; work         ;
;       |ES_onchip_memory2_0:onchip_memory2_0|                                                                                            ; 37 (1)              ; 2 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                            ; ES_onchip_memory2_0                       ; ES           ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ; altsyncram                                ; work         ;
;             |altsyncram_jtm1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 800000            ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_jtm1                           ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                ; decode_8la                                ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                      ; mux_5hb                                   ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                          ; altera_reset_controller                   ; ES           ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                           ; altera_reset_synchronizer                 ; ES           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer                 ; ES           ;
;       |reg32_avalon_interface:reg32_avalon_interface_0|                                                                                 ; 5 (1)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|reg32_avalon_interface:reg32_avalon_interface_0                                                                                                                                                                                                                                                                                 ; reg32_avalon_interface                    ; ES           ;
;          |reg32:U1|                                                                                                                     ; 4 (4)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|ES:ES_inst|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1                                                                                                                                                                                                                                                                        ; reg32                                     ; ES           ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                    ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                               ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                  ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                                  ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                                  ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                                  ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                                  ; work         ;
;    |selector:selector_inst|                                                                                                             ; 127 (120)           ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|selector:selector_inst                                                                                                                                                                                                                                                                                                                     ; selector                                  ; work         ;
;       |seg_decode:seg_decode_inst|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |QP|selector:selector_inst|seg_decode:seg_decode_inst                                                                                                                                                                                                                                                                                          ; seg_decode                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (94)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_j4n1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; ES_nios2_qsys_0_bht_ram.mif                 ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_hmm1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 9            ; 64           ; 9            ; 576    ; ES_nios2_qsys_0_dc_tag_ram.mif              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_sgn1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792   ; ES_nios2_qsys_0_ic_tag_ram.mif              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tse1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; ES_nios2_qsys_0_ociram_default_contents.mif ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_jim1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; ES_nios2_qsys_0_rf_ram_a.mif                ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_kim1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; ES_nios2_qsys_0_rf_ram_b.mif                ;
; ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; ES_onchip_memory2_0.hex                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+---------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst                                                                                                                                                                                                                                                          ; ES.qsys         ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_irq_mapper:irq_mapper                                                                                                                                                                                                                                 ; ES.qsys         ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                               ; ES.qsys         ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                   ; ES.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                          ; ES.qsys         ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                   ; ES.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                      ; ES.qsys         ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; ES.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                      ; ES.qsys         ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; ES.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                      ; ES.qsys         ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; ES.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                          ; ES.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                  ; ES.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                              ; ES.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                          ; ES.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                      ; ES.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                      ; ES.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                     ; ES.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                ; ES.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                           ; ES.qsys         ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                         ; ES.qsys         ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter                                                                                                                                                    ; ES.qsys         ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                               ; ES.qsys         ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                  ; ES.qsys         ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                             ; ES.qsys         ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                        ; ES.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                    ; ES.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                               ; ES.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                          ; ES.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                               ; ES.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                          ; ES.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                     ; ES.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent                                                                                                                                           ; ES.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                      ; ES.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator                                                                                                                                 ; ES.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router:router                                                                                                                                                                                ; ES.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_001:router_001                                                                                                                                                                        ; ES.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_002                                                                                                                                                                        ; ES.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_003                                                                                                                                                                        ; ES.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_004                                                                                                                                                                        ; ES.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_005                                                                                                                                                                        ; ES.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                          ; ES.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                      ; ES.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                  ; ES.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                  ; ES.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                              ; ES.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                      ; ES.qsys         ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dtrace:the_ES_nios2_qsys_0_nios2_oci_dtrace                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dtrace:the_ES_nios2_qsys_0_nios2_oci_dtrace|ES_nios2_qsys_0_nios2_oci_td_mode:ES_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo|ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo|ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo|ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_im:the_ES_nios2_qsys_0_nios2_oci_im                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_itrace:the_ES_nios2_qsys_0_nios2_oci_itrace                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_pib:the_ES_nios2_qsys_0_nios2_oci_pib                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram                                    ;                 ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                     ; ES.qsys         ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A           ; |QP|ES:ES_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                   ; ES.qsys         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+---------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[1..4,6..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[1..4,6..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_im:the_ES_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_im:the_ES_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                               ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                               ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                               ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_channel[1]                                                                                                                                            ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                            ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_channel[0]                                                                                                                                            ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                            ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                              ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                              ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                              ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                              ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                              ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][62]                                                                                                                                                   ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][61]                                                                                                                                                   ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                   ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][60]                                                                                                                                                   ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                   ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][54]                                                                                                                                                   ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                   ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                          ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                          ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                          ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                          ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                          ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                          ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                    ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                    ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                    ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                       ; Merged with ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                      ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                ; Merged with ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                      ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                               ; Merged with ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                      ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                              ; Merged with ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                      ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                         ; Merged with ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                      ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                     ; Merged with ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                      ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][60]                                                                                                                                                   ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][54]                                                                                                                                                   ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][61]                                                                                                                                                   ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][54]                                                                                                                                                   ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][76]                                                                                                                                                   ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][54]                                                                                                                                                   ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                              ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                              ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                              ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                              ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                              ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                              ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                    ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                    ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                    ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                          ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                          ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                          ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                          ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                          ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                          ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                                                                                   ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                   ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                              ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                              ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_is_dst                                                                                                                                                                                                                            ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|D_ctrl_a_not_src                                                                                                                                                                                                                           ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                           ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                           ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ; Merged with ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                     ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][54]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][92]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][92]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 221                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                     ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                        ; Lost Fanouts              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][76],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                  ;                           ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                  ; Lost Fanouts              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ;                           ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                            ; Stuck at GND              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][54],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[25]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[24]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[23]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[22]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[21]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[20]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[19]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[18]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[17]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[16]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[15]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[14]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[13]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[12]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[11]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[10]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[9]                                                                                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[8]                                                                                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[7]                                                                                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[6]                                                                                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[4]                                                                                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[4]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[3]                                                                                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[3]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[2]                                                                                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[2]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[1]                                                                                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[1]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[31]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[30]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[29]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                        ; Lost Fanouts              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                          ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[28]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                  ; Lost Fanouts              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[27]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[27]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[26]                                                                                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                        ; Stuck at GND              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ; Stuck at GND              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                        ; Stuck at GND              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][92]                                                                                                                                                 ; Stuck at GND              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][92]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                            ; Stuck at GND              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                             ; Stuck at VCC              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                             ; Stuck at VCC              ; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                    ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2136  ;
; Number of registers using Synchronous Clear  ; 389   ;
; Number of registers using Synchronous Load   ; 375   ;
; Number of registers using Asynchronous Clear ; 1640  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1324  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ; 23      ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; 11      ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                            ; 9       ;
; ES:ES_inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                           ; 1       ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                     ; 3       ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                          ; 7       ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                 ; 2       ;
; ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                 ; 2       ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_pipe_flush                                                                                                                                                                                                                                                                            ; 29      ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                        ; 1       ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                        ; 4       ;
; ES:ES_inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                           ; 2       ;
; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                   ; 3       ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; 1       ;
; ES:ES_inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                           ; 1       ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; 1       ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                   ; 1       ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                                            ; 2       ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 1       ;
; ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|clr_break_line                                                                                                                                                                                                                                                                          ; 4       ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |QP|selector:selector_inst|counter[47]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |QP|ES:ES_inst|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|Q[7]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |QP|ES:ES_inst|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|Q[14]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]~reg0                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result[4]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result[11]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|D_iw[6]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_inst_result[5]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_inst_result[31]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_rot_mask[6]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_st_data[31]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |QP|ES:ES_inst|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|Q[21]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |QP|ES:ES_inst|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1|Q[28]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_src2[14]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|d_writedata[0]~reg0                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|MonDReg[7]                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|MonDReg[1]                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|MonAReg[5]                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break|break_readreg[11]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                                           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_src2[21]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_src1[12]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[10]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |QP|selector:selector_inst|SS_o[0]                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |QP|selector:selector_inst|seg_code[0]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|F_iw[16]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|F_iw[12]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|M_rot[27]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_addr[0]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated|mux_5hb:mux2|l2_w31_n0_mux_dataout                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_rot_step1[29]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|E_logic_result[21]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[1]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[19]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[27]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[21]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|D_src2_reg[10]                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |QP|ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|F_ic_data_rd_addr_nxt[2]                                                                                                                                                                                                                                                                                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |QP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |QP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------+---------------------------------------------------+
; Parameter Name ; Value                   ; Type                                              ;
+----------------+-------------------------+---------------------------------------------------+
; INIT_FILE      ; ES_onchip_memory2_0.hex ; String                                            ;
+----------------+-------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                    ;
+------------------------------------+-------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                 ;
; WIDTH_A                            ; 32                      ; Signed Integer                                          ;
; WIDTHAD_A                          ; 15                      ; Signed Integer                                          ;
; NUMWORDS_A                         ; 25000                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                 ;
; WIDTH_B                            ; 1                       ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                 ;
; INIT_FILE                          ; ES_onchip_memory2_0.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 25000                   ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jtm1         ; Untyped                                                 ;
+------------------------------------+-------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router:router|ES_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_001:router_001|ES_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_002|ES_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_003|ES_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_004|ES_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_005|ES_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: selector:selector_inst ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; period         ; 500000 ; Signed Integer                            ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                      ;
; Entity Instance            ; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
; Entity Instance            ; ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                         ;
; Entity Instance                           ; ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 25000                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_004|ES_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_002|ES_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_001:router_001|ES_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router:router|ES_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                         ;
+--------+-------+----------+-------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                    ;
+--------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+----------------------------------+
; Port         ; Type   ; Severity ; Details                          ;
+--------------+--------+----------+----------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected           ;
+--------------+--------+----------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic"                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0"                                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ES:ES_inst"                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; to_leds_readdata[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1973                        ;
;     CLR               ; 394                         ;
;     CLR SCLR          ; 37                          ;
;     CLR SLD           ; 113                         ;
;     ENA               ; 72                          ;
;     ENA CLR           ; 803                         ;
;     ENA CLR SCLR      ; 55                          ;
;     ENA CLR SCLR SLD  ; 94                          ;
;     ENA CLR SLD       ; 92                          ;
;     ENA SCLR          ; 93                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 64                          ;
;     SLD               ; 32                          ;
;     plain             ; 94                          ;
; arriav_lcell_comb     ; 1950                        ;
;     arith             ; 239                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 130                         ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 1696                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 191                         ;
;         3 data inputs ; 280                         ;
;         4 data inputs ; 357                         ;
;         5 data inputs ; 420                         ;
;         6 data inputs ; 425                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 53                          ;
; stratixv_ram_block    ; 361                         ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 2.47                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 134                                      ;
;     normal            ; 134                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 31                                       ;
;         3 data inputs ; 29                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jan 21 22:25:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QP -c QP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/es.v
    Info (12023): Found entity 1: ES File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_irq_mapper.sv
    Info (12023): Found entity 1: ES_irq_mapper File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0.v
    Info (12023): Found entity 1: ES_mm_interconnect_0 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: ES_mm_interconnect_0_avalon_st_adapter File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_rsp_mux_001 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file es/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_rsp_mux File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_rsp_demux_002 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_rsp_demux File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_cmd_mux_002 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_cmd_mux File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_cmd_demux_001 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_cmd_demux File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file es/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_router_004_default_decode File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: ES_mm_interconnect_0_router_004 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_router_002_default_decode File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: ES_mm_interconnect_0_router_002 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_router_001_default_decode File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: ES_mm_interconnect_0_router_001 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: ES_mm_interconnect_0_router_default_decode File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: ES_mm_interconnect_0_router File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/reg32_avalon_interface.v
    Info (12023): Found entity 1: reg32_avalon_interface File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/reg32.v
    Info (12023): Found entity 1: reg32 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_onchip_memory2_0.v
    Info (12023): Found entity 1: ES_onchip_memory2_0 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file es/synthesis/submodules/es_nios2_qsys_0.v
    Info (12023): Found entity 1: ES_nios2_qsys_0_ic_data_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: ES_nios2_qsys_0_ic_tag_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 89
    Info (12023): Found entity 3: ES_nios2_qsys_0_bht_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 158
    Info (12023): Found entity 4: ES_nios2_qsys_0_register_bank_a_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 227
    Info (12023): Found entity 5: ES_nios2_qsys_0_register_bank_b_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 293
    Info (12023): Found entity 6: ES_nios2_qsys_0_dc_tag_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 359
    Info (12023): Found entity 7: ES_nios2_qsys_0_dc_data_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 425
    Info (12023): Found entity 8: ES_nios2_qsys_0_dc_victim_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 490
    Info (12023): Found entity 9: ES_nios2_qsys_0_nios2_oci_debug File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 558
    Info (12023): Found entity 10: ES_nios2_qsys_0_ociram_sp_ram_module File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 700
    Info (12023): Found entity 11: ES_nios2_qsys_0_nios2_ocimem File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 764
    Info (12023): Found entity 12: ES_nios2_qsys_0_nios2_avalon_reg File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 948
    Info (12023): Found entity 13: ES_nios2_qsys_0_nios2_oci_break File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 1041
    Info (12023): Found entity 14: ES_nios2_qsys_0_nios2_oci_xbrk File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 1336
    Info (12023): Found entity 15: ES_nios2_qsys_0_nios2_oci_dbrk File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 1597
    Info (12023): Found entity 16: ES_nios2_qsys_0_nios2_oci_itrace File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 1786
    Info (12023): Found entity 17: ES_nios2_qsys_0_nios2_oci_td_mode File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2170
    Info (12023): Found entity 18: ES_nios2_qsys_0_nios2_oci_dtrace File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2238
    Info (12023): Found entity 19: ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2333
    Info (12023): Found entity 20: ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2405
    Info (12023): Found entity 21: ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2448
    Info (12023): Found entity 22: ES_nios2_qsys_0_nios2_oci_fifo File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2495
    Info (12023): Found entity 23: ES_nios2_qsys_0_nios2_oci_pib File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2997
    Info (12023): Found entity 24: ES_nios2_qsys_0_nios2_oci_im File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3066
    Info (12023): Found entity 25: ES_nios2_qsys_0_nios2_performance_monitors File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3183
    Info (12023): Found entity 26: ES_nios2_qsys_0_nios2_oci File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3200
    Info (12023): Found entity 27: ES_nios2_qsys_0 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3776
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: ES_nios2_qsys_0_jtag_debug_module_sysclk File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: ES_nios2_qsys_0_jtag_debug_module_tck File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: ES_nios2_qsys_0_jtag_debug_module_wrapper File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_mult_cell.v
    Info (12023): Found entity 1: ES_nios2_qsys_0_mult_cell File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: ES_nios2_qsys_0_oci_test_bench File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: ES_nios2_qsys_0_test_bench File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file es/synthesis/submodules/es_jtag_uart_0.v
    Info (12023): Found entity 1: ES_jtag_uart_0_sim_scfifo_w File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: ES_jtag_uart_0_scfifo_w File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: ES_jtag_uart_0_sim_scfifo_r File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: ES_jtag_uart_0_scfifo_r File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: ES_jtag_uart_0 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/qp.v
    Info (12023): Found entity 1: QP File: C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/selector.v
    Info (12023): Found entity 1: selector File: C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/seg_decode.v
    Info (12023): Found entity 1: seg_decode File: C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/seg_decode.v Line: 1
Warning (12019): Can't analyze file -- file ../Verilog_files/reg16_avalon_interface.v is missing
Warning (12019): Can't analyze file -- file ../Verilog_files/reg16.v is missing
Warning (10037): Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2138): conditional expression evaluates to a constant File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2138
Warning (10037): Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2140): conditional expression evaluates to a constant File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2140
Warning (10037): Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2298): conditional expression evaluates to a constant File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2298
Warning (10037): Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(3128): conditional expression evaluates to a constant File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3128
Info (12127): Elaborating entity "QP" for the top level hierarchy
Info (12128): Elaborating entity "ES" for hierarchy "ES:ES_inst" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v Line: 14
Info (12128): Elaborating entity "ES_jtag_uart_0" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v Line: 71
Info (12128): Elaborating entity "ES_jtag_uart_0_scfifo_w" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_w:the_ES_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "ES_jtag_uart_0_scfifo_r" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|ES_jtag_uart_0_scfifo_r:the_ES_jtag_uart_0_scfifo_r" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ES:ES_inst|ES_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ES_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "ES_nios2_qsys_0" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v Line: 102
Info (12128): Elaborating entity "ES_nios2_qsys_0_test_bench" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_test_bench:the_ES_nios2_qsys_0_test_bench" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 6128
Info (12128): Elaborating entity "ES_nios2_qsys_0_ic_data_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 7153
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_data_module:ES_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_ic_tag_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 7219
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sgn1.tdf
    Info (12023): Found entity 1: altsyncram_sgn1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_sgn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sgn1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_ic_tag_module:ES_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_sgn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_bht_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 7423
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4n1.tdf
    Info (12023): Found entity 1: altsyncram_j4n1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_j4n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j4n1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_bht_module:ES_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_j4n1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_register_bank_a_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 7598
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jim1.tdf
    Info (12023): Found entity 1: altsyncram_jim1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jim1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jim1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_a_module:ES_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_jim1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_register_bank_b_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 7619
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 330
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kim1.tdf
    Info (12023): Found entity 1: altsyncram_kim1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_kim1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kim1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_register_bank_b_module:ES_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_kim1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_dc_tag_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 7938
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hmm1.tdf
    Info (12023): Found entity 1: altsyncram_hmm1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_hmm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hmm1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_tag_module:ES_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_hmm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_dc_data_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 7995
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 462
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf
    Info (12023): Found entity 1: altsyncram_40j1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_40j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_40j1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_data_module:ES_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_dc_victim_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 8125
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 530
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_dc_victim_module:ES_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_mult_cell" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 9806
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v
    Info (12023): Found entity 1: altera_mult_add_ujt2 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_ujt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_ujt2" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_ujt2.v Line: 113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v
    Info (12023): Found entity 1: altera_mult_add_0kt2 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_0kt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_0kt2" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_mult_cell:the_ES_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altera_mult_add_0kt2.v Line: 113
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 10095
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_debug" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3423
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_debug:the_ES_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 625
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_ocimem" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3443
Info (12128): Elaborating entity "ES_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 915
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 740
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tse1.tdf
    Info (12023): Found entity 1: altsyncram_tse1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_tse1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tse1" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_ocimem:the_ES_nios2_qsys_0_nios2_ocimem|ES_nios2_qsys_0_ociram_sp_ram_module:ES_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tse1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_avalon_reg" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_avalon_reg:the_ES_nios2_qsys_0_nios2_avalon_reg" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3462
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_break" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_break:the_ES_nios2_qsys_0_nios2_oci_break" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3493
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_xbrk:the_ES_nios2_qsys_0_nios2_oci_xbrk" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3516
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dbrk:the_ES_nios2_qsys_0_nios2_oci_dbrk" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3543
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_itrace" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_itrace:the_ES_nios2_qsys_0_nios2_oci_itrace" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3584
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dtrace:the_ES_nios2_qsys_0_nios2_oci_dtrace" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3599
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_dtrace:the_ES_nios2_qsys_0_nios2_oci_dtrace|ES_nios2_qsys_0_nios2_oci_td_mode:ES_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2287
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_fifo" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3618
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo|ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2622
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo|ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2631
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo|ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2640
Info (12128): Elaborating entity "ES_nios2_qsys_0_oci_test_bench" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_fifo:the_ES_nios2_qsys_0_nios2_oci_fifo|ES_nios2_qsys_0_oci_test_bench:the_ES_nios2_qsys_0_oci_test_bench" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2648
Warning (12158): Entity "ES_nios2_qsys_0_oci_test_bench" contains only dangling pins File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 2648
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_pib" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_pib:the_ES_nios2_qsys_0_nios2_oci_pib" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3628
Info (12128): Elaborating entity "ES_nios2_qsys_0_nios2_oci_im" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_nios2_oci_im:the_ES_nios2_qsys_0_nios2_oci_im" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3649
Info (12128): Elaborating entity "ES_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3754
Info (12128): Elaborating entity "ES_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_tck:the_ES_nios2_qsys_0_jtag_debug_module_tck" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "ES_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|ES_nios2_qsys_0_jtag_debug_module_sysclk:the_ES_nios2_qsys_0_jtag_debug_module_sysclk" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 219
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ES:ES_inst|ES_nios2_qsys_0:nios2_qsys_0|ES_nios2_qsys_0_nios2_oci:the_ES_nios2_qsys_0_nios2_oci|ES_nios2_qsys_0_jtag_debug_module_wrapper:the_ES_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ES_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "ES_onchip_memory2_0" for hierarchy "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v Line: 116
Info (12128): Elaborating entity "altsyncram" for hierarchy "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "ES_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jtm1.tdf
    Info (12023): Found entity 1: altsyncram_jtm1 File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jtm1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_jtm1" for hierarchy "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated|decode_8la:decode3" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jtm1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "ES:ES_inst|ES_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_jtm1:auto_generated|mux_5hb:mux2" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/altsyncram_jtm1.tdf Line: 44
Info (12128): Elaborating entity "reg32_avalon_interface" for hierarchy "ES:ES_inst|reg32_avalon_interface:reg32_avalon_interface_0" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v Line: 128
Info (12128): Elaborating entity "reg32" for hierarchy "ES:ES_inst|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32_avalon_interface.v Line: 34
Info (12128): Elaborating entity "ES_mm_interconnect_0" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v Line: 175
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 447
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 507
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 571
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 635
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 699
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 763
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 844
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 925
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1009
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1050
Info (12128): Elaborating entity "ES_mm_interconnect_0_router" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router:router" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1441
Info (12128): Elaborating entity "ES_mm_interconnect_0_router_default_decode" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router:router|ES_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "ES_mm_interconnect_0_router_001" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_001:router_001" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1457
Info (12128): Elaborating entity "ES_mm_interconnect_0_router_001_default_decode" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_001:router_001|ES_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "ES_mm_interconnect_0_router_002" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_002" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1473
Info (12128): Elaborating entity "ES_mm_interconnect_0_router_002_default_decode" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_002:router_002|ES_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "ES_mm_interconnect_0_router_004" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_004" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1505
Info (12128): Elaborating entity "ES_mm_interconnect_0_router_004_default_decode" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_router_004:router_004|ES_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1571
Info (12128): Elaborating entity "ES_mm_interconnect_0_cmd_demux" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1656
Info (12128): Elaborating entity "ES_mm_interconnect_0_cmd_demux_001" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1679
Info (12128): Elaborating entity "ES_mm_interconnect_0_cmd_mux" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1696
Info (12128): Elaborating entity "ES_mm_interconnect_0_cmd_mux_002" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1736
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ES_mm_interconnect_0_rsp_demux" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1776
Info (12128): Elaborating entity "ES_mm_interconnect_0_rsp_demux_002" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1816
Info (12128): Elaborating entity "ES_mm_interconnect_0_rsp_mux" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1874
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ES_mm_interconnect_0_rsp_mux_001" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1897
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "ES_mm_interconnect_0_avalon_st_adapter" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v Line: 1926
Info (12128): Elaborating entity "ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "ES:ES_inst|ES_mm_interconnect_0:mm_interconnect_0|ES_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "ES_irq_mapper" for hierarchy "ES:ES_inst|ES_irq_mapper:irq_mapper" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v Line: 182
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ES:ES_inst|altera_reset_controller:rst_controller" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v Line: 245
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ES:ES_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "selector" for hierarchy "selector:selector_inst" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v Line: 22
Info (12128): Elaborating entity "seg_decode" for hierarchy "selector:selector_inst|seg_decode:seg_decode_inst" File: C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/selector.v Line: 40
Warning (12020): Port "jdo" on the entity instantiation of "the_ES_nios2_qsys_0_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v Line: 3584
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.21.22:26:00 Progress: Loading sld232c2bee/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/db/ip/sld232c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/output_files/QP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3738 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 3357 logic cells
    Info (21064): Implemented 361 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 5000 megabytes
    Info: Processing ended: Sun Jan 21 22:26:20 2024
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/output_files/QP.map.smsg.


