{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1766470498822 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_hdmi_1280x720 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov5640_hdmi_1280x720\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1766470498841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766470498887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766470498887 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766470498935 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1459 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766470498935 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766470498935 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1766470498935 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] multiplication of 297 multiplication of 52 " "Can't achieve requested value multiplication of 297 for clock output clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter multiplication factor -- achieved value of multiplication of 52" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1766470498936 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] division of 40 division of 7 " "Can't achieve requested value division of 40 for clock output clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter division factor -- achieved value of division of 7" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1766470498936 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] 52 35 0 0 " "Implementing clock multiplication of 52, clock division of 35, and phase shift of 0 degrees (0 ps) for clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766470498936 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] 52 7 0 0 " "Implementing clock multiplication of 52, clock division of 7, and phase shift of 0 degrees (0 ps) for clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766470498936 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1766470498936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1766470502744 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766470504601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766470504601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766470504601 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1766470504601 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 6053 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766470504604 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1766470504604 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1766470504604 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1766470504605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1766470504606 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 " "The parameters of the PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 and the PLL clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 52 " "The value of the parameter \"M\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 52" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 7 " "The value of the parameter \"N\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 7" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 11425 " "The value of the parameter \"Min Lock Period\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 11425" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 24759 " "The value of the parameter \"Max Lock Period\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 24759" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766470505042 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0} { 0 { 0 ""} 0 1458 9224 9983 0}  }  } } { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1766470505042 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1766470505348 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3fk1 " "Entity dcfifo_3fk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766470505350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766470505350 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766470505350 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1766470505350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ov5640_hdmi_1280x720.sdc " "Synopsys Design Constraints File file not found: 'ov5640_hdmi_1280x720.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1766470505356 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766470505357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766470505358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1766470505368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1766470505368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1766470505369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 22 0 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 6025 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node ov5640_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 30 0 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_pclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 6026 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "Automatically promoted node ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[1\] " "Destination node ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[1\]" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 114 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1388 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0 " "Destination node ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 36 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 2358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 36 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1396 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 68 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 2280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 23 0 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 6024 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~6 " "Destination node sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~6" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/fifo_ctrl.v" 125 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 2572 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~8 " "Destination node sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~8" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/fifo_ctrl.v" 125 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 2576 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]~30 " "Destination node sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]~30" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/fifo_ctrl.v" 150 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 2579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766470505413 ""}  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 68 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 0 { 0 ""} 0 1480 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766470505413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1766470506945 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766470506947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766470506947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766470506949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766470506951 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1766470506953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1766470506953 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1766470506955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1766470507288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1766470507289 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1766470507289 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 0 " "PLL \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl " "Input port INCLK\[0\] of node \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1\" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } } { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 111 0 0 } } { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 22 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1766470507308 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } } { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 111 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1766470507308 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766470507322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1766470507835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766470508156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1766470508167 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1766470509277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766470509277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1766470509663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1766470510464 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1766470510464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766470511658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1766470511660 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1766470511660 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1766470511688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766470511726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766470511909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766470511940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766470512175 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766470512583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/output_files/ov5640_hdmi_1280x720.fit.smsg " "Generated suppressed messages file G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/output_files/ov5640_hdmi_1280x720.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1766470513114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6044 " "Peak virtual memory: 6044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766470514103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 14:15:14 2025 " "Processing ended: Tue Dec 23 14:15:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766470514103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766470514103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766470514103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1766470514103 ""}
