

================================================================
== Vivado HLS Report for 'decompressf'
================================================================
* Date:           Sat May 15 17:47:47 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       decompunroll
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.279|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- col1    |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + j      |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- row     |  650|  650|        26|          -|          -|    25|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 4 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([625 x i32]* %c) nounwind, !map !64"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([625 x i32]* %dc) nounwind, !map !68"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @decompressf_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%unr1d = alloca [625 x i32], align 16" [imageprosseing/imgpro.c:282]   --->   Operation 34 'alloca' 'unr1d' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:283]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ 0, %0 ], [ %j, %col1_end ]"   --->   Operation 36 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_0 = phi i32 [ 0, %0 ], [ %h, %col1_end ]"   --->   Operation 37 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln283 = icmp slt i32 %j_0, 625" [imageprosseing/imgpro.c:283]   --->   Operation 38 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln283, label %col1_begin, label %.preheader.preheader" [imageprosseing/imgpro.c:283]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln286 = or i32 %h_0, 1" [imageprosseing/imgpro.c:286]   --->   Operation 40 'or' 'or_ln286' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i32 %or_ln286 to i64" [imageprosseing/imgpro.c:286]   --->   Operation 41 'sext' 'sext_ln286' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [625 x i32]* %c, i64 0, i64 %sext_ln286" [imageprosseing/imgpro.c:286]   --->   Operation 42 'getelementptr' 'c_addr' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln289 = sext i32 %h_0 to i64" [imageprosseing/imgpro.c:289]   --->   Operation 43 'sext' 'sext_ln289' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [625 x i32]* %c, i64 0, i64 %sext_ln289" [imageprosseing/imgpro.c:289]   --->   Operation 44 'getelementptr' 'c_addr_1' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%c_load = load i32* %c_addr, align 4" [imageprosseing/imgpro.c:286]   --->   Operation 45 'load' 'c_load' <Predicate = (icmp_ln283)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [imageprosseing/imgpro.c:289]   --->   Operation 46 'load' 'c_load_1' <Predicate = (icmp_ln283)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader" [imageprosseing/imgpro.c:298]   --->   Operation 47 'br' <Predicate = (!icmp_ln283)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [imageprosseing/imgpro.c:284]   --->   Operation 48 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str7) nounwind" [imageprosseing/imgpro.c:284]   --->   Operation 49 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%c_load = load i32* %c_addr, align 4" [imageprosseing/imgpro.c:286]   --->   Operation 50 'load' 'c_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%trunc_ln289 = trunc i32 %c_load to i31" [imageprosseing/imgpro.c:289]   --->   Operation 51 'trunc' 'trunc_ln289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [imageprosseing/imgpro.c:289]   --->   Operation 52 'load' 'c_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_3 : Operation 53 [1/1] (2.47ns)   --->   "%empty = icmp sgt i32 %c_load, 0" [imageprosseing/imgpro.c:286]   --->   Operation 53 'icmp' 'empty' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%smax = select i1 %empty, i31 %trunc_ln289, i31 0" [imageprosseing/imgpro.c:286]   --->   Operation 54 'select' 'smax' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%smax_cast = zext i31 %smax to i32" [imageprosseing/imgpro.c:286]   --->   Operation 55 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.55ns) (out node of the LUT)   --->   "%j = add i32 %smax_cast, %j_0" [imageprosseing/imgpro.c:291]   --->   Operation 56 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %2" [imageprosseing/imgpro.c:286]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%j_1 = phi i32 [ %j_0, %col1_begin ], [ %add_ln291, %3 ]" [imageprosseing/imgpro.c:291]   --->   Operation 58 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%k_0 = phi i31 [ 0, %col1_begin ], [ %k, %3 ]"   --->   Operation 59 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i31 %k_0 to i32" [imageprosseing/imgpro.c:286]   --->   Operation 60 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln286 = icmp slt i32 %zext_ln286, %c_load" [imageprosseing/imgpro.c:286]   --->   Operation 61 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.52ns)   --->   "%k = add i31 %k_0, 1" [imageprosseing/imgpro.c:286]   --->   Operation 62 'add' 'k' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln286, label %3, label %col1_end" [imageprosseing/imgpro.c:286]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([2 x i8]* @p_str8) nounwind" [imageprosseing/imgpro.c:287]   --->   Operation 64 'specloopname' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln289_1 = sext i32 %j_1 to i64" [imageprosseing/imgpro.c:289]   --->   Operation 65 'sext' 'sext_ln289_1' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%unr1d_addr = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %sext_ln289_1" [imageprosseing/imgpro.c:289]   --->   Operation 66 'getelementptr' 'unr1d_addr' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "store i32 %c_load_1, i32* %unr1d_addr, align 4" [imageprosseing/imgpro.c:289]   --->   Operation 67 'store' <Predicate = (icmp_ln286)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_4 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln291 = add nsw i32 %j_1, 1" [imageprosseing/imgpro.c:291]   --->   Operation 68 'add' 'add_ln291' <Predicate = (icmp_ln286)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [imageprosseing/imgpro.c:286]   --->   Operation 69 'br' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.55ns)   --->   "%h = add nsw i32 %h_0, 2" [imageprosseing/imgpro.c:293]   --->   Operation 70 'add' 'h' <Predicate = (!icmp_ln286)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str7, i32 %tmp) nounwind" [imageprosseing/imgpro.c:294]   --->   Operation 71 'specregionend' 'empty_3' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %1" [imageprosseing/imgpro.c:294]   --->   Operation 72 'br' <Predicate = (!icmp_ln286)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.25>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%x_0 = phi i32 [ %x, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 74 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %add_ln303_49, %4 ], [ 0, %.preheader.preheader ]" [imageprosseing/imgpro.c:303]   --->   Operation 75 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i10 [ %add_ln303_50, %4 ], [ 0, %.preheader.preheader ]" [imageprosseing/imgpro.c:303]   --->   Operation 76 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln298 = icmp eq i5 %i_0, -7" [imageprosseing/imgpro.c:298]   --->   Operation 77 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 78 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [imageprosseing/imgpro.c:298]   --->   Operation 79 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln298, label %5, label %4" [imageprosseing/imgpro.c:298]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln303 = icmp eq i32 %x_0, 0" [imageprosseing/imgpro.c:303]   --->   Operation 81 'icmp' 'icmp_ln303' <Predicate = (!icmp_ln298)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln303_1 = zext i10 %phi_mul to i64" [imageprosseing/imgpro.c:303]   --->   Operation 82 'zext' 'zext_ln303_1' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%unr1d_addr_1 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_1" [imageprosseing/imgpro.c:303]   --->   Operation 83 'getelementptr' 'unr1d_addr_1' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%unr1d_load = load i32* %unr1d_addr_1, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 84 'load' 'unr1d_load' <Predicate = (!icmp_ln298)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_5 : Operation 85 [1/1] (0.99ns)   --->   "%x = xor i32 %x_0, 1" [imageprosseing/imgpro.c:305]   --->   Operation 85 'xor' 'x' <Predicate = (!icmp_ln298)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:319]   --->   Operation 86 'ret' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 6.50>
ST_6 : Operation 87 [1/2] (3.25ns)   --->   "%unr1d_load = load i32* %unr1d_addr_1, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 87 'load' 'unr1d_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_25)   --->   "%select_ln303 = select i1 %icmp_ln303, i10 0, i10 24" [imageprosseing/imgpro.c:303]   --->   Operation 88 'select' 'select_ln303' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_25 = add i10 %phi_mul1, %select_ln303" [imageprosseing/imgpro.c:303]   --->   Operation 89 'add' 'add_ln303_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln303_26 = zext i10 %add_ln303_25 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 90 'zext' 'zext_ln303_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%dc_addr = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_26" [imageprosseing/imgpro.c:303]   --->   Operation 91 'getelementptr' 'dc_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %unr1d_load, i32* %dc_addr, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_6 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln303 = add i10 %phi_mul, 1" [imageprosseing/imgpro.c:303]   --->   Operation 93 'add' 'add_ln303' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln303_2 = zext i10 %add_ln303 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 94 'zext' 'zext_ln303_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%unr1d_addr_2 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_2" [imageprosseing/imgpro.c:303]   --->   Operation 95 'getelementptr' 'unr1d_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (3.25ns)   --->   "%unr1d_load_1 = load i32* %unr1d_addr_2, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 96 'load' 'unr1d_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 97 [1/2] (3.25ns)   --->   "%unr1d_load_1 = load i32* %unr1d_addr_2, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 97 'load' 'unr1d_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_26)   --->   "%select_ln303_1 = select i1 %icmp_ln303, i10 1, i10 23" [imageprosseing/imgpro.c:303]   --->   Operation 98 'select' 'select_ln303_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_26 = add i10 %phi_mul1, %select_ln303_1" [imageprosseing/imgpro.c:303]   --->   Operation 99 'add' 'add_ln303_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln303_27 = zext i10 %add_ln303_26 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 100 'zext' 'zext_ln303_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%dc_addr_1 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_27" [imageprosseing/imgpro.c:303]   --->   Operation 101 'getelementptr' 'dc_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_1, i32* %dc_addr_1, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 102 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_7 : Operation 103 [1/1] (1.73ns)   --->   "%add_ln303_1 = add i10 %phi_mul, 2" [imageprosseing/imgpro.c:303]   --->   Operation 103 'add' 'add_ln303_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln303_3 = zext i10 %add_ln303_1 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 104 'zext' 'zext_ln303_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%unr1d_addr_3 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_3" [imageprosseing/imgpro.c:303]   --->   Operation 105 'getelementptr' 'unr1d_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%unr1d_load_2 = load i32* %unr1d_addr_3, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 106 'load' 'unr1d_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 8 <SV = 5> <Delay = 6.50>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%unr1d_load_2 = load i32* %unr1d_addr_3, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 107 'load' 'unr1d_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_27)   --->   "%select_ln303_2 = select i1 %icmp_ln303, i10 2, i10 22" [imageprosseing/imgpro.c:303]   --->   Operation 108 'select' 'select_ln303_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_27 = add i10 %phi_mul1, %select_ln303_2" [imageprosseing/imgpro.c:303]   --->   Operation 109 'add' 'add_ln303_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln303_28 = zext i10 %add_ln303_27 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 110 'zext' 'zext_ln303_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%dc_addr_2 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_28" [imageprosseing/imgpro.c:303]   --->   Operation 111 'getelementptr' 'dc_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_2, i32* %dc_addr_2, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_8 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln303_2 = add i10 %phi_mul, 3" [imageprosseing/imgpro.c:303]   --->   Operation 113 'add' 'add_ln303_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln303_4 = zext i10 %add_ln303_2 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 114 'zext' 'zext_ln303_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%unr1d_addr_4 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_4" [imageprosseing/imgpro.c:303]   --->   Operation 115 'getelementptr' 'unr1d_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [2/2] (3.25ns)   --->   "%unr1d_load_3 = load i32* %unr1d_addr_4, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 116 'load' 'unr1d_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 9 <SV = 6> <Delay = 6.50>
ST_9 : Operation 117 [1/2] (3.25ns)   --->   "%unr1d_load_3 = load i32* %unr1d_addr_4, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 117 'load' 'unr1d_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_28)   --->   "%select_ln303_3 = select i1 %icmp_ln303, i10 3, i10 21" [imageprosseing/imgpro.c:303]   --->   Operation 118 'select' 'select_ln303_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_28 = add i10 %phi_mul1, %select_ln303_3" [imageprosseing/imgpro.c:303]   --->   Operation 119 'add' 'add_ln303_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln303_29 = zext i10 %add_ln303_28 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 120 'zext' 'zext_ln303_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%dc_addr_3 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_29" [imageprosseing/imgpro.c:303]   --->   Operation 121 'getelementptr' 'dc_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_3, i32* %dc_addr_3, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_9 : Operation 123 [1/1] (1.73ns)   --->   "%add_ln303_3 = add i10 %phi_mul, 4" [imageprosseing/imgpro.c:303]   --->   Operation 123 'add' 'add_ln303_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln303_5 = zext i10 %add_ln303_3 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 124 'zext' 'zext_ln303_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%unr1d_addr_5 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_5" [imageprosseing/imgpro.c:303]   --->   Operation 125 'getelementptr' 'unr1d_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [2/2] (3.25ns)   --->   "%unr1d_load_4 = load i32* %unr1d_addr_5, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 126 'load' 'unr1d_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 10 <SV = 7> <Delay = 6.50>
ST_10 : Operation 127 [1/2] (3.25ns)   --->   "%unr1d_load_4 = load i32* %unr1d_addr_5, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 127 'load' 'unr1d_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_29)   --->   "%select_ln303_4 = select i1 %icmp_ln303, i10 4, i10 20" [imageprosseing/imgpro.c:303]   --->   Operation 128 'select' 'select_ln303_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_29 = add i10 %phi_mul1, %select_ln303_4" [imageprosseing/imgpro.c:303]   --->   Operation 129 'add' 'add_ln303_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln303_30 = zext i10 %add_ln303_29 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 130 'zext' 'zext_ln303_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%dc_addr_4 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_30" [imageprosseing/imgpro.c:303]   --->   Operation 131 'getelementptr' 'dc_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_4, i32* %dc_addr_4, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_10 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln303_4 = add i10 %phi_mul, 5" [imageprosseing/imgpro.c:303]   --->   Operation 133 'add' 'add_ln303_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln303_6 = zext i10 %add_ln303_4 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 134 'zext' 'zext_ln303_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%unr1d_addr_6 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_6" [imageprosseing/imgpro.c:303]   --->   Operation 135 'getelementptr' 'unr1d_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%unr1d_load_5 = load i32* %unr1d_addr_6, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 136 'load' 'unr1d_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 11 <SV = 8> <Delay = 6.50>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%unr1d_load_5 = load i32* %unr1d_addr_6, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 137 'load' 'unr1d_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_30)   --->   "%select_ln303_5 = select i1 %icmp_ln303, i10 5, i10 19" [imageprosseing/imgpro.c:303]   --->   Operation 138 'select' 'select_ln303_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_30 = add i10 %phi_mul1, %select_ln303_5" [imageprosseing/imgpro.c:303]   --->   Operation 139 'add' 'add_ln303_30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln303_31 = zext i10 %add_ln303_30 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 140 'zext' 'zext_ln303_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%dc_addr_5 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_31" [imageprosseing/imgpro.c:303]   --->   Operation 141 'getelementptr' 'dc_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_5, i32* %dc_addr_5, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 142 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_11 : Operation 143 [1/1] (1.73ns)   --->   "%add_ln303_5 = add i10 %phi_mul, 6" [imageprosseing/imgpro.c:303]   --->   Operation 143 'add' 'add_ln303_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln303_7 = zext i10 %add_ln303_5 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 144 'zext' 'zext_ln303_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%unr1d_addr_7 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_7" [imageprosseing/imgpro.c:303]   --->   Operation 145 'getelementptr' 'unr1d_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [2/2] (3.25ns)   --->   "%unr1d_load_6 = load i32* %unr1d_addr_7, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 146 'load' 'unr1d_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 12 <SV = 9> <Delay = 6.50>
ST_12 : Operation 147 [1/2] (3.25ns)   --->   "%unr1d_load_6 = load i32* %unr1d_addr_7, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 147 'load' 'unr1d_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_31)   --->   "%select_ln303_6 = select i1 %icmp_ln303, i10 6, i10 18" [imageprosseing/imgpro.c:303]   --->   Operation 148 'select' 'select_ln303_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_31 = add i10 %phi_mul1, %select_ln303_6" [imageprosseing/imgpro.c:303]   --->   Operation 149 'add' 'add_ln303_31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln303_32 = zext i10 %add_ln303_31 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 150 'zext' 'zext_ln303_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%dc_addr_6 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_32" [imageprosseing/imgpro.c:303]   --->   Operation 151 'getelementptr' 'dc_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_6, i32* %dc_addr_6, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 152 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_12 : Operation 153 [1/1] (1.73ns)   --->   "%add_ln303_6 = add i10 %phi_mul, 7" [imageprosseing/imgpro.c:303]   --->   Operation 153 'add' 'add_ln303_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln303_8 = zext i10 %add_ln303_6 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 154 'zext' 'zext_ln303_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%unr1d_addr_8 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_8" [imageprosseing/imgpro.c:303]   --->   Operation 155 'getelementptr' 'unr1d_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [2/2] (3.25ns)   --->   "%unr1d_load_7 = load i32* %unr1d_addr_8, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 156 'load' 'unr1d_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 13 <SV = 10> <Delay = 6.50>
ST_13 : Operation 157 [1/2] (3.25ns)   --->   "%unr1d_load_7 = load i32* %unr1d_addr_8, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 157 'load' 'unr1d_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_32)   --->   "%select_ln303_7 = select i1 %icmp_ln303, i10 7, i10 17" [imageprosseing/imgpro.c:303]   --->   Operation 158 'select' 'select_ln303_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_32 = add i10 %phi_mul1, %select_ln303_7" [imageprosseing/imgpro.c:303]   --->   Operation 159 'add' 'add_ln303_32' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln303_33 = zext i10 %add_ln303_32 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 160 'zext' 'zext_ln303_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%dc_addr_7 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_33" [imageprosseing/imgpro.c:303]   --->   Operation 161 'getelementptr' 'dc_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_7, i32* %dc_addr_7, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 162 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_13 : Operation 163 [1/1] (1.73ns)   --->   "%add_ln303_7 = add i10 %phi_mul, 8" [imageprosseing/imgpro.c:303]   --->   Operation 163 'add' 'add_ln303_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln303_9 = zext i10 %add_ln303_7 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 164 'zext' 'zext_ln303_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%unr1d_addr_9 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_9" [imageprosseing/imgpro.c:303]   --->   Operation 165 'getelementptr' 'unr1d_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [2/2] (3.25ns)   --->   "%unr1d_load_8 = load i32* %unr1d_addr_9, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 166 'load' 'unr1d_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 14 <SV = 11> <Delay = 6.50>
ST_14 : Operation 167 [1/2] (3.25ns)   --->   "%unr1d_load_8 = load i32* %unr1d_addr_9, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 167 'load' 'unr1d_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_33)   --->   "%select_ln303_8 = select i1 %icmp_ln303, i10 8, i10 16" [imageprosseing/imgpro.c:303]   --->   Operation 168 'select' 'select_ln303_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_33 = add i10 %phi_mul1, %select_ln303_8" [imageprosseing/imgpro.c:303]   --->   Operation 169 'add' 'add_ln303_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln303_34 = zext i10 %add_ln303_33 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 170 'zext' 'zext_ln303_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%dc_addr_8 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_34" [imageprosseing/imgpro.c:303]   --->   Operation 171 'getelementptr' 'dc_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_8, i32* %dc_addr_8, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 172 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_14 : Operation 173 [1/1] (1.73ns)   --->   "%add_ln303_8 = add i10 %phi_mul, 9" [imageprosseing/imgpro.c:303]   --->   Operation 173 'add' 'add_ln303_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln303_10 = zext i10 %add_ln303_8 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 174 'zext' 'zext_ln303_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%unr1d_addr_10 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_10" [imageprosseing/imgpro.c:303]   --->   Operation 175 'getelementptr' 'unr1d_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [2/2] (3.25ns)   --->   "%unr1d_load_9 = load i32* %unr1d_addr_10, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 176 'load' 'unr1d_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 15 <SV = 12> <Delay = 6.50>
ST_15 : Operation 177 [1/2] (3.25ns)   --->   "%unr1d_load_9 = load i32* %unr1d_addr_10, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 177 'load' 'unr1d_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_15 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_34)   --->   "%select_ln303_9 = select i1 %icmp_ln303, i10 9, i10 15" [imageprosseing/imgpro.c:303]   --->   Operation 178 'select' 'select_ln303_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_34 = add i10 %phi_mul1, %select_ln303_9" [imageprosseing/imgpro.c:303]   --->   Operation 179 'add' 'add_ln303_34' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln303_35 = zext i10 %add_ln303_34 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 180 'zext' 'zext_ln303_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%dc_addr_9 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_35" [imageprosseing/imgpro.c:303]   --->   Operation 181 'getelementptr' 'dc_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_9, i32* %dc_addr_9, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 182 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_15 : Operation 183 [1/1] (1.73ns)   --->   "%add_ln303_9 = add i10 %phi_mul, 10" [imageprosseing/imgpro.c:303]   --->   Operation 183 'add' 'add_ln303_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln303_11 = zext i10 %add_ln303_9 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 184 'zext' 'zext_ln303_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%unr1d_addr_11 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_11" [imageprosseing/imgpro.c:303]   --->   Operation 185 'getelementptr' 'unr1d_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [2/2] (3.25ns)   --->   "%unr1d_load_10 = load i32* %unr1d_addr_11, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 186 'load' 'unr1d_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 16 <SV = 13> <Delay = 6.50>
ST_16 : Operation 187 [1/2] (3.25ns)   --->   "%unr1d_load_10 = load i32* %unr1d_addr_11, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 187 'load' 'unr1d_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_16 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_35)   --->   "%select_ln303_10 = select i1 %icmp_ln303, i10 10, i10 14" [imageprosseing/imgpro.c:303]   --->   Operation 188 'select' 'select_ln303_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_35 = add i10 %phi_mul1, %select_ln303_10" [imageprosseing/imgpro.c:303]   --->   Operation 189 'add' 'add_ln303_35' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln303_36 = zext i10 %add_ln303_35 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 190 'zext' 'zext_ln303_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%dc_addr_10 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_36" [imageprosseing/imgpro.c:303]   --->   Operation 191 'getelementptr' 'dc_addr_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_10, i32* %dc_addr_10, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 192 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_16 : Operation 193 [1/1] (1.73ns)   --->   "%add_ln303_10 = add i10 %phi_mul, 11" [imageprosseing/imgpro.c:303]   --->   Operation 193 'add' 'add_ln303_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln303_12 = zext i10 %add_ln303_10 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 194 'zext' 'zext_ln303_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%unr1d_addr_12 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_12" [imageprosseing/imgpro.c:303]   --->   Operation 195 'getelementptr' 'unr1d_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [2/2] (3.25ns)   --->   "%unr1d_load_11 = load i32* %unr1d_addr_12, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 196 'load' 'unr1d_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 17 <SV = 14> <Delay = 6.50>
ST_17 : Operation 197 [1/2] (3.25ns)   --->   "%unr1d_load_11 = load i32* %unr1d_addr_12, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 197 'load' 'unr1d_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_17 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_36)   --->   "%select_ln303_11 = select i1 %icmp_ln303, i10 11, i10 13" [imageprosseing/imgpro.c:303]   --->   Operation 198 'select' 'select_ln303_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_36 = add i10 %phi_mul1, %select_ln303_11" [imageprosseing/imgpro.c:303]   --->   Operation 199 'add' 'add_ln303_36' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln303_37 = zext i10 %add_ln303_36 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 200 'zext' 'zext_ln303_37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%dc_addr_11 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_37" [imageprosseing/imgpro.c:303]   --->   Operation 201 'getelementptr' 'dc_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_11, i32* %dc_addr_11, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 202 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_17 : Operation 203 [1/1] (1.73ns)   --->   "%add_ln303_11 = add i10 %phi_mul, 12" [imageprosseing/imgpro.c:303]   --->   Operation 203 'add' 'add_ln303_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln303_13 = zext i10 %add_ln303_11 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 204 'zext' 'zext_ln303_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%unr1d_addr_13 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_13" [imageprosseing/imgpro.c:303]   --->   Operation 205 'getelementptr' 'unr1d_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [2/2] (3.25ns)   --->   "%unr1d_load_12 = load i32* %unr1d_addr_13, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 206 'load' 'unr1d_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 18 <SV = 15> <Delay = 6.50>
ST_18 : Operation 207 [1/1] (1.73ns)   --->   "%add_ln303_24 = add i10 %phi_mul1, 12" [imageprosseing/imgpro.c:303]   --->   Operation 207 'add' 'add_ln303_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i10 %add_ln303_24 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 208 'zext' 'zext_ln303' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%dc_addr_12 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303" [imageprosseing/imgpro.c:303]   --->   Operation 209 'getelementptr' 'dc_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/2] (3.25ns)   --->   "%unr1d_load_12 = load i32* %unr1d_addr_13, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 210 'load' 'unr1d_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_18 : Operation 211 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_12, i32* %dc_addr_12, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 211 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_18 : Operation 212 [1/1] (1.73ns)   --->   "%add_ln303_12 = add i10 %phi_mul, 13" [imageprosseing/imgpro.c:303]   --->   Operation 212 'add' 'add_ln303_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln303_14 = zext i10 %add_ln303_12 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 213 'zext' 'zext_ln303_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%unr1d_addr_14 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_14" [imageprosseing/imgpro.c:303]   --->   Operation 214 'getelementptr' 'unr1d_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [2/2] (3.25ns)   --->   "%unr1d_load_13 = load i32* %unr1d_addr_14, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 215 'load' 'unr1d_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 19 <SV = 16> <Delay = 6.50>
ST_19 : Operation 216 [1/2] (3.25ns)   --->   "%unr1d_load_13 = load i32* %unr1d_addr_14, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 216 'load' 'unr1d_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_19 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_37)   --->   "%select_ln303_12 = select i1 %icmp_ln303, i10 13, i10 11" [imageprosseing/imgpro.c:303]   --->   Operation 217 'select' 'select_ln303_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_37 = add i10 %phi_mul1, %select_ln303_12" [imageprosseing/imgpro.c:303]   --->   Operation 218 'add' 'add_ln303_37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln303_38 = zext i10 %add_ln303_37 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 219 'zext' 'zext_ln303_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%dc_addr_13 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_38" [imageprosseing/imgpro.c:303]   --->   Operation 220 'getelementptr' 'dc_addr_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_13, i32* %dc_addr_13, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_19 : Operation 222 [1/1] (1.73ns)   --->   "%add_ln303_13 = add i10 %phi_mul, 14" [imageprosseing/imgpro.c:303]   --->   Operation 222 'add' 'add_ln303_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln303_15 = zext i10 %add_ln303_13 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 223 'zext' 'zext_ln303_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%unr1d_addr_15 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_15" [imageprosseing/imgpro.c:303]   --->   Operation 224 'getelementptr' 'unr1d_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [2/2] (3.25ns)   --->   "%unr1d_load_14 = load i32* %unr1d_addr_15, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 225 'load' 'unr1d_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 20 <SV = 17> <Delay = 6.50>
ST_20 : Operation 226 [1/2] (3.25ns)   --->   "%unr1d_load_14 = load i32* %unr1d_addr_15, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 226 'load' 'unr1d_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_20 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_38)   --->   "%select_ln303_13 = select i1 %icmp_ln303, i10 14, i10 10" [imageprosseing/imgpro.c:303]   --->   Operation 227 'select' 'select_ln303_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 228 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_38 = add i10 %phi_mul1, %select_ln303_13" [imageprosseing/imgpro.c:303]   --->   Operation 228 'add' 'add_ln303_38' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln303_39 = zext i10 %add_ln303_38 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 229 'zext' 'zext_ln303_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%dc_addr_14 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_39" [imageprosseing/imgpro.c:303]   --->   Operation 230 'getelementptr' 'dc_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_14, i32* %dc_addr_14, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_20 : Operation 232 [1/1] (1.73ns)   --->   "%add_ln303_14 = add i10 %phi_mul, 15" [imageprosseing/imgpro.c:303]   --->   Operation 232 'add' 'add_ln303_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln303_16 = zext i10 %add_ln303_14 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 233 'zext' 'zext_ln303_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%unr1d_addr_16 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_16" [imageprosseing/imgpro.c:303]   --->   Operation 234 'getelementptr' 'unr1d_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [2/2] (3.25ns)   --->   "%unr1d_load_15 = load i32* %unr1d_addr_16, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 235 'load' 'unr1d_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 21 <SV = 18> <Delay = 6.50>
ST_21 : Operation 236 [1/2] (3.25ns)   --->   "%unr1d_load_15 = load i32* %unr1d_addr_16, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 236 'load' 'unr1d_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_21 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_39)   --->   "%select_ln303_14 = select i1 %icmp_ln303, i10 15, i10 9" [imageprosseing/imgpro.c:303]   --->   Operation 237 'select' 'select_ln303_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 238 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_39 = add i10 %phi_mul1, %select_ln303_14" [imageprosseing/imgpro.c:303]   --->   Operation 238 'add' 'add_ln303_39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln303_40 = zext i10 %add_ln303_39 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 239 'zext' 'zext_ln303_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%dc_addr_15 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_40" [imageprosseing/imgpro.c:303]   --->   Operation 240 'getelementptr' 'dc_addr_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_15, i32* %dc_addr_15, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 241 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_21 : Operation 242 [1/1] (1.73ns)   --->   "%add_ln303_15 = add i10 %phi_mul, 16" [imageprosseing/imgpro.c:303]   --->   Operation 242 'add' 'add_ln303_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln303_17 = zext i10 %add_ln303_15 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 243 'zext' 'zext_ln303_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%unr1d_addr_17 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_17" [imageprosseing/imgpro.c:303]   --->   Operation 244 'getelementptr' 'unr1d_addr_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [2/2] (3.25ns)   --->   "%unr1d_load_16 = load i32* %unr1d_addr_17, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 245 'load' 'unr1d_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 22 <SV = 19> <Delay = 6.50>
ST_22 : Operation 246 [1/2] (3.25ns)   --->   "%unr1d_load_16 = load i32* %unr1d_addr_17, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 246 'load' 'unr1d_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_22 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_40)   --->   "%select_ln303_15 = select i1 %icmp_ln303, i10 16, i10 8" [imageprosseing/imgpro.c:303]   --->   Operation 247 'select' 'select_ln303_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_40 = add i10 %phi_mul1, %select_ln303_15" [imageprosseing/imgpro.c:303]   --->   Operation 248 'add' 'add_ln303_40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln303_41 = zext i10 %add_ln303_40 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 249 'zext' 'zext_ln303_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%dc_addr_16 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_41" [imageprosseing/imgpro.c:303]   --->   Operation 250 'getelementptr' 'dc_addr_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_16, i32* %dc_addr_16, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 251 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_22 : Operation 252 [1/1] (1.73ns)   --->   "%add_ln303_16 = add i10 %phi_mul, 17" [imageprosseing/imgpro.c:303]   --->   Operation 252 'add' 'add_ln303_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln303_18 = zext i10 %add_ln303_16 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 253 'zext' 'zext_ln303_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%unr1d_addr_18 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_18" [imageprosseing/imgpro.c:303]   --->   Operation 254 'getelementptr' 'unr1d_addr_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [2/2] (3.25ns)   --->   "%unr1d_load_17 = load i32* %unr1d_addr_18, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 255 'load' 'unr1d_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 23 <SV = 20> <Delay = 6.50>
ST_23 : Operation 256 [1/2] (3.25ns)   --->   "%unr1d_load_17 = load i32* %unr1d_addr_18, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 256 'load' 'unr1d_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_23 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_41)   --->   "%select_ln303_16 = select i1 %icmp_ln303, i10 17, i10 7" [imageprosseing/imgpro.c:303]   --->   Operation 257 'select' 'select_ln303_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 258 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_41 = add i10 %phi_mul1, %select_ln303_16" [imageprosseing/imgpro.c:303]   --->   Operation 258 'add' 'add_ln303_41' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln303_42 = zext i10 %add_ln303_41 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 259 'zext' 'zext_ln303_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%dc_addr_17 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_42" [imageprosseing/imgpro.c:303]   --->   Operation 260 'getelementptr' 'dc_addr_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_17, i32* %dc_addr_17, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 261 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_23 : Operation 262 [1/1] (1.73ns)   --->   "%add_ln303_17 = add i10 %phi_mul, 18" [imageprosseing/imgpro.c:303]   --->   Operation 262 'add' 'add_ln303_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln303_19 = zext i10 %add_ln303_17 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 263 'zext' 'zext_ln303_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%unr1d_addr_19 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_19" [imageprosseing/imgpro.c:303]   --->   Operation 264 'getelementptr' 'unr1d_addr_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 265 [2/2] (3.25ns)   --->   "%unr1d_load_18 = load i32* %unr1d_addr_19, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 265 'load' 'unr1d_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 24 <SV = 21> <Delay = 6.50>
ST_24 : Operation 266 [1/2] (3.25ns)   --->   "%unr1d_load_18 = load i32* %unr1d_addr_19, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 266 'load' 'unr1d_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_24 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_42)   --->   "%select_ln303_17 = select i1 %icmp_ln303, i10 18, i10 6" [imageprosseing/imgpro.c:303]   --->   Operation 267 'select' 'select_ln303_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 268 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_42 = add i10 %phi_mul1, %select_ln303_17" [imageprosseing/imgpro.c:303]   --->   Operation 268 'add' 'add_ln303_42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln303_43 = zext i10 %add_ln303_42 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 269 'zext' 'zext_ln303_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%dc_addr_18 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_43" [imageprosseing/imgpro.c:303]   --->   Operation 270 'getelementptr' 'dc_addr_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_18, i32* %dc_addr_18, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 271 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_24 : Operation 272 [1/1] (1.73ns)   --->   "%add_ln303_18 = add i10 %phi_mul, 19" [imageprosseing/imgpro.c:303]   --->   Operation 272 'add' 'add_ln303_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln303_20 = zext i10 %add_ln303_18 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 273 'zext' 'zext_ln303_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%unr1d_addr_20 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_20" [imageprosseing/imgpro.c:303]   --->   Operation 274 'getelementptr' 'unr1d_addr_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [2/2] (3.25ns)   --->   "%unr1d_load_19 = load i32* %unr1d_addr_20, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 275 'load' 'unr1d_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 25 <SV = 22> <Delay = 6.50>
ST_25 : Operation 276 [1/2] (3.25ns)   --->   "%unr1d_load_19 = load i32* %unr1d_addr_20, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 276 'load' 'unr1d_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_25 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_43)   --->   "%select_ln303_18 = select i1 %icmp_ln303, i10 19, i10 5" [imageprosseing/imgpro.c:303]   --->   Operation 277 'select' 'select_ln303_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 278 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_43 = add i10 %phi_mul1, %select_ln303_18" [imageprosseing/imgpro.c:303]   --->   Operation 278 'add' 'add_ln303_43' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln303_44 = zext i10 %add_ln303_43 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 279 'zext' 'zext_ln303_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%dc_addr_19 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_44" [imageprosseing/imgpro.c:303]   --->   Operation 280 'getelementptr' 'dc_addr_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_19, i32* %dc_addr_19, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 281 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_25 : Operation 282 [1/1] (1.73ns)   --->   "%add_ln303_19 = add i10 %phi_mul, 20" [imageprosseing/imgpro.c:303]   --->   Operation 282 'add' 'add_ln303_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln303_21 = zext i10 %add_ln303_19 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 283 'zext' 'zext_ln303_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%unr1d_addr_21 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_21" [imageprosseing/imgpro.c:303]   --->   Operation 284 'getelementptr' 'unr1d_addr_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 285 [2/2] (3.25ns)   --->   "%unr1d_load_20 = load i32* %unr1d_addr_21, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 285 'load' 'unr1d_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 26 <SV = 23> <Delay = 6.50>
ST_26 : Operation 286 [1/2] (3.25ns)   --->   "%unr1d_load_20 = load i32* %unr1d_addr_21, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 286 'load' 'unr1d_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_26 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_44)   --->   "%select_ln303_19 = select i1 %icmp_ln303, i10 20, i10 4" [imageprosseing/imgpro.c:303]   --->   Operation 287 'select' 'select_ln303_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 288 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_44 = add i10 %phi_mul1, %select_ln303_19" [imageprosseing/imgpro.c:303]   --->   Operation 288 'add' 'add_ln303_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln303_45 = zext i10 %add_ln303_44 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 289 'zext' 'zext_ln303_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%dc_addr_20 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_45" [imageprosseing/imgpro.c:303]   --->   Operation 290 'getelementptr' 'dc_addr_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_20, i32* %dc_addr_20, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 291 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_26 : Operation 292 [1/1] (1.73ns)   --->   "%add_ln303_20 = add i10 %phi_mul, 21" [imageprosseing/imgpro.c:303]   --->   Operation 292 'add' 'add_ln303_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln303_22 = zext i10 %add_ln303_20 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 293 'zext' 'zext_ln303_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%unr1d_addr_22 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_22" [imageprosseing/imgpro.c:303]   --->   Operation 294 'getelementptr' 'unr1d_addr_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 295 [2/2] (3.25ns)   --->   "%unr1d_load_21 = load i32* %unr1d_addr_22, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 295 'load' 'unr1d_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 27 <SV = 24> <Delay = 6.50>
ST_27 : Operation 296 [1/2] (3.25ns)   --->   "%unr1d_load_21 = load i32* %unr1d_addr_22, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 296 'load' 'unr1d_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_27 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_45)   --->   "%select_ln303_20 = select i1 %icmp_ln303, i10 21, i10 3" [imageprosseing/imgpro.c:303]   --->   Operation 297 'select' 'select_ln303_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 298 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_45 = add i10 %phi_mul1, %select_ln303_20" [imageprosseing/imgpro.c:303]   --->   Operation 298 'add' 'add_ln303_45' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln303_46 = zext i10 %add_ln303_45 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 299 'zext' 'zext_ln303_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%dc_addr_21 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_46" [imageprosseing/imgpro.c:303]   --->   Operation 300 'getelementptr' 'dc_addr_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_21, i32* %dc_addr_21, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 301 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_27 : Operation 302 [1/1] (1.73ns)   --->   "%add_ln303_21 = add i10 %phi_mul, 22" [imageprosseing/imgpro.c:303]   --->   Operation 302 'add' 'add_ln303_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln303_23 = zext i10 %add_ln303_21 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 303 'zext' 'zext_ln303_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%unr1d_addr_23 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_23" [imageprosseing/imgpro.c:303]   --->   Operation 304 'getelementptr' 'unr1d_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [2/2] (3.25ns)   --->   "%unr1d_load_22 = load i32* %unr1d_addr_23, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 305 'load' 'unr1d_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 28 <SV = 25> <Delay = 6.50>
ST_28 : Operation 306 [1/2] (3.25ns)   --->   "%unr1d_load_22 = load i32* %unr1d_addr_23, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 306 'load' 'unr1d_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_28 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_46)   --->   "%select_ln303_21 = select i1 %icmp_ln303, i10 22, i10 2" [imageprosseing/imgpro.c:303]   --->   Operation 307 'select' 'select_ln303_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 308 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_46 = add i10 %phi_mul1, %select_ln303_21" [imageprosseing/imgpro.c:303]   --->   Operation 308 'add' 'add_ln303_46' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln303_47 = zext i10 %add_ln303_46 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 309 'zext' 'zext_ln303_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%dc_addr_22 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_47" [imageprosseing/imgpro.c:303]   --->   Operation 310 'getelementptr' 'dc_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_22, i32* %dc_addr_22, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 311 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_28 : Operation 312 [1/1] (1.73ns)   --->   "%add_ln303_22 = add i10 %phi_mul, 23" [imageprosseing/imgpro.c:303]   --->   Operation 312 'add' 'add_ln303_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln303_24 = zext i10 %add_ln303_22 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 313 'zext' 'zext_ln303_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%unr1d_addr_24 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_24" [imageprosseing/imgpro.c:303]   --->   Operation 314 'getelementptr' 'unr1d_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 315 [2/2] (3.25ns)   --->   "%unr1d_load_23 = load i32* %unr1d_addr_24, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 315 'load' 'unr1d_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 29 <SV = 26> <Delay = 6.50>
ST_29 : Operation 316 [1/1] (1.73ns)   --->   "%add_ln303_49 = add i10 %phi_mul, 25" [imageprosseing/imgpro.c:303]   --->   Operation 316 'add' 'add_ln303_49' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [1/1] (1.73ns)   --->   "%add_ln303_50 = add i10 %phi_mul1, 25" [imageprosseing/imgpro.c:303]   --->   Operation 317 'add' 'add_ln303_50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 318 [1/2] (3.25ns)   --->   "%unr1d_load_23 = load i32* %unr1d_addr_24, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 318 'load' 'unr1d_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_29 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_47)   --->   "%select_ln303_22 = select i1 %icmp_ln303, i10 23, i10 1" [imageprosseing/imgpro.c:303]   --->   Operation 319 'select' 'select_ln303_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 320 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_47 = add i10 %phi_mul1, %select_ln303_22" [imageprosseing/imgpro.c:303]   --->   Operation 320 'add' 'add_ln303_47' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln303_48 = zext i10 %add_ln303_47 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 321 'zext' 'zext_ln303_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%dc_addr_23 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_48" [imageprosseing/imgpro.c:303]   --->   Operation 322 'getelementptr' 'dc_addr_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 323 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_23, i32* %dc_addr_23, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 323 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_29 : Operation 324 [1/1] (1.73ns)   --->   "%add_ln303_23 = add i10 %phi_mul, 24" [imageprosseing/imgpro.c:303]   --->   Operation 324 'add' 'add_ln303_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln303_25 = zext i10 %add_ln303_23 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 325 'zext' 'zext_ln303_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%unr1d_addr_25 = getelementptr inbounds [625 x i32]* %unr1d, i64 0, i64 %zext_ln303_25" [imageprosseing/imgpro.c:303]   --->   Operation 326 'getelementptr' 'unr1d_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 327 [2/2] (3.25ns)   --->   "%unr1d_load_24 = load i32* %unr1d_addr_25, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 327 'load' 'unr1d_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_29 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln303_48)   --->   "%select_ln303_23 = select i1 %icmp_ln303, i10 24, i10 0" [imageprosseing/imgpro.c:303]   --->   Operation 328 'select' 'select_ln303_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 329 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln303_48 = add i10 %phi_mul1, %select_ln303_23" [imageprosseing/imgpro.c:303]   --->   Operation 329 'add' 'add_ln303_48' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 6.50>
ST_30 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:299]   --->   Operation 330 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 331 [1/2] (3.25ns)   --->   "%unr1d_load_24 = load i32* %unr1d_addr_25, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 331 'load' 'unr1d_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_30 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln303_49 = zext i10 %add_ln303_48 to i64" [imageprosseing/imgpro.c:303]   --->   Operation 332 'zext' 'zext_ln303_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "%dc_addr_24 = getelementptr [625 x i32]* %dc, i64 0, i64 %zext_ln303_49" [imageprosseing/imgpro.c:303]   --->   Operation 333 'getelementptr' 'dc_addr_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 334 [1/1] (3.25ns)   --->   "store i32 %unr1d_load_24, i32* %dc_addr_24, align 4" [imageprosseing/imgpro.c:303]   --->   Operation 334 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_30 : Operation 335 [1/1] (0.00ns)   --->   "br label %.preheader" [imageprosseing/imgpro.c:298]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', imageprosseing/imgpro.c:291) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', imageprosseing/imgpro.c:293) [10]  (0 ns)
	'or' operation ('or_ln286', imageprosseing/imgpro.c:286) [16]  (0 ns)
	'getelementptr' operation ('c_addr', imageprosseing/imgpro.c:286) [18]  (0 ns)
	'load' operation ('c_load', imageprosseing/imgpro.c:286) on array 'c' [21]  (3.25 ns)

 <State 3>: 8.28ns
The critical path consists of the following:
	'load' operation ('c_load', imageprosseing/imgpro.c:286) on array 'c' [21]  (3.25 ns)
	'icmp' operation ('empty', imageprosseing/imgpro.c:286) [24]  (2.47 ns)
	'select' operation ('smax', imageprosseing/imgpro.c:286) [25]  (0 ns)
	'add' operation ('j', imageprosseing/imgpro.c:291) [27]  (2.55 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_1', imageprosseing/imgpro.c:291) with incoming values : ('j', imageprosseing/imgpro.c:291) ('add_ln291', imageprosseing/imgpro.c:291) [30]  (0 ns)
	'getelementptr' operation ('unr1d_addr', imageprosseing/imgpro.c:289) [39]  (0 ns)
	'store' operation ('store_ln289', imageprosseing/imgpro.c:289) of variable 'c_load_1', imageprosseing/imgpro.c:289 on array 'unr1d', imageprosseing/imgpro.c:282 [40]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul', imageprosseing/imgpro.c:303) with incoming values : ('add_ln303_49', imageprosseing/imgpro.c:303) [52]  (0 ns)
	'getelementptr' operation ('unr1d_addr_1', imageprosseing/imgpro.c:303) [67]  (0 ns)
	'load' operation ('unr1d_load', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [68]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [68]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load', imageprosseing/imgpro.c:303 on array 'dc' [73]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_1', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [77]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_1', imageprosseing/imgpro.c:303 on array 'dc' [82]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_2', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [86]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_2', imageprosseing/imgpro.c:303 on array 'dc' [91]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_3', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [95]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_3', imageprosseing/imgpro.c:303 on array 'dc' [100]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_4', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [104]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_4', imageprosseing/imgpro.c:303 on array 'dc' [109]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_5', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [113]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_5', imageprosseing/imgpro.c:303 on array 'dc' [118]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_6', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [122]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_6', imageprosseing/imgpro.c:303 on array 'dc' [127]  (3.25 ns)

 <State 13>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_7', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [131]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_7', imageprosseing/imgpro.c:303 on array 'dc' [136]  (3.25 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_8', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [140]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_8', imageprosseing/imgpro.c:303 on array 'dc' [145]  (3.25 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_9', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [149]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_9', imageprosseing/imgpro.c:303 on array 'dc' [154]  (3.25 ns)

 <State 16>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_10', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [158]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_10', imageprosseing/imgpro.c:303 on array 'dc' [163]  (3.25 ns)

 <State 17>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_11', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [167]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_11', imageprosseing/imgpro.c:303 on array 'dc' [172]  (3.25 ns)

 <State 18>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_12', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [176]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_12', imageprosseing/imgpro.c:303 on array 'dc' [177]  (3.25 ns)

 <State 19>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_13', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [181]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_13', imageprosseing/imgpro.c:303 on array 'dc' [186]  (3.25 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_14', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [190]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_14', imageprosseing/imgpro.c:303 on array 'dc' [195]  (3.25 ns)

 <State 21>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_15', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [199]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_15', imageprosseing/imgpro.c:303 on array 'dc' [204]  (3.25 ns)

 <State 22>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_16', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [208]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_16', imageprosseing/imgpro.c:303 on array 'dc' [213]  (3.25 ns)

 <State 23>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_17', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [217]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_17', imageprosseing/imgpro.c:303 on array 'dc' [222]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_18', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [226]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_18', imageprosseing/imgpro.c:303 on array 'dc' [231]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_19', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [235]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_19', imageprosseing/imgpro.c:303 on array 'dc' [240]  (3.25 ns)

 <State 26>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_20', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [244]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_20', imageprosseing/imgpro.c:303 on array 'dc' [249]  (3.25 ns)

 <State 27>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_21', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [253]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_21', imageprosseing/imgpro.c:303 on array 'dc' [258]  (3.25 ns)

 <State 28>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_22', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [262]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_22', imageprosseing/imgpro.c:303 on array 'dc' [267]  (3.25 ns)

 <State 29>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_23', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [271]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_23', imageprosseing/imgpro.c:303 on array 'dc' [276]  (3.25 ns)

 <State 30>: 6.51ns
The critical path consists of the following:
	'load' operation ('unr1d_load_24', imageprosseing/imgpro.c:303) on array 'unr1d', imageprosseing/imgpro.c:282 [280]  (3.25 ns)
	'store' operation ('store_ln303', imageprosseing/imgpro.c:303) of variable 'unr1d_load_24', imageprosseing/imgpro.c:303 on array 'dc' [285]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
