derive_pll_clocks
derive_clock_uncertainty
create_clock -period 25MHz [get_ports in_CLK]
