report_timing -delay_type min -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Tue Mar 17 18:54:14 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  mem_resp_i[54] (in)                      0.00      0.00       0.10 f
  mem_resp_i[54] (net)           4                   0.00       0.10 f
  U3127/Q (OA221X1)                        0.08      0.12 *     0.22 f
  mem_resp_yumi_o (net)          1                   0.00       0.22 f
  mem_resp_yumi_o (out)                    0.08      0.00 *     0.22 f
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  output external delay                             -0.10       0.90
  data required time                                            0.90
  ------------------------------------------------------------------------------------------
  data required time                                            0.90
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.68


  Startpoint: io_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  io_resp_i[54] (in)                       0.00      0.00       0.10 f
  io_resp_i[54] (net)            2                   0.00       0.10 f
  U2020/QN (NAND2X0)                       0.14      0.07 *     0.17 r
  n50 (net)                      2                   0.00       0.17 r
  U2021/ZN (INVX0)                         0.09      0.07 *     0.23 f
  n241 (net)                     2                   0.00       0.23 f
  U3128/Q (AO22X1)                         0.04      0.09 *     0.33 f
  io_resp_yumi_o (net)           1                   0.00       0.33 f
  io_resp_yumi_o (out)                     0.04      0.00 *     0.33 f
  data arrival time                                             0.33

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  output external delay                             -0.10       0.90
  data required time                                            0.90
  ------------------------------------------------------------------------------------------
  data required time                                            0.90
  data arrival time                                            -0.33
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.57


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_cmd_ready_i (in)                                     0.00      0.00       0.10 r
  io_cmd_ready_i (net)                          1                   0.00       0.10 r
  U3121/Q (AND3X1)                                        0.10      0.10 *     0.20 r
  arb_ready_li (net)                            2                   0.00       0.20 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.20 r
  mem_arbiter/ready_i (net)                                         0.00       0.20 r
  mem_arbiter/U2/Q (AND2X1)                               0.04      0.07 *     0.27 r
  mem_arbiter/grants_o[0] (net)                 2                   0.00       0.27 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.27 r
  fifo_yumi_li[0] (net)                                             0.00       0.27 r
  U1993/QN (NOR2X0)                                       0.08      0.06 *     0.33 f
  n237 (net)                                    2                   0.00       0.33 f
  U3123/QN (NOR2X0)                                       0.11      0.06 *     0.39 r
  mem_cmd_v_o (net)                             1                   0.00       0.39 r
  mem_cmd_v_o (out)                                       0.11      0.00 *     0.39 r
  data arrival time                                                            0.39

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.51


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_cmd_ready_i (in)                                     0.00      0.00       0.10 r
  io_cmd_ready_i (net)                          1                   0.00       0.10 r
  U3121/Q (AND3X1)                                        0.10      0.10 *     0.20 r
  arb_ready_li (net)                            2                   0.00       0.20 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.20 r
  mem_arbiter/ready_i (net)                                         0.00       0.20 r
  mem_arbiter/U2/Q (AND2X1)                               0.04      0.07 *     0.27 r
  mem_arbiter/grants_o[0] (net)                 2                   0.00       0.27 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.27 r
  fifo_yumi_li[0] (net)                                             0.00       0.27 r
  U1993/QN (NOR2X0)                                       0.08      0.06 *     0.33 f
  n237 (net)                                    2                   0.00       0.33 f
  U1994/ZN (INVX0)                                        0.05      0.03 *     0.36 r
  n40 (net)                                     1                   0.00       0.36 r
  U1995/QN (NAND2X0)                                      0.15      0.09 *     0.44 f
  n236 (net)                                    2                   0.00       0.44 f
  U3122/QN (NOR2X0)                                       0.07      0.04 *     0.48 r
  io_cmd_v_o (net)                              1                   0.00       0.48 r
  io_cmd_v_o (out)                                        0.07      0.00 *     0.48 r
  data arrival time                                                            0.48

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.48
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.42


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/tag_mem/data_i[244] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.30 f
  core/fe/mem/icache/tag_mem/data_i[244] (net)                      0.00       0.30 f
  core/fe/mem/icache/tag_mem/U109/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n88 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[244] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[218] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[218] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U149/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n131 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[218] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[219] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[219] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U93/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n72 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/tag_mem/data_i[213] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.30 f
  core/fe/mem/icache/tag_mem/data_i[213] (net)                      0.00       0.30 f
  core/fe/mem/icache/tag_mem/U110/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n89 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[213] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[220] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[220] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U153/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n135 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[220] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[187] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[187] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U150/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n132 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[227] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[227] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U41/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n20 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[227] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[188] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[188] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U94/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n73 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[16] (net)                          2                   0.00       0.10 f
  U3303/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[16] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 f
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[1] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.22 f
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[217] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[217] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U97/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n76 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[217] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/tag_mem/data_i[182] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.30 f
  core/fe/mem/icache/tag_mem/data_i[182] (net)                      0.00       0.30 f
  core/fe/mem/icache/tag_mem/U111/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n90 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[182] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[32] (net)                          2                   0.00       0.10 f
  U3322/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[32] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.16 f
  uce_0__uce/U746/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[17] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[233] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[233] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U105/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n84 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[233] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[23] (net)                          2                   0.00       0.10 f
  U3311/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[23] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.16 f
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[8] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[224] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[224] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U101/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n80 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[224] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[24] (net)                          2                   0.00       0.10 f
  U3312/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[24] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.16 f
  uce_0__uce/U738/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[9] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[225] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[225] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U61/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n40 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[225] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[189] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[189] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U154/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n136 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[189] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[156] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U151/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n133 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[28] (net)                          2                   0.00       0.10 f
  U3318/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[28] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.16 f
  uce_0__uce/U742/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[13] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[229] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[229] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U65/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n44 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[229] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[196] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[196] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U42/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n21 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[196] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[157] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U95/Z (NBUFFX2)              0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n74 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[16] (net)                          2                   0.00       0.10 f
  U3303/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[16] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 f
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[1] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.22 f
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[186] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[186] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U98/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n77 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[32] (net)                          2                   0.00       0.10 f
  U3322/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[32] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.16 f
  uce_0__uce/U746/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[17] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[202] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[202] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U106/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n85 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[202] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[23] (net)                          2                   0.00       0.10 f
  U3311/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[23] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.16 f
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[8] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[193] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[193] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U102/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n81 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[193] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/tag_mem/data_i[151] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.30 f
  core/fe/mem/icache/tag_mem/data_i[151] (net)                      0.00       0.30 f
  core/fe/mem/icache/tag_mem/U112/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n91 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[151] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[24] (net)                          2                   0.00       0.10 f
  U3312/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[24] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.16 f
  uce_0__uce/U738/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[9] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[194] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[194] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U62/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n41 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[194] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[29] (net)                          2                   0.00       0.10 f
  U3319/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[29] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.17 f
  uce_0__uce/U743/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[14] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[230] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[230] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U37/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n16 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[230] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[158] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[158] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U155/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n137 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[158] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[39] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[39] (net)                          2                   0.00       0.10 f
  U3330/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[39] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (net)                                   0.00       0.16 f
  uce_0__uce/U753/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[24] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[26] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1019/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[240] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[240] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U85/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n64 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[240] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[27] (net)                          2                   0.00       0.10 f
  U3316/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[27] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.17 f
  uce_0__uce/U741/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[12] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[228] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[228] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U157/Z (NBUFFX2)             0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n139 (net)         1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[228] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[28] (net)                          2                   0.00       0.10 f
  U3318/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[28] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.16 f
  uce_0__uce/U742/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[13] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[198] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[198] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U66/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n45 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[198] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[125] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U152/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n134 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[41] (net)                          2                   0.00       0.10 f
  U3332/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[41] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.16 f
  uce_0__uce/U755/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[26] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[25] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[242] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[242] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U57/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n36 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[242] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[91] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[131] (net)                                                0.00       0.16 r
  U1925/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[91] (net)                            4                   0.00       0.25 r
  io_cmd_o[91] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[69] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[109] (net)                                                0.00       0.17 r
  U1881/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[69] (net)                            4                   0.00       0.25 r
  io_cmd_o[69] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[68] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[108] (net)                                                0.00       0.17 r
  U1879/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[68] (net)                            4                   0.00       0.25 r
  io_cmd_o[68] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[66] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[106] (net)                                                0.00       0.17 r
  U1875/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[66] (net)                            4                   0.00       0.25 r
  io_cmd_o[66] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[89] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[129] (net)                                                0.00       0.17 r
  U1921/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[89] (net)                            4                   0.00       0.25 r
  io_cmd_o[89] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[79] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[119] (net)                                                0.00       0.17 r
  U1901/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[79] (net)                            4                   0.00       0.25 r
  io_cmd_o[79] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)           0.04      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[90] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[130] (net)                                                0.00       0.17 r
  U1923/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[90] (net)                            4                   0.00       0.25 r
  io_cmd_o[90] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[78] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[118] (net)                                                0.00       0.17 r
  U1899/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[78] (net)                            4                   0.00       0.25 r
  io_cmd_o[78] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[84] (net)                                 0.00       0.16 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)           0.00       0.16 r
  fifo_lo[124] (net)                                                0.00       0.16 r
  U1911/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[84] (net)                            4                   0.00       0.25 r
  io_cmd_o[84] (out)                                      0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[67] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[107] (net)                                                0.00       0.17 r
  U1877/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[67] (net)                            4                   0.00       0.25 r
  io_cmd_o[67] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[77] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[117] (net)                                                0.00       0.17 r
  U1897/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[77] (net)                            4                   0.00       0.25 r
  io_cmd_o[77] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)           0.04      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[85] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[125] (net)                                                0.00       0.17 r
  U1913/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[85] (net)                            4                   0.00       0.25 r
  io_cmd_o[85] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[71] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[111] (net)                                                0.00       0.17 r
  U1885/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[71] (net)                            4                   0.00       0.25 r
  io_cmd_o[71] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[83] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[123] (net)                                                0.00       0.17 r
  U1909/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[83] (net)                            4                   0.00       0.25 r
  io_cmd_o[83] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)           0.06      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[93] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[133] (net)                                                0.00       0.17 r
  U1929/Q (AND2X1)                                        0.06      0.07 *     0.25 r
  io_cmd_o[93] (net)                            4                   0.00       0.25 r
  io_cmd_o[93] (out)                                      0.06      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[62] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[102] (net)                                                0.00       0.17 r
  U1867/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[62] (net)                            4                   0.00       0.25 r
  io_cmd_o[62] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[73] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[113] (net)                                                0.00       0.17 r
  U1889/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[73] (net)                            4                   0.00       0.25 r
  io_cmd_o[73] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[119] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[159] (net)                                                0.00       0.16 r
  U1981/Q (AND2X1)                                        0.08      0.09 *     0.25 r
  io_cmd_o[119] (net)                           4                   0.00       0.25 r
  io_cmd_o[119] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)           0.04      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[88] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[128] (net)                                                0.00       0.17 r
  U1919/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[88] (net)                            4                   0.00       0.25 r
  io_cmd_o[88] (out)                                      0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[74] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[114] (net)                                                0.00       0.17 r
  U1891/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[74] (net)                            4                   0.00       0.25 r
  io_cmd_o[74] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[64] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[104] (net)                                                0.00       0.17 r
  U1871/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[64] (net)                            4                   0.00       0.25 r
  io_cmd_o[64] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[75] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[115] (net)                                                0.00       0.17 r
  U1893/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[75] (net)                            4                   0.00       0.25 r
  io_cmd_o[75] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[82] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[122] (net)                                                0.00       0.17 r
  U1907/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[82] (net)                            4                   0.00       0.25 r
  io_cmd_o[82] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[63] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[103] (net)                                                0.00       0.17 r
  U1869/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[63] (net)                            4                   0.00       0.25 r
  io_cmd_o[63] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[87] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[127] (net)                                                0.00       0.17 r
  U1917/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[87] (net)                            4                   0.00       0.25 r
  io_cmd_o[87] (out)                                      0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[121] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[161] (net)                                                0.00       0.16 r
  U1985/Q (AND2X1)                                        0.08      0.08 *     0.25 r
  io_cmd_o[121] (net)                           4                   0.00       0.25 r
  io_cmd_o[121] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[118] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[158] (net)                                                0.00       0.16 r
  U1979/Q (AND2X1)                                        0.08      0.09 *     0.25 r
  io_cmd_o[118] (net)                           4                   0.00       0.25 r
  io_cmd_o[118] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[76] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[116] (net)                                                0.00       0.17 r
  U1895/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[76] (net)                            4                   0.00       0.25 r
  io_cmd_o[76] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2                   0.00       0.17 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.17 r
  fifo_1__mem_fifo/data_o[70] (net)                                 0.00       0.17 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)           0.00       0.17 r
  fifo_lo[110] (net)                                                0.00       0.17 r
  U1883/Q (AND2X1)                                        0.07      0.08 *     0.25 r
  io_cmd_o[70] (net)                            4                   0.00       0.25 r
  io_cmd_o[70] (out)                                      0.07      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)        0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)          0.04      0.16       0.16 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2                   0.00       0.16 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.16 r
  fifo_1__mem_fifo/data_o[120] (net)                                0.00       0.16 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)          0.00       0.16 r
  fifo_lo[160] (net)                                                0.00       0.16 r
  U1983/Q (AND2X1)                                        0.08      0.09 *     0.25 r
  io_cmd_o[120] (net)                           4                   0.00       0.25 r
  io_cmd_o[120] (out)                                     0.08      0.00 *     0.25 r
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.65


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_390_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[307] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[307] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__14_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[390] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[390] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_390_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_390_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_262_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_345_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[262] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[262] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__1_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[345] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[345] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_345_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_345_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[17] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[17] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[17] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[22] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[22] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_22_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_22_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_373_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__22_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_374_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[291] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[291] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__23_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[374] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[374] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_374_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_374_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_350_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[267] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[267] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__6_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[350] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[350] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_350_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_350_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[12] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__10_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_274_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_357_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[274] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[274] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__6_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[357] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[357] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_357_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_357_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_389_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[306] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[306] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__13_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[389] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[389] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_389_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_389_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_382_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[299] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[299] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__6_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[382] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[382] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_382_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_382_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_363_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[280] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[280] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__12_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[363] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[363] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_363_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_363_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_264_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_347_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[264] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[264] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__3_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[347] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[347] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_347_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_347_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_406_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[323] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[323] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__30_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[406] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[406] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_406_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_406_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_370_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[287] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[287] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__19_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[370] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[370] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_370_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_370_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_278_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_361_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[278] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[278] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__10_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[361] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[361] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_361_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_361_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82




