Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 20 18:59:09 2021
| Host         : 969E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file getall_timing_summary_routed.rpt -pb getall_timing_summary_routed.pb -rpx getall_timing_summary_routed.rpx -warn_on_violation
| Design       : getall
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.442        0.000                      0                   21        0.336        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.442        0.000                      0                   21        0.336        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.657ns (64.595%)  route 0.908ns (35.405%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  a0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    a0/cnt_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  a0/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.659    a0/cnt_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.882 r  a0/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.882    a0/cnt_reg[20]_i_1_n_7
    SLICE_X0Y86          FDRE                                         r  a0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    a0/clk
    SLICE_X0Y86          FDRE                                         r  a0/cnt_reg[20]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    15.324    a0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.654ns (64.553%)  route 0.908ns (35.447%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  a0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    a0/cnt_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.879 r  a0/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.879    a0/cnt_reg[16]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    a0/clk
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    a0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.633ns (64.260%)  route 0.908ns (35.740%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  a0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    a0/cnt_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.858 r  a0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.858    a0/cnt_reg[16]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    a0/clk
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    a0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.559ns (63.188%)  route 0.908ns (36.812%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  a0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    a0/cnt_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.784 r  a0/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.784    a0/cnt_reg[16]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    a0/clk
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[18]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    a0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 1.543ns (62.948%)  route 0.908ns (37.052%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  a0/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    a0/cnt_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.768 r  a0/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.768    a0/cnt_reg[16]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    a0/clk
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    a0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.556    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.540ns (62.903%)  route 0.908ns (37.097%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  a0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.765    a0/cnt_reg[12]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    a0/clk
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[13]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    a0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.519ns (62.582%)  route 0.908ns (37.418%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.744 r  a0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.744    a0/cnt_reg[12]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    a0/clk
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[15]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    a0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.445ns (61.405%)  route 0.908ns (38.595%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.670 r  a0/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.670    a0/cnt_reg[12]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    a0/clk
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[14]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    a0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.429ns (61.141%)  route 0.908ns (38.859%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  a0/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    a0/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.654 r  a0/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.654    a0/cnt_reg[12]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    a0/clk
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[12]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    a0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.426ns (61.091%)  route 0.908ns (38.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.714     5.317    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.908     6.681    a0/cnt_reg[2]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.203 r  a0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    a0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  a0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    a0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.651 r  a0/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.651    a0/cnt_reg[8]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  a0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    a0/clk
    SLICE_X0Y83          FDRE                                         r  a0/cnt_reg[9]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    a0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  a0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.185     1.842    a0/cnt_reg[0]
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  a0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.887    a0/cnt[0]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  a0/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    a0/cnt_reg[0]_i_1_n_7
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    a0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 a0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.165%)  route 0.194ns (43.835%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    a0/clk
    SLICE_X0Y83          FDRE                                         r  a0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  a0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.194     1.854    a0/cnt_reg[11]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.962 r  a0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    a0/cnt_reg[8]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  a0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    a0/clk
    SLICE_X0Y83          FDRE                                         r  a0/cnt_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    a0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 a0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    a0/clk
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  a0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.188     1.848    a0/cnt_reg[16]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.963 r  a0/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    a0/cnt_reg[16]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    a0/clk
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    a0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 a0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  a0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.195     1.852    a0/cnt_reg[3]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.960 r  a0/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    a0/cnt_reg[0]_i_1_n_4
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    a0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 a0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    a0/clk
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  a0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.189     1.849    a0/cnt_reg[12]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.964 r  a0/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    a0/cnt_reg[12]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    a0/clk
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[12]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    a0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 a0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    a0/clk
    SLICE_X0Y86          FDRE                                         r  a0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  a0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.189     1.849    a0/cnt_reg[20]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.964 r  a0/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    a0/cnt_reg[20]_i_1_n_7
    SLICE_X0Y86          FDRE                                         r  a0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    a0/clk
    SLICE_X0Y86          FDRE                                         r  a0/cnt_reg[20]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    a0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.516    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  a0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.185     1.842    a0/cnt_reg[0]
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  a0/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.887    a0/cnt[0]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.993 r  a0/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.993    a0/cnt_reg[0]_i_1_n_6
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    a0/clk
    SLICE_X0Y81          FDRE                                         r  a0/cnt_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    a0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 a0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.891%)  route 0.188ns (39.109%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    a0/clk
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  a0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.188     1.848    a0/cnt_reg[16]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.999 r  a0/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    a0/cnt_reg[16]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    a0/clk
    SLICE_X0Y85          FDRE                                         r  a0/cnt_reg[17]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    a0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 a0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    a0/clk
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  a0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.189     1.849    a0/cnt_reg[12]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.000 r  a0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.000    a0/cnt_reg[12]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    a0/clk
    SLICE_X0Y84          FDRE                                         r  a0/cnt_reg[13]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    a0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 a0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.256ns (50.161%)  route 0.254ns (49.839%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    a0/clk
    SLICE_X0Y83          FDRE                                         r  a0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  a0/cnt_reg[8]/Q
                         net (fo=2, routed)           0.254     1.914    a0/cnt_reg[8]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.029 r  a0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.029    a0/cnt_reg[8]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  a0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.870     2.035    a0/clk
    SLICE_X0Y83          FDRE                                         r  a0/cnt_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    a0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.405    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     a0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     a0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     a0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     a0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     a0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     a0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     a0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     a0/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     a0/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     a0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a0/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a0/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     a0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     a0/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     a0/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     a0/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     a0/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     a0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     a0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a0/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     a0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     a0/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     a0/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     a0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     a0/cnt_reg[0]/C



