 LW  	 R1, 128(R0)cycle: 1
Registers
r00:	0	4	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	 ADDI	 R1, R1, #-8cycle: 2
Registers
r00:	0	-4	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	 SW  	 R1, 128(R0)cycle: 3
Registers
r00:	0	-4	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	-4	16	 BLTZ	 R1, #8cycle: 4
Registers
r00:	0	-4	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	-4	16	 BREAKcycle: 5
Registers
r00:	0	-4	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	-4	16	