

================================================================
== Vivado HLS Report for 'noisy'
================================================================
* Date:           Tue Apr 23 23:55:54 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        noise
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|   32|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         1|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      20|      82|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      5|     688|    1265|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     131|
|Register         |        -|      -|     186|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      5|     894|    1478|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |noisy_fadd_32ns_3bkb_U1  |noisy_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |noisy_fmul_32ns_3cud_U2  |noisy_fmul_32ns_3cud  |        0|      3|  143|  321|
    |noisy_uitofp_32nsdEe_U3  |noisy_uitofp_32nsdEe  |        0|      0|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  688| 1265|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_89_p2            |     +    |      0|  20|  10|           5|           1|
    |out_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |exitcond_fu_83_p2       |   icmp   |      0|   0|   3|           5|           6|
    |out_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |storemerge_fu_115_p3    |  select  |      0|   0|  32|           1|          32|
    |tmp_7_fu_109_p2         |    xor   |      0|   0|  32|          32|          17|
    +------------------------+----------+-------+----+----+------------+------------+
    |Total                   |          |      0|  20|  82|          47|          59|
    +------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  89|         18|    1|         18|
    |i_reg_53           |   9|          2|    5|         10|
    |out_V_1_data_out   |   9|          2|   32|         64|
    |out_V_1_state      |  15|          3|    2|          6|
    |out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 131|         27|   41|        100|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  17|   0|   17|          0|
    |i_reg_53           |   5|   0|    5|          0|
    |out_V_1_payload_A  |  32|   0|   32|          0|
    |out_V_1_payload_B  |  32|   0|   32|          0|
    |out_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_1_state      |   2|   0|    2|          0|
    |state              |  32|   0|   32|          0|
    |tmp_1_reg_147      |  32|   0|   32|          0|
    |tmp_reg_142        |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 186|   0|  186|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |     noisy    | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |     noisy    | return value |
|out_V_TDATA   | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID  | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY  |  in |    1|     axis     |     out_V    |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

