exynos_mipi_dsi_enable_lane	,	F_62
"count = 3 payload = %x, %x %x %x\n"	,	L_3
DSIM_LANE_CLOCK	,	V_102
"command write timeout.\n"	,	L_8
exynos_mipi_dsi_set_main_disp_vporch	,	F_54
exynos_mipi_dsi_is_lane_state	,	F_63
msleep	,	F_11
exynos_mipi_dsi_init_interrupt	,	F_47
MIPI_DSI_H_SYNC_START	,	V_36
exynos_mipi_dsi_wr_data	,	F_9
dfvco	,	V_76
exynos_mipi_dsi_set_display_mode	,	F_53
"DSI Master is already init.\n"	,	L_43
dev	,	V_9
DFVCO_MIN_HZ	,	V_83
hs_clk	,	V_91
exynos_mipi_dsi_display_config	,	F_58
state	,	V_20
rxsize	,	V_56
MHZ	,	V_82
MIPI_DSI_SET_MAXIMUM_RETURN_PACKET_SIZE	,	V_29
ARRAY_SIZE	,	F_31
exynos_mipi_dsi_enable_esc_clk_on_lane	,	F_42
exynos_mipi_dsi_set_lpdr_timeout	,	F_66
"this project is not support\n"	,	L_26
DSIM_LANE_DATA3	,	V_113
wait_for_completion_interruptible_timeout	,	F_16
DSIM_LANE_DATA2	,	V_111
DSIM_STATE_STOP	,	V_140
DSIM_LANE_DATA1	,	V_109
DSIM_VIDEO	,	V_127
lower_margin	,	V_130
"fvco range should be 500MHz ~ 1000MHz\n"	,	L_21
"escape_clk = %lu, byte_clk = %lu, esc_div = %d\n"	,	L_30
MIPI_DSI_SHUTDOWN_PERIPHERAL	,	V_32
size	,	V_43
exynos_mipi_dsi_set_interrupt	,	F_48
dsim_rd_comp	,	V_8
pr_err	,	F_23
INIT_COMPLETION	,	F_15
MIPI_RX_FIFO_READ_DONE	,	V_68
exynos_mipi_dsi_sw_reset_release	,	F_77
exynos_mipi_dsi_set_bta_timeout	,	F_65
intmsk	,	V_6
MIPI_DSI_GENERIC_READ_REQUEST_0_PARAM	,	V_62
MIPI_DSI_DCS_READ	,	V_65
MIPI_DSI_DCS_SHORT_WRITE	,	V_27
mutex_unlock	,	F_14
MIPI_MAX_RX_FIFO	,	V_69
MIPI_DSI_PIXEL_STREAM_3BYTE_18	,	V_48
clear_rx_fifo	,	V_67
exynos_mipi_dsi_stand_by	,	F_51
"MIPI INTMSK_RX_DONE\n"	,	L_1
"lcd panel ==&gt; width = %d, height = %d\n"	,	L_38
INTSRC_RX_DATA_DONE	,	V_116
INTMSK_FRAME_DONE	,	V_117
req_size	,	V_50
MIPI_DSI_END_OF_TRANSMISSION	,	V_38
u8	,	V_17
"mipi dsi rx done count : %d, rcv_pkt : %08x\n"	,	L_18
"dpll_out = %lu, dfvco = %lu, scaler = %d\n"	,	L_22
lcd_panel_info	,	V_124
exynos_mipi_dsi_set_lcdc_transfer_mode	,	F_68
exynos_mipi_dsi_get_frame_done_status	,	F_72
irq	,	V_1
data0	,	V_13
i	,	V_54
"freq_band = %d\n"	,	L_23
j	,	V_55
MIPI_DSI_GENERIC_READ_REQUEST_1_PARAM	,	V_63
exynos_mipi_dsi_set_main_disp_sync_area	,	F_56
MIPI_DSI_TURN_ON_PERIPHERAL	,	V_33
"external clock source for MIPI DSIM\n"	,	L_28
MIPI_DSI_BLANKING_PACKET	,	V_40
m	,	V_97
MIPI_DSI_COLOR_MODE_ON	,	V_31
p	,	V_96
bta_timeout	,	V_142
s	,	V_98
exynos_mipi_dsi_wr_tx_header	,	F_13
esc_div	,	V_89
right_margin	,	V_132
mutex_lock	,	F_12
exynos_mipi_dsi_prep_ctrl	,	F_34
FIN_HZ	,	V_79
exynos_mipi_dsi_interrupt_handler	,	F_1
dpll_out	,	V_77
exynos_mipi_dsi_pll_on	,	F_26
exynos_mipi_dsi_rd_data	,	F_21
dev_dbg	,	F_5
"reset release done.\n"	,	L_48
exynos_mipi_dsi_dp_dn_swap	,	F_46
_exynos_mipi_dsi_clear_frame_done	,	F_75
payload	,	V_16
TRY_FIFO_CLEAR	,	V_148
esc_clk_error_rate	,	V_90
exynos_mipi_dsi_read_interrupt	,	F_2
"byte clock is %luMHz\n"	,	L_31
auto_vertical_cnt	,	V_128
exynos_mipi_dsi_set_byte_clock_src	,	F_38
DFIN_PLL_MAX_HZ	,	V_81
e_interface	,	V_125
MIPI_DSI_V_SYNC_START	,	V_34
rx_data	,	V_51
"fin_pll range should be 6MHz ~ 12MHz\n"	,	L_19
"mipi dsi wrong response rx_data : %x, response:%x\n"	,	L_15
hsync_len	,	V_135
printk	,	F_24
exynos_mipi_dsi_enable_pll	,	F_27
"RX done interrupt timeout\n"	,	L_14
"DSI Master driver has been completed.\n"	,	L_41
dev_err	,	F_10
DFVCO_MAX_HZ	,	V_84
exynos_mipi_dsi_long_data_wr	,	F_7
DSIM_DATA_LANE_1	,	V_106
exynos_mipi_dsi_change_pll	,	F_29
DSIM_LANE_DATA0	,	V_107
"DSIM is not in stop state.\n"	,	L_44
"escape clock is %luMHz\n"	,	L_34
DSIM_DATA_LANE_3	,	V_110
exynos_mipi_dsi_response_size	,	F_20
DSIM_DATA_LANE_2	,	V_108
rcv_pkt	,	V_53
DSIM_DATA_LANE_4	,	V_112
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_2BYTE	,	V_59
"HS Clock lane is not enabled.\n"	,	L_46
intsrc	,	V_5
"escape clock divider is %x\n"	,	L_33
cmd_allow	,	V_129
exynos_mipi_dsi_init_fifo_pointer	,	F_60
time_out	,	V_138
exynos_mipi_dsi_set_cpu_transfer_mode	,	F_69
"failed to clear dsim fifo.\n"	,	L_49
MIPI_DSI_RX_GENERIC_LONG_READ_RESPONSE	,	V_60
"external clock source for MIPI DSIM.\n"	,	L_27
mipi_dsim_platform_data	,	V_119
"failed to get hs clock.\n"	,	L_25
MIPI_DSI_DCS_LONG_WRITE	,	V_42
dsim_config	,	V_86
"mipi dsi rx size : %d\n"	,	L_10
exynos_mipi_dsi_enable_byte_clock	,	F_40
_exynos_mipi_dsi_get_frame_done_status	,	F_73
DSIM_STATE_HSCLKEN	,	V_144
freq_band	,	V_78
dev_info	,	F_25
exynos_mipi_dsi_init_link	,	F_59
xres	,	V_136
MIPI_DSI_GENERIC_SHORT_WRITE_2_PARAM	,	V_26
"received pkt : %08x\n"	,	L_12
enable	,	V_70
e_byte_clk	,	V_139
lock	,	V_23
DSIM_STATE_INIT	,	V_104
"data lane is invalid.\n"	,	L_37
MIPI_FIFO_TIMEOUT	,	V_44
data_size	,	V_14
val	,	V_146
exynos_mipi_dsi_fifo_clear	,	F_76
INTSRC_SFR_FIFO_EMPTY	,	V_115
IRQ_HANDLED	,	V_12
MIPI_DSI_H_SYNC_END	,	V_37
"count = 2 payload = %x, %x %x\n"	,	L_4
data_lane	,	V_103
"esc_div = %d, byte_clk = %lu, esc_clk = %lu\n"	,	L_29
"count = 4 payload = %x, %x %x %x %x\n"	,	L_5
INTMSK_RX_DONE	,	V_7
exynos_mipi_dsi_set_clock	,	F_37
vsync_len	,	V_134
DSIM_PLL_OUT_DIV8	,	V_95
exynos_mipi_dsi_pll_freq	,	F_32
exynos_mipi_dsi_read_interrupt_mask	,	F_3
DSIM_STATE_ULPS	,	V_21
"error rate is %lu over.\n"	,	L_35
upper_margin	,	V_131
dsim_wr_comp	,	V_11
pll_stable_time	,	V_87
exynos_mipi_dsi_pll_stable_time	,	F_36
exynos_mipi_dsi_set_main_disp_hporch	,	F_55
exynos_mipi_dsi_init_config	,	F_61
left_margin	,	V_133
u16	,	T_2
exynos_mipi_dsi_pll_freq_band	,	F_35
exynos_mipi_dsi_set_data_transfer_mode	,	F_71
"escape clock that user's need is %lu\n"	,	L_32
pre_divider	,	V_72
err	,	V_57
"DSI Master state is stop state\n"	,	L_42
EAGAIN	,	V_45
"received value : %02x\n"	,	L_13
"count = %d payload = %x,%x %x %x\n"	,	L_7
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_1BYTE	,	V_58
DSIM_EXT_CLK_BYPASS	,	V_100
rx_timeout	,	V_143
EINVAL	,	V_22
"Check initialization process\n"	,	L_40
exynos_mipi_dsi_clear_interrupt	,	F_6
"clock source is external bypass.\n"	,	L_45
exynos_mipi_dsi_set_main_stand_by	,	F_52
complete	,	F_4
MIPI_DSI_V_SYNC_END	,	V_35
MIPI_DSI_GENERIC_READ_REQUEST_2_PARAM	,	V_64
escape_clk	,	V_93
"error rate is %lu under.\n"	,	L_36
sw_timeout	,	V_71
"Can't found RX FIFO READ DONE FLAG : %x\n"	,	L_16
mode	,	V_145
exynos_mipi_dsi_func_reset	,	F_45
exynos_mipi_dsi_enable_hs_clock	,	F_70
mipi_dsim_device	,	V_3
u32	,	V_126
e_clk_src	,	V_94
INTMSK_FIFO_EMPTY	,	V_10
exynos_mipi_dsi_enable_pll_bypass	,	F_39
exynos_mipi_dsi_get_sw_reset_release	,	F_78
"received size mismatch received: %d, requested: %d\n"	,	L_11
DSIM_EXT_CLK_DIV8	,	V_99
MIPI_DSI_GENERIC_LONG_WRITE	,	V_41
exynos_mipi_dsi_hs_zero_ctrl	,	F_33
mipi_dsim_config	,	V_118
timing	,	V_122
exynos_mipi_dsi_set_stop_state_counter	,	F_64
"FOUT of mipi dphy pll is %luMHz\n"	,	L_24
MIPI_DSI_GENERIC_SHORT_WRITE_1_PARAM	,	V_25
rx_buf	,	V_52
"data id %x is not supported current DSI spec.\n"	,	L_9
"dfvco = %lu, dfin_pll = %lu, main_divider = %d\n"	,	L_20
scaler	,	V_74
dpll_table	,	V_85
exynos_mipi_dsi_sw_reset	,	F_44
MIPI_DSI_NULL_PACKET	,	V_39
try	,	V_147
exynos_mipi_dsi_long_data_rd	,	F_18
main_divider	,	V_73
yres	,	V_137
dfin_pll	,	V_75
DFIN_PLL_MIN_HZ	,	V_80
exynos_mipi_dsi_rd_rx_fifo	,	F_19
fb_videomode	,	V_121
exynos_mipi_dsi_set_main_disp_resol	,	F_57
check_rx_ack	,	V_19
MIPI_DSI_GENERIC_SHORT_WRITE_0_PARAM	,	V_24
e_no_data_lane	,	V_105
MIPI_DSI_COLOR_MODE_OFF	,	V_30
byte_clk_sel	,	V_88
data_id	,	V_18
exynos_mipi_dsi_wr_tx_data	,	F_8
byte_clk	,	V_92
"MIPI INTMSK_FIFO_EMPTY\n"	,	L_2
"mipi dsi clear rx fifo : %08x\n"	,	L_17
MIPI_DSI_PACKED_PIXEL_STREAM_16	,	V_46
dsim	,	V_4
MIPI_DSI_PACKED_PIXEL_STREAM_18	,	V_47
stop_holding_cnt	,	V_141
exynos_mipi_dsi_enable_frame_done_int	,	F_50
exynos_mipi_dsi_clear_frame_done	,	F_74
exynos_mipi_dsi_set_hs_enable	,	F_67
src	,	V_114
irqreturn_t	,	T_1
exynos_mipi_dsi_enable_afc	,	F_30
dsim_pd	,	V_120
"DSI Master is not stop state.\n"	,	L_39
dev_warn	,	F_17
esc_clk	,	V_101
exynos_mipi_dsi_rd_tx_header	,	F_22
dev_id	,	V_2
MIPI_DSI_DCS_SHORT_WRITE_PARAM	,	V_28
exynos_mipi_dsi_is_pll_stable	,	F_28
data_cnt	,	V_15
"state is ULPS.\n"	,	L_6
exynos_mipi_dsi_set_esc_clk_prs	,	F_41
pd	,	V_123
"DSI Master is not STOP or HSDT state.\n"	,	L_47
exynos_mipi_dsi_set_interrupt_mask	,	F_49
response	,	V_61
KERN_ERR	,	V_66
MIPI_DSI_PACKED_PIXEL_STREAM_24	,	V_49
exynos_mipi_dsi_init_dsim	,	F_43
