0.7
2020.2
May 22 2024
19:03:11
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sim_1/new/tb.v,1745689723,verilog,,,,tb,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ALU_Control.v,1744935059,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ALU_Mux.v,,ALU_Control,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ALU_Mux.v,1744541194,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ALU_unit.v,,ALU_Mux,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ALU_unit.v,1745683156,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/AND_logic.v,,ALU_unit,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/AND_logic.v,1744541593,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Adder.v,,AND_logic,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Adder.v,1744541640,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Control_Unit.v,,Adder,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Control_Unit.v,1745676724,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Control_Unit_Top.v,,Control_Unit,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Control_Unit_Top.v,1745399480,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Core_Datapath.v,,Control_Unit_Top,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Core_Datapath.v,1745407040,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Data_Memory.v,,Core_Datapath,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Data_Memory.v,1745684030,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ImmGen.v,,Data_Memory,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ImmGen.v,1744685704,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Instruction_memory.v,,ImmGen,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Instruction_memory.v,1745684033,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/PC_Mux.v,,Instruction_Mem,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/PC_Mux.v,1744541136,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Reg_File.v,,PC_Mux,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Reg_File.v,1744721683,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Result_Mux.v,,Reg_File,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Result_Mux.v,1744541242,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/pc.v,,Result_Mux,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/pc.v,1744685128,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/pc_plus_4.v,,pc,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/pc_plus_4.v,1744685196,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/single_cycle_core.v,,pc_plus_4,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/single_cycle_core.v,1745407122,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/single_cycle_top.v,,single_cycle_core,,,,,,,,
C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/single_cycle_top.v,1745407145,verilog,,C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sim_1/new/tb.v,,single_cycle_top,,,,,,,,
