// Seed: 2761472097
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (id_8),
        .id_9 (-1 | id_10),
        .id_11(id_12)
    ),
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_9,
      id_6,
      id_6,
      id_6,
      id_2,
      id_1,
      id_1,
      id_9,
      id_1,
      id_6,
      id_2
  );
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 : 1] id_10;
  logic id_11;
  assign id_4[-1'b0] = id_9;
  assign id_6 = id_9;
  wire  id_12;
  logic id_13;
  assign id_8  = id_11;
  assign id_13 = id_8;
endmodule
