# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 650 0.000256 4096 175 3360 49408 11.5071 13.9668 670.02 418.701 1114.28 1114.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 0.000512 2048 400 1320 15360 5.19578 3.47136 44.1047 104.69 157.563 157.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 0.000128 512 510 430 88064 9.48899 3.40797 25.8531 104.596 143.534 143.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 690 0.000256 1024 175 800 51712 6.27549 3.41136 47.5413 104.624 161.983 162.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1740 0.000512 512 230 220 36224 0.724992 0.831616 4.03782 26.2771 31.9414 32.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 3.2e-05 2048 160 3660 397312 260.358 77.6462 2944.44 2294.42 5577.32 5577.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 680 3.2e-05 2048 175 1050 417792 137.931 56.1458 1794.05 1675.65 3663.98 3664.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 0.001024 512 275 430 3072 1.49222 0.395072 0.938496 25.7067 28.6908 28.8169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 680 0.000256 512 295 490 28672 6.02474 1.88253 10.6559 101.426 120.179 120.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 6.4e-05 1024 110 2660 283648 23.9684 13.4984 745.607 421.3 1204.54 1204.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 650 0.000256 4096 175 3360 49536 11.5558 13.993 764.912 419.497 1210.04 1210.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 0.000512 2048 400 1320 15264 5.20845 3.46726 50.5108 104.683 163.972 164.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 0.000128 512 510 430 87552 9.39907 3.40877 30.0276 103.8 146.821 146.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 690 0.000256 1024 175 800 51840 6.27907 3.41562 53.8055 104.675 168.307 168.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1740 0.000512 512 230 220 36144 0.72704 0.828128 4.59427 26.2681 32.4912 32.5642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 3.2e-05 2048 160 3660 396288 261.068 77.7802 3445.65 2276.13 6061.07 6061.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 680 3.2e-05 2048 175 1050 417024 138.076 56.3282 2078.39 1675.97 3949 3949.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 0.001024 512 275 430 1152 1.50051 0.370368 0.619552 23.9761 26.6184 26.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 680 0.000256 512 295 490 27648 6.09626 1.84912 12.0757 99.2201 119.432 119.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 6.4e-05 1024 110 2660 283392 24.0377 13.525 895.695 419.258 1352.68 1352.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 650 0.000256 4096 175 3360 49440 11.4997 13.9735 797.867 418.852 1242.28 1242.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 0.000512 2048 400 1320 15360 5.16586 3.44646 52.9756 104.276 165.965 166.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 0.000128 512 510 430 89600 9.43549 3.41606 32.0786 105.016 150.131 150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 690 0.000256 1024 175 800 51200 6.25747 3.39149 55.5221 104.182 169.482 169.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1740 0.000512 512 230 220 36160 0.724992 0.833248 4.77981 26.2765 32.6895 32.7672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 3.2e-05 2048 160 3660 399360 260.599 77.9639 3611.54 2281.77 6232.32 6232.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 680 3.2e-05 2048 175 1050 417280 137.811 56.0638 2168.63 1678.27 4040.98 4041.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 0.001024 512 275 430 2560 1.4992 0.384736 0.98352 25.5511 28.5752 28.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 680 0.000256 512 295 490 28160 5.92701 1.86019 12.892 99.738 120.606 120.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 6.4e-05 1024 110 2660 284160 23.9273 13.7834 935.361 419.443 1392.68 1392.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 650 0.000256 4096 175 3360 49344 11.4882 13.9537 742.799 418.706 1187.03 1187.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 0.000512 2048 400 1320 15360 5.17472 3.4568 49.6498 104.391 162.773 162.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 0.000128 512 510 430 86016 9.40291 3.39382 28.7345 103.2 144.919 145.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 690 0.000256 1024 175 800 51456 6.24506 3.40003 52.0911 104.267 166.135 166.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1740 0.000512 512 230 220 36096 0.724128 0.829696 4.49898 26.1952 32.3183 32.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 3.2e-05 2048 160 3660 393216 260.899 77.6885 3316.75 2274.79 5930.58 5930.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 680 3.2e-05 2048 175 1050 414720 137.716 55.9652 2007.5 1672.42 3873.79 3873.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 0.001024 512 275 430 1536 1.50787 0.374592 0.723424 23.9836 26.7436 26.8728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 680 0.000256 512 295 490 27648 6.15187 1.86368 11.7124 99.7049 119.62 119.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 6.4e-05 1024 110 2660 282624 23.9519 13.5066 863.552 418.372 1319.54 1319.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 650 0.000256 4096 175 3360 49400 11.5753 13.9963 751.748 419.433 1196.83 1196.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 0.000512 2048 400 1320 15200 5.20922 3.46813 49.6792 104.554 163.01 163.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 0.000128 512 510 430 86400 9.43075 3.40429 29.1595 103.314 145.493 145.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 690 0.000256 1024 175 800 51200 6.30048 3.41197 52.2591 104.432 166.535 166.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1740 0.000512 512 230 220 36000 0.72704 0.82784 4.50403 26.2434 32.3764 32.4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 3.2e-05 2048 160 3660 396800 259.762 77.2851 3384.27 2268.41 5990.17 5990.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 680 3.2e-05 2048 175 1050 416000 138.238 56.1031 2038.38 1677.85 3910.77 3910.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 0.001024 512 275 430 1600 1.5521 0.3912 0.742688 25.5609 28.4078 28.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 680 0.000256 512 295 490 28800 5.96614 1.86342 12.2412 99.7564 120.015 120.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 6.4e-05 1024 110 2660 283200 24.0563 13.5341 878.587 419.112 1335.45 1335.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 650 0.000256 4096 175 3360 49280 11.5151 13.9704 769.065 418.892 1213.52 1213.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 0.000512 2048 400 1320 14784 5.15437 3.41942 49.9005 103.771 162.344 162.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 0.000128 512 510 430 86016 9.45296 3.40096 30.1151 103.578 146.732 146.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 690 0.000256 1024 175 800 51968 6.27507 3.41805 54.9652 104.832 169.616 169.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1740 0.000512 512 230 220 36064 0.722944 0.827392 4.70768 26.1896 32.5229 32.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 3.2e-05 2048 160 3660 394240 262.857 78.3444 3443.48 2288.61 6073.75 6074.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 680 3.2e-05 2048 175 1050 415744 137.819 56.0225 2085.68 1672.8 3952.52 3952.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 10 590 0.001024 512 275 430 0 0.3584 0.0048 23.5986 24.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 680 0.000256 512 295 490 25088 6.1679 2.18634 11.2041 121.244 141.073 117.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 6.4e-05 1024 110 2660 283136 23.9575 13.515 899.93 421.465 1359.04 1359.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 650 0.000256 4096 175 3360 49440 11.5551 13.9877 776.501 419.494 1221.62 1221.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 0.000512 2048 400 1320 15360 5.21827 3.47274 51.7879 104.814 165.396 165.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 0.000128 512 510 430 84480 9.49904 3.39776 29.5509 103.312 145.945 146.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 690 0.000256 1024 175 800 51840 6.27386 3.41392 54.7373 104.662 169.214 169.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1740 0.000512 512 230 220 36240 0.727424 0.828032 4.68064 26.3043 32.6112 32.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 3.2e-05 2048 160 3660 399360 258.535 77.5386 3511.63 2268.21 6116.35 6116.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 680 3.2e-05 2048 175 1050 414720 137.908 55.9227 2093.98 1670.01 3958.02 3958.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 0.001024 512 275 430 1920 1.53466 0.3848 0.8608 25.5792 28.5079 28.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 680 0.000256 512 295 490 26880 6.1223 1.86342 12.0017 99.7699 119.941 120.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 6.4e-05 1024 110 2660 282240 23.9979 14.2297 901.923 417.778 1358.09 1358.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 650 0.000256 4096 175 3360 49152 11.4872 13.9415 745.221 418.592 1189.33 1189.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 0.000512 2048 400 1320 15360 5.20035 3.48314 50.0592 104.992 163.838 163.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 0.000128 512 510 430 86016 9.60595 3.40864 29.1281 104.697 147.027 147.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 690 0.000256 1024 175 800 51200 6.28822 3.40992 52.3915 104.753 166.97 167.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1740 0.000512 512 230 220 36096 0.726816 0.833536 4.55731 26.3299 32.5162 32.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 3.2e-05 2048 160 3660 393216 262.778 78.2088 3344.03 2287.54 5972.99 5973.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 680 3.2e-05 2048 175 1050 413696 137.849 55.9168 2019.84 1671.39 3885.2 3885.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 0.001024 512 275 430 2048 1.48618 0.370688 0.870208 24.0139 26.8992 27.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 680 0.000256 512 295 490 28672 6.09821 1.88304 12.3855 101.506 122.063 122.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 6.4e-05 1024 110 2660 282624 23.9118 13.4857 874.7 418.101 1330.35 1330.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 650 0.000256 4096 175 3360 48768 11.4809 13.9351 747.28 417.268 1190.05 1190.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 0.000512 2048 400 1320 14592 5.15686 3.41712 47.9314 103.644 160.248 160.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 0.000128 512 510 430 86016 9.41395 3.39968 29.4375 103.294 145.732 145.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 690 0.000256 1024 175 800 50688 6.20262 3.37219 52.4314 103.394 165.529 165.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1740 0.000512 512 230 220 36096 0.72848 0.830048 4.57629 26.27 32.4756 32.5519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 3.2e-05 2048 160 3660 380928 264.003 77.6813 3264.51 2275.19 5881.83 5882.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 680 3.2e-05 2048 175 1050 411648 137.501 55.7495 2024.44 1664.84 3882.73 3882.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 590 0.001024 512 275 430 0 0.373024 0.00496 25.0534 25.5127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 680 0.000256 512 295 490 24576 6.04749 2.16912 10.8498 120.677 140.01 114.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 6.4e-05 1024 110 2660 279552 24.0033 13.4471 870.815 416.569 1325 1325.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 650 0.000256 4096 175 3360 48800 11.5018 13.9574 794.748 417.831 1238.12 1238.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 0.000512 2048 400 1320 14400 5.17402 3.41363 50.8772 103.75 163.315 163.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 0.000128 512 510 430 83200 9.59923 3.40787 30.6993 103.389 147.279 147.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 690 0.000256 1024 175 800 49600 6.27834 3.38026 54.7508 103.498 168.035 168.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1740 0.000512 512 230 220 36000 0.72848 0.832736 4.93981 26.3045 32.8759 32.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 3.2e-05 2048 160 3660 384000 262.843 77.4636 3532.39 2268.91 6142.04 6142.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 680 3.2e-05 2048 175 1050 409600 138.337 55.9772 2153.17 1668.8 4016.47 4016.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 650 0.000256 4096 175 3360 49152 11.4893 13.9571 942.141 418.91 1386.58 1386.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 0.000512 2048 400 1320 14336 5.10445 3.35872 59.1482 102.423 170.131 170.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 0.000128 512 510 430 81920 9.81507 3.41197 35.362 104.691 153.463 153.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 690 0.000256 1024 175 800 51200 6.29594 3.41402 66.2116 104.841 180.887 180.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1740 0.000512 512 230 220 35328 0.720384 0.823776 5.7055 26.0484 33.3698 33.4459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 3.2e-05 2048 160 3660 393216 261.941 77.827 4201.3 2286.15 6827.66 6827.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 680 3.2e-05 2048 175 1050 409600 138.726 55.8739 2514.86 1670.19 4379.84 4380.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 590 0.001024 512 275 430 0 0.332736 0.006016 21.6228 22.0488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 680 0.000256 512 295 490 24576 6.06019 2.12883 13.8264 117.283 139.566 117.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 6.4e-05 1024 110 2660 282624 23.9072 13.5372 1101.32 417.911 1556.84 1556.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 650 0.000256 4096 175 3360 49472 11.5282 13.9601 706.186 419.55 1151.31 1151.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 810 0.000512 2048 400 1320 15232 5.19939 3.46726 48.7662 104.693 162.224 162.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1100 0.000128 512 510 435 88064 9.47085 3.41094 25.6837 104.656 143.406 143.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 690 0.000256 1024 175 810 51456 6.28166 3.41754 53.7555 104.994 168.579 168.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1740 0.000512 512 230 225 36160 0.724256 0.833536 7.47955 26.3158 35.4314 35.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 3.2e-05 2048 160 3660 397312 262.61 77.8003 3191.34 2287.5 5819.68 5820.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 680 3.2e-05 2048 175 1050 418816 138.099 55.9581 2552.1 1678.39 4424.74 4424.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 590 0.001024 512 275 435 3072 1.49142 0.395264 0.965216 25.6905 28.6963 28.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 680 0.000256 512 295 495 29696 5.90883 1.87779 10.9267 101.459 120.36 120.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1040 6.4e-05 1024 110 2655 283648 23.9654 13.5004 773.594 419.373 1230.59 1230.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 650 0.000256 4096 175 3360 49440 11.5745 13.9817 718.956 419.23 1163.83 1163.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 810 0.000512 2048 400 1320 15200 5.20496 3.4783 49.5614 104.732 163.08 163.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1100 0.000128 512 510 435 88320 9.52742 3.41811 25.9512 104.916 144.001 144.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 690 0.000256 1024 175 810 51200 6.32752 3.4263 46.3 104.911 161.093 161.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1740 0.000512 512 230 225 36160 0.727424 0.831488 7.5735 26.2931 35.498 35.5722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 3.2e-05 2048 160 3660 396800 263.229 77.9864 2968.58 2286.93 5597.17 5597.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 680 3.2e-05 2048 175 1050 418560 138.081 56.266 1797.51 1675.46 3667.5 3667.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 0.001024 512 275 435 2560 1.49654 0.391168 0.877824 25.515 28.4338 28.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 680 0.000256 512 295 495 29440 6.07667 1.88934 11.0965 101.579 120.823 120.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 6.4e-05 1024 110 2655 283520 24.0544 13.525 772.634 419.018 1229.39 1229.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 650 0.000256 4096 175 3360 49440 11.5282 13.9809 657.713 419.058 1102.36 1102.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 0.000512 2048 400 1320 15360 5.19994 3.4727 48.3949 104.8 161.97 162.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1100 0.000128 512 510 435 87552 9.46198 3.40902 25.7081 104.223 142.984 143.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 690 0.000256 1024 175 810 51072 6.30755 3.40992 46.1428 104.757 160.747 160.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1740 0.000512 512 230 225 36192 0.728096 0.833696 4.04112 26.3038 31.9765 32.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 3.2e-05 2048 160 3660 396288 262.498 77.9078 2943.36 2282.66 5566.87 5567.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 680 3.2e-05 2048 175 1050 417792 137.846 56.0251 1782.04 1674.39 3650.5 3650.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 0.001024 512 275 435 2304 1.5287 0.390144 0.799904 25.5157 28.3932 28.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 680 0.000256 512 295 495 27648 6.13306 1.86301 10.4114 99.6816 118.277 118.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 6.4e-05 1024 110 2655 282624 24.0177 13.5086 764.095 430.419 1232.2 1232.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 650 0.000256 4096 175 3360 49392 11.5662 14.0026 671.377 419.249 1116.28 1116.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 0.000512 2048 400 1320 15232 5.22774 3.47811 44.0689 104.84 157.715 157.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 0.000128 512 510 435 87808 9.5361 3.42221 26.3891 104.758 144.289 144.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 690 0.000256 1024 175 810 51072 6.32083 3.42016 46.9489 104.777 161.598 161.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1740 0.000512 512 230 225 36176 0.729568 0.83312 4.17414 26.3127 32.1189 32.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 3.2e-05 2048 160 3660 397824 261.45 77.9729 3030.98 2279.28 5650.13 5650.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 680 3.2e-05 2048 175 1050 417536 137.894 56.0499 1830.55 1672.88 3697.58 3697.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 0.001024 512 275 435 1792 1.52195 0.376928 0.712704 25.2701 28.0418 28.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 680 0.000256 512 295 495 28672 6.0353 1.87043 11.1584 99.8665 119.12 119.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 6.4e-05 1024 110 2655 283136 24.0485 13.5236 784.892 418.498 1241.13 1241.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 650 0.000256 4096 175 3360 49280 11.4914 13.9469 684.574 418.63 1128.73 1128.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 0.000512 2048 400 1320 15104 5.20701 3.46906 44.6234 104.671 158.072 158.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 0.000128 512 510 435 88064 9.4929 3.40182 26.8901 104.573 144.544 144.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 690 0.000256 1024 175 810 51200 6.28666 3.40771 48.339 104.6 162.767 162.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1740 0.000512 512 230 225 36096 0.726528 0.829248 4.26909 26.2699 32.1658 32.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 3.2e-05 2048 160 3660 393216 262.968 78.1284 2988.78 2285.48 5615.81 5616.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 680 3.2e-05 2048 175 1050 417792 137.78 56.1875 1842.33 1675.47 3711.97 3712.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 0.001024 512 275 435 3072 1.49446 0.387968 1.03254 25.7009 28.7724 28.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 680 0.000256 512 295 495 28672 6.07114 1.88611 11.0726 101.423 120.638 120.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 6.4e-05 1024 110 2655 283648 23.9622 13.4948 767.605 419.193 1224.42 1224.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 650 0.000256 4096 175 3360 49392 11.5573 13.9876 777.391 419.584 1222.6 1222.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 0.000512 2048 400 1320 15264 5.20608 3.4639 52.0612 104.707 165.538 165.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 0.000128 512 510 435 85248 9.52691 3.40886 30.2281 103.821 147.17 147.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 690 0.000256 1024 175 810 50688 6.31146 3.41005 54.7169 104.621 169.186 169.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1740 0.000512 512 230 225 36000 0.72704 0.828576 4.85174 26.2765 32.7488 32.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 3.2e-05 2048 160 3660 396288 260.771 77.6991 3497.26 2276.73 6112.9 6113.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 680 3.2e-05 2048 175 1050 417024 137.971 56.1295 2112.35 1677.73 3984.37 3984.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 0.001024 512 275 435 1152 1.49926 0.374784 0.672032 23.9848 26.6841 26.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 680 0.000256 512 295 495 27648 6.08787 1.84525 12.4911 99.2318 119.847 119.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 6.4e-05 1024 110 2655 283392 24.0212 13.5203 909.835 419.578 1367.12 1367.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 650 0.000256 4096 175 3360 49280 11.4974 13.9673 757.457 418.546 1201.55 1201.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 0.000512 2048 400 1320 15040 5.17747 3.45267 50.1161 104.202 163.048 163.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 0.000128 512 510 435 87040 9.58003 3.41606 30.1558 104.93 148.268 148.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 690 0.000256 1024 175 810 50560 6.2688 3.39123 53.3459 104.17 167.304 167.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1740 0.000512 512 230 225 36000 0.723936 0.830144 4.70454 26.2577 32.5877 32.6638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 3.2e-05 2048 160 3660 394240 263.851 78.3789 3395.35 2293.8 6031.83 6032.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 680 3.2e-05 2048 175 1050 417280 137.781 56.0804 2064.26 1675.49 3933.81 3933.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 0.001024 512 275 435 2560 1.49389 0.395552 1.00547 25.5436 28.5934 28.7191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 680 0.000256 512 295 495 28160 5.8151 1.86189 12.2928 99.7021 119.861 120.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 6.4e-05 1024 110 2655 282880 24.0177 13.5189 887.063 421.057 1345.82 1345.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 650 0.000256 4096 175 3360 49344 11.4749 13.9551 808.939 419.2 1253.65 1253.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 0.000512 2048 400 1320 14976 5.1824 3.45702 53.0619 104.512 166.315 166.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 0.000128 512 510 435 86016 9.39798 3.39558 31.9665 103.329 148.271 148.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 690 0.000256 1024 175 810 50688 6.26851 3.39869 57.1961 104.393 171.389 171.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1740 0.000512 512 230 225 35904 0.721888 0.829024 5.06083 26.2321 32.9148 32.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 3.2e-05 2048 160 3660 393216 260.689 77.7596 3608.9 2276.78 6224.57 6224.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 680 3.2e-05 2048 175 1050 417792 137.147 55.947 2199.02 1676.3 4068.61 4068.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 0.001024 512 275 435 1536 1.5087 0.369632 0.800288 24.0006 26.8395 26.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 680 0.000256 512 295 495 27648 6.0561 1.86163 13.0355 99.7564 120.902 121.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 6.4e-05 1024 110 2655 282624 23.952 13.4923 942.138 434.049 1413.8 1413.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 650 0.000256 4096 175 3360 49400 11.5756 13.9948 803.908 419.076 1248.64 1248.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 0.000512 2048 400 1320 14800 5.2265 3.4632 52.3381 104.469 165.6 165.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 0.000128 512 510 435 83200 9.58365 3.40582 30.6785 103.236 147.089 147.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 690 0.000256 1024 175 810 50400 6.32957 3.41386 56.3917 104.342 170.605 170.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1740 0.000512 512 230 225 36000 0.72928 0.82944 5.00595 26.2199 32.8585 32.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 3.2e-05 2048 160 3660 390400 263.595 77.9439 3554.07 2283.61 6179.66 6179.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 680 3.2e-05 2048 175 1050 416000 137.929 56.1439 2175.11 1673.84 4043.21 4043.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 0.001024 512 275 435 1600 1.55869 0.392448 0.811584 25.5512 28.4714 28.6006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 680 0.000256 512 295 495 25600 6.11139 1.86531 12.0876 99.7188 119.973 120.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 6.4e-05 1024 110 2655 283200 24.0296 13.6451 941.574 418.633 1398.05 1398.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 650 0.000256 4096 175 3360 49280 11.5077 13.9735 808.951 419.249 1253.77 1253.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 0.000512 2048 400 1320 14784 5.15722 3.42221 52.6778 103.86 165.217 165.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 0.000128 512 510 435 86016 9.45376 3.40378 31.9519 103.675 148.666 148.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 690 0.000256 1024 175 810 51072 6.30538 3.41197 57.6348 104.92 172.397 172.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1740 0.000512 512 230 225 35840 0.724544 0.826976 5.0537 26.2126 32.8864 32.9625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 3.2e-05 2048 160 3660 394240 262.653 78.242 3620.5 2290.45 6252.28 6252.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 680 3.2e-05 2048 175 1050 415744 137.658 55.9951 2191.52 1674.2 4059.56 4059.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 590 0.001024 512 275 435 0 0.365248 0.004928 23.6158 24.0677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 680 0.000256 512 295 495 25088 6.15568 2.19526 11.775 121.3 141.695 117.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 6.4e-05 1024 110 2655 283136 23.953 13.5127 945.013 418.76 1401.4 1401.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 650 0.000256 4096 175 3360 49200 11.5529 13.9938 795.691 419.179 1240.5 1240.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 0.000512 2048 400 1320 14880 5.22989 3.47546 51.8536 104.741 165.399 165.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 0.000128 512 510 435 84480 9.50387 3.40173 30.8113 103.247 147.147 147.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 690 0.000256 1024 175 810 50880 6.30819 3.4161 56.3566 104.585 170.794 170.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1740 0.000512 512 230 225 36000 0.728128 0.829376 4.98307 26.2901 32.9022 32.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 3.2e-05 2048 160 3660 391680 263.76 78.273 3540.41 2287.15 6170.04 6170.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 680 3.2e-05 2048 175 1050 414720 137.667 55.9243 2150.09 1668.67 4012.56 4012.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 0.001024 512 275 435 1920 1.53504 0.38592 0.929664 25.5642 28.5654 28.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 680 0.000256 512 295 495 26880 5.78464 1.86477 12.3978 99.7276 119.964 120.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 6.4e-05 1024 110 2655 282240 23.9895 13.5138 927.843 417.473 1382.98 1383.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 650 0.000256 4096 175 3360 49152 11.479 13.9475 761.949 418.637 1206.1 1206.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 0.000512 2048 400 1320 14848 5.22467 3.48352 50.0971 104.936 163.844 163.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 0.000128 512 510 435 86016 9.59645 3.40755 30.1206 104.71 148.015 148.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 690 0.000256 1024 175 810 51200 6.2871 3.41008 54.3031 104.771 168.895 169.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1740 0.000512 512 230 225 36096 0.72704 0.835008 4.81725 26.34 32.7901 32.8663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 3.2e-05 2048 160 3660 393216 262.675 78.1683 3403.04 2287.88 6032.2 6032.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 680 3.2e-05 2048 175 1050 413696 137.746 55.9153 2056 1671.52 3921.38 3921.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 0.001024 512 275 435 2048 1.48205 0.370688 0.935264 24.0178 26.9609 27.0952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 680 0.000256 512 295 495 28672 5.99565 1.88211 12.6353 101.513 122.209 122.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 6.4e-05 1024 110 2655 282624 23.8827 13.9854 888.785 420.075 1346.88 1347.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 650 0.000256 4096 175 3360 48768 11.4713 13.9365 879.309 417.15 1321.96 1322.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 0.000512 2048 400 1320 14592 5.15469 3.4191 57.1997 103.619 169.493 169.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 0.000128 512 510 435 86016 9.41309 3.39805 35.5029 103.27 151.768 151.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 690 0.000256 1024 175 810 49152 6.26925 3.36979 61.2043 103.368 174.336 174.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1740 0.000512 512 230 225 35712 0.725376 0.831488 5.65232 26.2662 33.5448 33.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 3.2e-05 2048 160 3660 380928 263.907 77.6557 3832.14 2274.66 6448.8 6449.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 680 3.2e-05 2048 175 1050 411648 137.195 55.6872 2377.47 1666.11 4236.66 4236.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 590 0.001024 512 275 435 0 0.377376 0.00528 25.0479 25.5131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 680 0.000256 512 295 495 24576 6.04925 2.17338 13.2373 120.662 142.392 117.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 6.4e-05 1024 110 2655 279552 24.0018 13.4513 1025.16 416.434 1479.21 1479.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 650 0.000256 4096 175 3360 48800 11.521 13.9592 883.8 417.47 1326.83 1326.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 0.000512 2048 400 1320 14400 5.18061 3.41386 56.5979 103.666 168.959 169.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 0.000128 512 510 435 83200 9.59338 3.40134 34.3913 103.297 150.864 151.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 690 0.000256 1024 175 810 49600 6.27408 3.37722 61.7922 103.403 174.975 175.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1740 0.000512 512 230 225 36000 0.727072 0.831488 5.59434 26.2829 33.5051 33.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 3.2e-05 2048 160 3660 384000 262.743 77.4039 3885.91 2266.96 6493.46 6493.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 680 3.2e-05 2048 175 1050 409600 138.135 55.8001 2374.39 1665.42 4233.94 4234.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 650 0.000256 4096 175 3360 49152 11.4927 13.9609 814.98 418.982 1259.5 1259.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 0.000512 2048 400 1320 13312 5.14557 3.36112 47.654 102.439 158.702 158.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 0.000128 512 510 435 81920 9.81402 3.41338 30.8843 104.717 149.011 149.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 690 0.000256 1024 175 810 51200 6.29162 3.40992 58.3826 104.856 173.072 173.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1740 0.000512 512 230 225 35328 0.719072 0.823296 5.1312 26.0525 32.7992 32.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 3.2e-05 2048 160 3660 393216 261.871 77.8227 3626.82 2286.51 6253.46 6253.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 680 3.2e-05 2048 175 1050 409600 138.695 55.8817 2170.34 1672.32 4037.43 4037.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 590 0.001024 512 275 435 0 0.333824 0.00576 21.6253 22.0523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 680 0.000256 512 295 495 24576 6.05568 2.13344 12.0854 117.291 137.839 115.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 6.4e-05 1024 110 2655 282624 23.9087 13.4867 946.664 418.003 1402.22 1402.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 650 0.000256 4096 175 3360 49600 11.5118 13.9645 670.058 419.541 1115.16 1115.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 810 0.000512 2048 400 1320 15232 5.19971 3.46954 46.1675 104.688 159.628 159.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1100 0.000128 512 510 440 88064 9.47555 3.40608 24.5807 104.66 142.303 142.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 690 0.000256 1024 175 800 51456 6.29162 3.41619 45.8891 105.007 160.73 160.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1740 0.000512 512 230 220 36288 0.72592 0.83008 6.85619 26.3148 34.799 34.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 3.2e-05 2048 160 3660 399360 261.212 77.621 3044.36 2282.04 5665.68 5666.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 680 3.2e-05 2048 175 1060 417792 138.09 56.0101 2493.04 1677.05 4364.38 4364.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 590 0.001024 512 275 440 1536 1.59962 0.38768 0.595072 25.6877 28.4233 28.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 680 0.000256 512 295 500 28672 6.18771 1.88122 10.1011 101.445 119.803 119.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 6.4e-05 1024 110 2660 283648 23.95 13.5 735.577 423.798 1196.99 1197.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 650 0.000256 4096 175 3360 49600 11.5589 13.9858 752.336 419.196 1197.16 1197.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 0.000512 2048 400 1320 15200 5.20938 3.46934 50.9221 104.522 164.225 164.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1100 0.000128 512 510 440 88320 9.53149 3.41798 28.1071 104.904 146.15 146.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 690 0.000256 1024 175 800 51200 6.33334 3.4263 48.7391 104.912 163.538 163.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1740 0.000512 512 230 220 36320 0.72736 0.831488 7.70224 26.288 35.6205 35.7105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 3.2e-05 2048 160 3660 399360 261.116 77.7825 3148.39 2279.88 5767.61 5767.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 680 3.2e-05 2048 175 1060 417280 138.046 56.099 1901.04 1675.39 3770.78 3770.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 0.001024 512 275 440 1280 1.58982 0.391904 0.614144 25.508 28.2612 28.3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 680 0.000256 512 295 500 28160 6.2608 1.88778 11.3408 101.58 121.253 121.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 6.4e-05 1024 110 2660 283520 24.0518 13.5269 813.845 419.09 1270.68 1270.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 650 0.000256 4096 175 3360 49536 11.5238 13.9796 646.064 418.945 1090.6 1090.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 0.000512 2048 400 1320 15168 5.21216 3.4767 42.4748 104.774 156.046 156.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1100 0.000128 512 510 440 87552 9.45562 3.41181 25.8555 104.196 143.105 143.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 690 0.000256 1024 175 800 51072 6.30525 3.4175 45.1878 104.727 159.769 159.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1740 0.000512 512 230 220 36288 0.728896 0.833696 3.90595 26.3012 31.8435 31.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 3.2e-05 2048 160 3660 396288 262.269 77.885 2909.28 2282.06 5531.94 5532.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 680 3.2e-05 2048 175 1060 416256 137.808 56.1603 1767.16 1673.52 3634.85 3635.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 0.001024 512 275 440 1536 1.54064 0.391168 0.68272 25.5195 28.2867 28.4123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 680 0.000256 512 295 500 27648 6.15299 1.86237 10.2335 99.6654 118.106 118.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 6.4e-05 1024 110 2660 282624 24.0001 14.0001 755.708 418.332 1212.2 1212.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 650 0.000256 4096 175 3360 49504 11.5664 13.9858 658.46 419.255 1103.35 1103.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 0.000512 2048 400 1320 15232 5.22371 3.47667 43.5189 104.837 157.158 157.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 0.000128 512 510 440 87808 9.53216 3.4168 26.6648 104.756 144.554 144.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 690 0.000256 1024 175 800 51072 6.33203 3.41606 45.7169 104.783 160.377 160.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1740 0.000512 512 230 220 36288 0.729056 0.835232 4.01526 26.309 31.9602 32.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 3.2e-05 2048 160 3660 397824 261.385 77.937 2962.31 2278.96 5581.05 5581.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 680 3.2e-05 2048 175 1060 415744 138.126 56.0292 1793.74 1672.88 3660.97 3661.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 0.001024 512 275 440 896 1.54368 0.383072 0.587072 25.2677 27.9402 28.0678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 680 0.000256 512 295 500 26880 6.1504 1.8687 10.4251 99.867 118.502 118.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 6.4e-05 1024 110 2660 283136 24.0394 13.5401 768.106 418.486 1224.34 1224.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 650 0.000256 4096 175 3360 49408 11.4919 13.9499 665.82 418.532 1109.88 1109.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 0.000512 2048 400 1320 15104 5.19392 3.46611 43.4612 104.645 156.871 156.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 0.000128 512 510 440 88064 9.48531 3.40787 26.4921 104.554 144.12 144.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 690 0.000256 1024 175 800 51200 6.28432 3.40787 46.3712 104.577 160.77 160.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1740 0.000512 512 230 220 36224 0.72704 0.830336 4.04435 26.2647 31.9357 32.0089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 3.2e-05 2048 160 3660 397312 260.083 77.6825 2921.06 2274.65 5533.92 5534.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 680 3.2e-05 2048 175 1060 417792 137.664 56.1666 1792.08 1675.05 3661.16 3661.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 0.001024 512 275 440 1024 1.62454 0.387552 0.627808 25.6942 28.4871 28.6158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 680 0.000256 512 295 500 28672 6.0592 1.88205 10.8015 101.647 120.577 120.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 6.4e-05 1024 110 2660 283648 23.9604 13.6548 741.209 419.036 1198.03 1198.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 650 0.000256 4096 175 3360 49536 11.5444 13.9945 817.029 419.54 1262.19 1262.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 0.000512 2048 400 1320 14976 5.21059 3.45971 53.551 104.696 167.018 167.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 0.000128 512 510 440 85248 9.52304 3.42938 32.4352 103.815 149.384 149.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 690 0.000256 1024 175 800 50688 6.31136 3.41126 56.8824 104.609 171.341 171.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1740 0.000512 512 230 220 36144 0.726016 0.829472 4.98234 26.2738 32.8821 32.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 3.2e-05 2048 160 3660 396288 260.642 77.7493 3669.79 2276.45 6285.07 6285.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 680 3.2e-05 2048 175 1060 417024 137.779 56.1329 2230.03 1676.2 4100.34 4100.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 20 590 0.001024 512 275 440 0 0.374624 0.00416 23.9288 24.3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 680 0.000256 512 295 500 25344 6.2352 2.22602 12.1326 123.149 144.012 119.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 6.4e-05 1024 110 2660 283392 24.0186 13.5331 955.79 419.276 1412.79 1412.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 650 0.000256 4096 175 3360 49248 11.483 13.9589 566.022 418.103 1009.65 1009.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 0.000512 2048 400 1320 14400 5.17645 3.44259 36.1642 104.05 148.936 149.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 0.000128 512 510 440 82944 9.45792 3.38739 22.2614 102.249 137.538 137.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 690 0.000256 1024 175 800 49536 6.29434 3.38534 39.0253 103.859 152.694 152.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1740 0.000512 512 230 220 36000 0.72704 0.833472 3.52221 26.3053 31.4592 31.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 3.2e-05 2048 160 3660 387072 262.594 77.7733 2488.29 2275.28 5104.45 5104.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 680 3.2e-05 2048 175 1060 414720 137.348 55.8864 1542.13 1669.05 3404.61 3404.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 590 0.001024 512 275 440 0 0.370688 0.005184 23.9718 24.4286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 680 0.000256 512 295 500 23040 6.15005 2.16678 8.03094 119.574 136.192 111.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 6.4e-05 1024 110 2660 281088 23.9865 13.4984 660.593 421.755 1119.99 1120.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 650 0.000256 4096 175 3360 49440 11.4936 13.965 786.58 418.557 1230.68 1230.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 0.000512 2048 400 1320 15040 5.17907 3.44778 51.8687 104.2 164.796 164.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 0.000128 512 510 440 87040 9.56986 3.43107 31.8934 104.947 150.034 150.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 690 0.000256 1024 175 800 50560 6.27325 3.39149 54.6987 104.103 168.594 168.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1740 0.000512 512 230 220 36160 0.7256 0.830464 4.80397 26.2599 32.6926 32.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 3.2e-05 2048 160 3660 399360 260.305 77.9121 3569.89 2281.87 6190.42 6190.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 680 3.2e-05 2048 175 1060 417280 137.646 56.14 2157.23 1675.51 4026.73 4026.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 0.001024 512 275 440 1280 1.58957 0.390368 0.784448 25.5399 28.4609 28.5841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 680 0.000256 512 295 500 25600 6.19072 1.86163 11.8692 99.6988 119.805 119.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 6.4e-05 1024 110 2660 282880 24.0268 13.5152 919.84 420.01 1377.56 1377.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 650 0.000256 4096 175 3360 49280 11.4618 13.9489 549.08 418.467 993.042 993.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 0.000512 2048 400 1320 14720 5.13946 3.41226 36.025 103.647 148.324 148.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 0.000128 512 510 440 81920 9.60899 3.39408 21.329 103.352 137.873 138.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 690 0.000256 1024 175 800 49920 6.2287 3.36934 38.1677 103.439 151.329 151.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1740 0.000512 512 230 220 35840 0.724384 0.830144 3.41667 26.2309 31.2732 31.3493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 3.2e-05 2048 160 3660 399360 259.976 77.8752 2489.68 2282.89 5110.85 5111.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 680 3.2e-05 2048 175 1060 414720 137.697 55.9977 1493.07 1678.54 3365.5 3365.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 590 0.001024 512 275 440 0 0.361472 0.005568 23.6384 24.0863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 680 0.000256 512 295 500 25600 6.28989 2.22525 8.56006 123.434 140.781 116.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 6.4e-05 1024 110 2660 281600 24.0809 13.4984 639.26 419.635 1096.63 1096.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 650 0.000256 4096 175 3360 49344 11.477 13.9571 737.581 418.867 1181.97 1182.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 0.000512 2048 400 1320 14976 5.18371 3.45702 48.4438 104.428 161.615 161.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 0.000128 512 510 440 86016 9.39792 3.39626 29.6287 103.241 145.849 145.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 690 0.000256 1024 175 800 50688 6.27709 3.40493 51.5517 104.305 165.671 165.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1740 0.000512 512 230 220 36096 0.722944 0.82944 4.50205 26.2044 32.3285 32.4066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 3.2e-05 2048 160 3660 393216 260.71 77.7384 3301.26 2275.02 5915.17 5915.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 680 3.2e-05 2048 175 1060 414720 137.558 55.9824 2011.85 1672.97 3878.56 3878.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 20 590 0.001024 512 275 440 0 0.376704 0.005184 23.9414 24.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 680 0.000256 512 295 500 27648 6.15238 2.24038 11.9221 123.662 144.248 119.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 6.4e-05 1024 110 2660 282624 23.9539 13.734 860.8 418.55 1317.21 1317.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 650 0.000256 4096 175 3360 48768 11.4501 13.9407 520.742 417.318 963.531 963.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 0.000512 2048 400 1320 14592 5.15734 3.41811 34.1077 103.655 146.436 146.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 0.000128 512 510 440 86016 9.41414 3.39968 21.4531 103.305 137.752 137.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 690 0.000256 1024 175 800 49152 6.26477 3.3704 35.9876 103.412 149.159 149.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1740 0.000512 512 230 220 36096 0.72672 0.831456 3.2847 26.2715 31.1814 31.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 3.2e-05 2048 160 3660 380928 263.757 77.6052 2279.93 2275.87 4897.59 4897.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 680 3.2e-05 2048 175 1060 411648 137.168 55.7261 1420.7 1665.14 3278.92 3279.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 590 0.001024 512 275 440 0 0.372544 0.004576 25.0559 25.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 680 0.000256 512 295 500 24576 6.05206 2.16864 7.82806 120.689 137.001 111.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 6.4e-05 1024 110 2660 279552 23.9825 13.4503 607.059 416.633 1061.28 1061.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 650 0.000256 4096 175 3360 49400 11.5669 13.9958 771.394 419.478 1216.52 1216.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 0.000512 2048 400 1320 14800 5.22854 3.46278 50.3988 104.567 163.758 163.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 0.000128 512 510 440 86400 9.42458 3.40582 31.1353 103.326 147.475 147.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 690 0.000256 1024 175 800 50400 6.32886 3.41197 53.5583 104.442 167.873 167.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1740 0.000512 512 230 220 36000 0.72848 0.82896 4.73824 26.2408 32.6071 32.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 3.2e-05 2048 160 3660 390400 263.661 77.9657 3417.35 2285.84 6045.25 6045.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 680 3.2e-05 2048 175 1060 416000 137.925 56.2504 2105.56 1675.41 3975.34 3975.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 0.001024 512 275 440 1600 1.56067 0.385024 0.873504 25.5572 28.5348 28.6711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 680 0.000256 512 295 500 25600 6.19488 1.86368 11.5047 99.762 119.513 119.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 6.4e-05 1024 110 2660 283200 24.032 13.5463 901.795 419.147 1358.68 1358.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 650 0.000256 4096 175 3360 48800 11.52 13.957 536.208 417.87 979.635 979.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 0.000512 2048 400 1320 14400 5.18208 3.42221 34.6711 103.762 147.138 147.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 0.000128 512 510 440 83200 9.59536 3.40416 21.3464 103.394 137.919 138.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 690 0.000256 1024 175 800 49600 6.27782 3.37818 37.3502 103.505 150.638 150.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1740 0.000512 512 230 220 36000 0.729088 0.829184 3.42883 26.3088 31.3698 31.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 3.2e-05 2048 160 3660 384000 262.712 77.562 2357.78 2269.32 4967.8 4968.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 680 3.2e-05 2048 175 1060 409600 138.155 55.8211 1454.83 1668.44 3317.43 3317.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 650 0.000256 4096 175 3360 49280 11.4877 13.9694 979.902 418.877 1424.32 1424.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 0.000512 2048 400 1320 14784 5.15757 3.41638 64.0683 103.766 176.51 176.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 0.000128 512 510 440 86016 9.45152 3.40038 39.4046 103.58 156.025 156.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 690 0.000256 1024 175 800 51072 6.30586 3.42835 68.8419 104.827 183.529 183.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1740 0.000512 512 230 220 36064 0.722944 0.825792 5.99978 26.1877 33.8072 33.8812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 3.2e-05 2048 160 3660 394240 262.675 78.1178 4374.7 2290.13 7006.07 7006.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 680 3.2e-05 2048 175 1060 415744 137.566 56.065 2664.62 1672.88 4531.33 4531.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 590 0.001024 512 275 440 0 0.366176 0.005792 23.6015 24.0539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 680 0.000256 512 295 500 25088 6.16928 2.19693 15.023 121.245 144.899 120.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 6.4e-05 1024 110 2660 283136 23.9308 13.5095 1143.23 418.449 1599.28 1599.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 650 0.000256 4096 175 3360 48832 11.4658 13.9215 636.22 417.438 1079.13 1079.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 0.000512 2048 400 1320 14336 5.18893 3.44432 40.5107 104.157 153.403 153.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 0.000128 512 510 440 78848 9.53219 3.36429 24.0895 101.334 138.505 138.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 690 0.000256 1024 175 800 50176 6.2529 3.37802 44.3727 103.871 158.004 158.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1740 0.000512 512 230 220 35840 0.722944 0.827392 4.02006 26.1379 31.7831 31.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 3.2e-05 2048 160 3660 387072 261.406 77.6718 2799.7 2272.05 5411.27 5411.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 680 3.2e-05 2048 175 1060 415744 137.367 56.1684 1745.94 1676.07 3615.74 3615.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 590 0.001024 512 275 440 0 0.366592 0.00624 23.6894 24.1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 680 0.000256 512 295 500 21504 6.03296 2.1177 8.61616 116.954 133.992 110
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 6.4e-05 1024 110 2660 283136 23.8956 13.5005 754.3 418.953 1210.81 1210.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 650 0.000256 4096 175 3360 49440 11.5516 13.9879 945.721 419.506 1390.85 1390.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 0.000512 2048 400 1320 14880 5.22352 3.47136 61.4326 104.816 175.044 175.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 0.000128 512 510 440 84480 9.51203 3.40173 37.398 103.319 153.808 153.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 690 0.000256 1024 175 800 50880 6.31408 3.41251 65.9092 104.664 180.426 180.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1740 0.000512 512 230 220 36240 0.72704 0.833536 5.80803 26.3061 33.7453 33.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 3.2e-05 2048 160 3660 391680 263.655 78.3079 4168.07 2288.84 6799.31 6799.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 680 3.2e-05 2048 175 1060 414720 137.608 56.0883 2551.8 1672.48 4418.18 4418.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 590 0.001024 512 275 440 0 0.390208 0.005248 25.5281 26.0019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 680 0.000256 512 295 500 26880 6.13152 2.25677 15.4492 125.295 149.39 123.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 6.4e-05 1024 110 2660 282240 23.9631 13.5081 1095.96 417.751 1551.35 1551.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 650 0.000256 4096 175 3360 48960 11.4876 13.964 634.047 418.851 1078.43 1078.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 0.000512 2048 400 1320 14400 5.17104 3.4185 40.3856 103.844 152.923 153.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 0.000128 512 510 440 84480 9.49501 3.40125 25.398 103.402 141.877 142.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 690 0.000256 1024 175 800 49920 6.25334 3.37398 43.8512 103.538 157.145 157.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1740 0.000512 512 230 220 35520 0.72112 0.822912 3.99091 26.0645 31.6695 31.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 3.2e-05 2048 160 3660 384000 261.991 77.3614 2762.47 2269.38 5371.64 5371.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 680 3.2e-05 2048 175 1060 414720 137.308 55.9412 1727.28 1670.18 3590.9 3591.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 650 0.000256 4096 175 3360 49152 11.4744 13.9456 911.386 418.584 1355.47 1355.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 0.000512 2048 400 1320 14848 5.21827 3.48032 59.5615 104.919 173.279 173.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 0.000128 512 510 440 86016 9.59763 3.4113 36.9831 104.694 154.868 155.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 690 0.000256 1024 175 800 51200 6.28662 3.40541 64.3047 104.756 178.885 178.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1740 0.000512 512 230 220 36096 0.727104 0.83456 5.68531 26.3296 33.6466 33.7233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 3.2e-05 2048 160 3660 393216 262.52 78.1747 4063.24 2287.46 6691.82 6692.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 680 3.2e-05 2048 175 1060 413696 137.654 55.9202 2472.87 1671.23 4337.86 4338.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 590 0.001024 512 275 440 0 0.376832 0.004192 23.9698 24.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 680 0.000256 512 295 500 28672 6.08678 2.26314 15.9148 125.476 150.006 125.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 6.4e-05 1024 110 2660 282624 23.8856 13.4853 1063.4 418.085 1519.01 1519.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 650 0.000256 4096 175 3360 49152 11.4975 13.953 616.588 419.366 1061.49 1061.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 0.000512 2048 400 1320 13312 5.14256 3.36352 36.3852 102.536 147.529 147.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 0.000128 512 510 440 81920 9.82451 3.40915 23.9126 104.803 142.133 142.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 690 0.000256 1024 175 800 51200 6.29226 3.41123 43.643 104.954 158.429 158.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1740 0.000512 512 230 220 35328 0.720832 0.825344 3.85466 26.077 31.5497 31.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 3.2e-05 2048 160 3660 393216 261.881 77.8159 2728.4 2288.98 5357.51 5357.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 680 3.2e-05 2048 175 1060 409600 138.673 55.9309 1645.05 1673.19 3513.03 3513.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 650 0.000256 4096 175 3360 48768 11.4625 13.9284 796.16 417.317 1238.95 1239.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 0.000512 2048 400 1320 14592 5.1609 3.41811 51.3137 103.663 163.658 163.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 0.000128 512 510 440 86016 9.41702 3.39814 32.2991 103.31 148.614 148.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 690 0.000256 1024 175 800 49152 6.27117 3.37101 54.0648 103.411 167.248 167.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1740 0.000512 512 230 220 36096 0.727488 0.832672 4.92579 26.2733 32.8352 32.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 3.2e-05 2048 160 3660 380928 263.894 77.6493 3456.63 2275.5 6074.11 6074.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 680 3.2e-05 2048 175 1060 411648 137.305 55.6557 2156.45 1665.03 4014.63 4014.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 590 0.001024 512 275 440 0 0.378816 0.004608 25.0565 25.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 680 0.000256 512 295 500 24576 6.05802 2.17808 12 120.681 141.193 115.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 6.4e-05 1024 110 2660 279552 24.01 13.4457 918.036 416.625 1372.29 1372.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 650 0.000256 4096 175 3360 48384 11.4831 13.9481 549.851 418.682 994.045 994.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 0.000512 2048 400 1320 13824 5.2224 3.44502 34.2632 104.258 147.29 147.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 0.000128 512 510 440 73728 9.57965 3.35053 19.8038 99.3916 132.31 132.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 690 0.000256 1024 175 800 49152 6.2937 3.37523 38.6908 103.747 152.234 152.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1740 0.000512 512 230 220 35328 0.723136 0.82944 3.47136 26.1676 31.2633 31.3385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 3.2e-05 2048 160 3660 368640 273.771 78.6514 2341.48 2311.26 5005.61 5005.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 680 3.2e-05 2048 175 1060 405504 136.203 55.3083 1487.81 1650.42 3329.94 3330.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 590 0.001024 512 275 440 0 0.376832 0.004288 25.1927 25.6587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 680 0.000256 512 295 500 24576 6.06957 2.17181 8.33968 120.994 137.843 112.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 6.4e-05 1024 110 2660 276480 23.846 13.3284 639.314 416.433 1093.08 1093.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 650 0.000256 4096 175 3360 48800 11.5084 13.9562 816.75 417.599 1259.9 1259.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 0.000512 2048 400 1320 14400 5.17942 3.4191 52.7868 103.656 165.143 165.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 0.000128 512 510 440 83200 9.59328 3.40378 32.5667 103.307 149.052 149.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 690 0.000256 1024 175 800 49600 6.27965 3.37587 56.7792 103.4 169.964 170.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1740 0.000512 512 230 220 36000 0.728576 0.83136 5.14048 26.2822 33.0529 33.1282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 3.2e-05 2048 160 3660 384000 262.759 77.331 3586.02 2266.95 6193.5 6193.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 680 3.2e-05 2048 175 1060 409600 138.165 55.8736 2214.81 1665.45 4074.51 4074.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 650 0.000256 4096 175 3360 48800 11.4895 13.9698 579.469 418.854 1023.86 1023.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 0.000512 2048 400 1320 14400 5.19837 3.44621 37.4545 104.277 150.471 150.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 0.000128 512 510 440 76800 9.90694 3.39984 21.6968 103.503 138.69 138.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 690 0.000256 1024 175 800 48000 6.34806 3.53507 39.0622 107.936 157.012 157.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1740 0.000512 512 230 220 35200 0.724032 0.827392 3.71619 26.1679 31.5064 31.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 3.2e-05 2048 160 3660 384000 262.212 77.6754 2592.1 2282.52 5214.94 5215.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 680 3.2e-05 2048 175 1060 396800 144.471 55.1895 1535.89 1650.09 3385.83 3385.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 650 0.000256 4096 175 3360 49408 11.5121 13.9674 660.41 419.15 1105.12 1105.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 810 0.000512 2048 400 1320 14848 5.20416 3.46928 44.6541 104.589 158.015 158.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1100 0.000128 512 510 432 88064 9.46336 3.41155 24.1696 104.557 141.787 141.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 690 0.000256 1024 175 816 50688 6.32864 3.41763 45.9092 104.907 160.691 160.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1740 0.000512 512 230 240 36032 0.726496 0.830784 7.4175 26.2946 35.3378 35.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 3.2e-05 2048 160 3672 395264 263.782 78.223 2981.06 2291.43 5614.95 5615.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 680 3.2e-05 2048 175 1056 416768 137.917 55.9853 1711.96 1675.53 3581.59 3581.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 590 0.001024 512 275 432 3072 1.49376 0.387648 0.96576 25.6756 28.6882 28.8174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 680 0.000256 512 295 504 27648 6.22778 1.87958 9.84208 101.394 119.534 119.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 6.4e-05 1024 110 2664 284160 23.8961 13.4957 725.643 419.086 1182.28 1182.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 650 0.000256 4096 175 3360 49440 11.571 13.9881 695.201 419.534 1140.37 1140.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 810 0.000512 2048 400 1320 14880 5.21936 3.46317 46.1608 104.613 159.556 159.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1100 0.000128 512 510 432 88320 9.54323 3.42179 25.7908 104.987 143.924 144.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 690 0.000256 1024 175 816 50560 6.35661 3.42733 46.198 105.005 161.117 161.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1740 0.000512 512 230 240 36000 0.728832 0.83072 7.33971 26.3061 35.2767 35.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 3.2e-05 2048 160 3672 394240 264.376 78.4992 2899.58 2295.48 5538.36 5538.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 680 3.2e-05 2048 175 1056 416000 138.376 56.132 1759.98 1676.77 3631.46 3631.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 0.001024 512 275 432 2560 1.50928 0.383008 0.864128 25.5245 28.4394 28.5695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 680 0.000256 512 295 504 28160 6.16438 1.8897 10.5321 101.61 120.384 120.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 6.4e-05 1024 110 2664 284160 23.9921 13.527 758.088 419.444 1215.21 1215.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 650 0.000256 4096 175 3360 49344 11.5263 13.9672 636.707 419.057 1081.34 1081.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 0.000512 2048 400 1320 14976 5.21216 3.47354 41.74 104.798 155.324 155.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 0.000128 512 510 432 87552 9.45702 3.4104 25.4577 104.22 142.732 142.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 690 0.000256 1024 175 816 50304 6.33939 3.41562 45.5949 104.751 160.227 160.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1740 0.000512 512 230 240 36000 0.727232 0.83344 4.2537 26.2984 32.1849 32.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 3.2e-05 2048 160 3672 393216 263.883 78.5437 2845.68 2290.87 5479.41 5479.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 680 3.2e-05 2048 175 1056 414720 137.894 56.0601 1725.82 1674.46 3594.42 3594.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 0.001024 512 275 432 2304 1.5015 0.391168 0.86016 25.5184 28.4284 28.5535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 680 0.000256 512 295 504 26112 6.25875 1.86368 9.88032 99.6631 117.849 117.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 6.4e-05 1024 110 2664 283392 23.9436 13.5124 745.871 418.484 1201.97 1202.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 650 0.000256 4096 175 3360 49152 11.4749 13.9489 479.954 419.19 924.649 924.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 810 0.000512 2048 400 1320 14592 5.19782 3.46224 32.7582 104.516 146.031 146.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1100 0.000128 512 510 432 86016 9.40051 3.39821 16.4861 103.326 132.799 132.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 690 0.000256 1024 175 816 49920 6.31926 3.4024 29.9649 104.395 144.209 144.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1740 0.000512 512 230 240 35712 0.722944 0.826016 7.30515 26.2253 35.1524 35.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 3.2e-05 2048 160 3672 387072 265.062 78.2686 1809.22 2293.21 4446.18 4446.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 680 3.2e-05 2048 175 1056 414720 137.546 55.9948 1113.38 1675.29 2982.4 2982.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 0.001024 512 275 432 1536 1.47754 0.370432 0.675296 23.9989 26.6784 26.8044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 680 0.000256 512 295 504 24576 6.3567 1.86195 6.23862 99.7498 114.394 114.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 6.4e-05 1024 110 2664 282624 23.9553 15.4614 481.532 419.058 940.166 940.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 650 0.000256 4096 175 3360 49392 11.5579 13.9908 741.759 419.483 1186.88 1186.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 0.000512 2048 400 1320 15008 5.2336 3.47462 48.8549 104.896 162.559 162.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 0.000128 512 510 432 87808 9.53693 3.41552 29.7576 104.813 147.71 147.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 690 0.000256 1024 175 816 50176 6.35898 3.41485 51.9585 104.831 166.693 166.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1740 0.000512 512 230 240 35952 0.730944 0.833376 4.94973 26.3244 32.9095 32.9846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 3.2e-05 2048 160 3672 394240 263.449 78.2789 3304.53 2289.86 5936.56 5936.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 680 3.2e-05 2048 175 1056 415744 137.925 56.0841 2002.24 1673.8 3870.25 3870.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 0.001024 512 275 432 1792 1.5009 0.387104 0.848992 25.2785 28.1715 28.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 680 0.000256 512 295 504 26880 6.1104 1.87021 11.9441 99.8833 119.995 120.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 6.4e-05 1024 110 2664 283136 24.0116 13.5276 859.987 418.697 1316.39 1316.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 650 0.000256 4096 175 3360 49280 11.5118 13.9674 466.188 418.949 910.699 910.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 0.000512 2048 400 1320 14336 5.16762 3.41542 29.8549 103.787 142.324 142.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1100 0.000128 512 510 432 86016 9.45875 3.39965 18.8686 103.592 135.503 135.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 690 0.000256 1024 175 816 50176 6.34451 3.41309 34.4792 104.847 149.21 149.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1740 0.000512 512 230 240 35616 0.726688 0.827904 3.20387 26.1938 31.0245 31.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 3.2e-05 2048 160 3672 394240 262.616 78.296 2093.63 2288.69 4723.66 4724.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 680 3.2e-05 2048 175 1056 415744 137.573 56.1468 1272.5 1673.04 3139.47 3139.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 590 0.001024 512 275 432 0 0.360224 0.004768 23.6036 24.0501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 680 0.000256 512 295 504 25088 6.17069 2.19203 7.24547 121.248 137.118 113.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 6.4e-05 1024 110 2664 283136 23.9452 13.5127 546.548 418.636 1002.8 1002.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 650 0.000256 4096 175 3360 49280 11.4968 13.9441 713.296 419.037 1157.85 1157.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 0.000512 2048 400 1320 14848 5.21235 3.4639 46.4084 104.772 159.956 160.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 0.000128 512 510 432 88064 9.48566 3.41242 28.4095 104.675 146.164 146.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 690 0.000256 1024 175 816 50176 6.33261 3.40403 50.6579 104.694 165.217 165.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1740 0.000512 512 230 240 35968 0.72704 0.830304 4.81526 26.2996 32.741 32.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 3.2e-05 2048 160 3672 393216 262.629 78.0881 3127.35 2287.69 5756.19 5756.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 680 3.2e-05 2048 175 1056 415744 137.75 55.9914 1915.67 1677.06 3786.66 3786.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 0.001024 512 275 432 3072 1.50189 0.394464 1.13901 25.7119 28.9009 29.0247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 680 0.000256 512 295 504 26624 6.23251 1.88032 11.2512 101.46 121.012 121.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 6.4e-05 1024 110 2664 283648 23.9487 13.5104 793.64 422.873 1254.13 1254.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 650 0.000256 4096 175 3360 49152 11.4817 13.9467 471.651 418.292 915.45 915.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 0.000512 2048 400 1320 14848 5.22659 3.4855 31.0568 104.84 144.71 144.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 0.000128 512 510 432 86016 9.60102 3.40819 18.5848 104.618 136.393 136.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 690 0.000256 1024 175 816 50176 6.33018 3.40794 33.9743 104.679 148.521 148.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1740 0.000512 512 230 240 35840 0.72656 0.830176 3.33501 26.3096 31.2718 31.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 3.2e-05 2048 160 3672 393216 262.551 78.1538 2035.4 2286.49 4663.03 4663.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 680 3.2e-05 2048 175 1056 413696 137.609 55.8966 1251.1 1670.13 3114.93 3115.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 0.001024 512 275 432 2048 1.47315 0.369024 0.814528 24.0039 26.818 26.9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 680 0.000256 512 295 504 24576 6.46077 1.88288 6.99398 101.456 116.987 117.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 6.4e-05 1024 110 2664 282624 23.8943 13.4833 514.213 419.919 971.675 971.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 650 0.000256 4096 175 3360 49392 11.5526 13.9916 783.155 419.254 1228.04 1228.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 0.000512 2048 400 1320 14688 5.22854 3.4697 50.7595 104.624 164.183 164.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 0.000128 512 510 432 85248 9.53869 3.41197 30.7082 103.74 147.58 147.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 690 0.000256 1024 175 816 50112 6.34598 3.41382 55.4211 104.536 169.847 169.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1740 0.000512 512 230 240 35856 0.725632 0.831488 5.21757 26.2608 33.1068 33.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 3.2e-05 2048 160 3672 391680 263.852 78.3548 3501.25 2287.6 6131.5 6131.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 680 3.2e-05 2048 175 1056 414720 138.299 56.0886 2128.51 1675.03 3998.13 3998.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 0.001024 512 275 432 1152 1.50128 0.376832 0.765984 23.971 26.7708 26.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 680 0.000256 512 295 504 25344 6.21059 1.84902 11.6886 99.1886 119.134 119.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 6.4e-05 1024 110 2664 283392 24.0189 13.5248 918.924 419.026 1375.65 1375.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 650 0.000256 4096 175 3360 48960 11.4928 13.9589 543.618 417.967 987.122 987.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 0.000512 2048 400 1320 14400 5.19286 3.44474 35.2425 104.011 147.993 148.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 0.000128 512 510 432 82944 9.46355 3.38522 21.1999 102.208 136.444 136.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 690 0.000256 1024 175 816 49536 6.29568 3.38291 38.5386 103.984 152.331 152.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1740 0.000512 512 230 240 35712 0.72704 0.831488 3.6943 26.3064 31.6283 31.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 3.2e-05 2048 160 3672 387072 262.677 77.9121 2415.55 2274.59 5031.18 5031.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 680 3.2e-05 2048 175 1056 410112 138.337 55.9914 1469.01 1668.48 3332.02 3332.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 590 0.001024 512 275 432 0 0.37312 0.00448 23.966 24.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 680 0.000256 512 295 504 23040 6.14774 2.16675 7.62 119.538 135.744 111.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 6.4e-05 1024 110 2664 281088 23.9976 13.5127 638.834 417.344 1093.86 1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 650 0.000256 4096 175 3360 49280 11.5055 13.976 742.188 418.554 1186.31 1186.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 0.000512 2048 400 1320 14720 5.18576 3.45088 48.2286 104.202 161.17 161.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 0.000128 512 510 432 87040 9.57958 3.4185 29.7549 104.932 147.874 148.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 690 0.000256 1024 175 816 49920 6.29738 3.39149 52.5668 104.1 166.486 166.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1740 0.000512 512 230 240 35840 0.728288 0.830272 4.93744 26.2596 32.829 32.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 3.2e-05 2048 160 3672 394240 263.718 78.3537 3346.48 2294.78 5983.78 5984.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 680 3.2e-05 2048 175 1056 414720 138.037 56.062 2018.18 1675.55 3888.03 3888.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 0.001024 512 275 432 2560 1.5057 0.390976 1.06336 25.7066 28.8277 28.9546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 680 0.000256 512 295 504 25600 6.18963 1.86442 11.2884 99.6928 119.225 119.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 6.4e-05 1024 110 2664 284160 23.9021 13.5638 873.801 419.175 1330.61 1330.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 650 0.000256 4096 175 3360 48960 11.4708 13.9428 528.07 418.523 972.09 972.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 0.000512 2048 400 1320 14080 5.15923 3.41402 33.2684 103.66 145.607 145.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 0.000128 512 510 432 81920 9.61325 3.39645 20.3192 103.368 136.883 137.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 690 0.000256 1024 175 816 48640 6.28477 3.36896 36.9989 103.449 150.229 150.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1740 0.000512 512 230 240 35520 0.725376 0.827392 3.56963 26.2267 31.4213 31.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 3.2e-05 2048 160 3672 389120 267.304 78.9516 2356.78 2310.74 5014.22 5014.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 680 3.2e-05 2048 175 1056 414720 137.667 55.9964 1441.67 1677.28 3312.8 3312.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 590 0.001024 512 275 432 0 0.360832 0.004672 25.633 26.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 680 0.000256 512 295 504 25600 6.28922 2.22042 8.25206 125.422 142.449 116.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 6.4e-05 1024 110 2664 284160 23.8723 13.4937 623.492 419.639 1080.65 1080.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 650 0.000256 4096 175 3360 49152 11.479 13.954 947.264 418.802 1391.58 1391.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 0.000512 2048 400 1320 14592 5.19354 3.46134 61.2288 104.414 174.398 174.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 0.000128 512 510 432 86016 9.4009 3.40173 37.7003 103.233 153.918 154.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 690 0.000256 1024 175 816 49920 6.30499 3.40176 67.4073 104.296 181.539 181.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1740 0.000512 512 230 240 35712 0.725696 0.830016 6.32173 26.204 34.1526 34.2297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 3.2e-05 2048 160 3672 387072 264.921 78.2397 4182.41 2291.16 6817.18 6817.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 680 3.2e-05 2048 175 1056 414720 137.427 55.9168 2573.57 1672.76 4439.87 4440.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 0.001024 512 275 432 1536 1.47702 0.368992 1.00413 23.9897 26.995 27.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 680 0.000256 512 295 504 24576 6.12064 1.86016 14.2501 99.6994 122.114 122.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 6.4e-05 1024 110 2664 282624 23.9348 13.5 1103.92 418.375 1559.89 1560.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 650 0.000256 4096 175 3360 48768 11.4765 13.9303 604.014 417.316 1046.82 1046.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 0.000512 2048 400 1320 13824 5.18371 3.42016 36.771 103.655 149.128 149.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 0.000128 512 510 432 86016 9.41501 3.39757 24.8247 103.305 141.122 141.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 690 0.000256 1024 175 816 49152 6.26992 3.37101 42.4935 103.408 155.67 155.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1740 0.000512 512 230 240 35712 0.725728 0.830208 4.15574 26.2731 32.055 32.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 3.2e-05 2048 160 3672 380928 263.806 77.646 2628.08 2275.39 5245.36 5245.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 680 3.2e-05 2048 175 1056 411648 137.219 55.6319 1636.38 1664.96 3494.39 3494.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 590 0.001024 512 275 432 0 0.374784 0.005696 25.0556 25.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 680 0.000256 512 295 504 18432 6.44675 2.17498 7.27898 120.679 136.842 111.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 6.4e-05 1024 110 2664 279552 23.9917 13.4428 707.294 416.589 1161.48 1161.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 650 0.000256 4096 175 3360 49200 11.563 13.9943 937.298 419.434 1382.37 1382.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 0.000512 2048 400 1320 14800 5.22061 3.46307 61.1951 104.556 174.536 174.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 0.000128 512 510 432 83200 9.59018 3.4 36.1914 103.314 152.677 152.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 690 0.000256 1024 175 816 49600 6.36522 3.41197 65.846 104.431 180.18 180.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1740 0.000512 512 230 240 35800 0.729056 0.831488 6.32102 26.2335 34.1857 34.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 3.2e-05 2048 160 3672 390400 263.536 78.1619 4152.88 2285.62 6780.64 6780.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 680 3.2e-05 2048 175 1056 416000 137.869 56.0811 2540.03 1675.17 4409.35 4409.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 0.001024 512 275 432 1600 1.548 0.391136 1.03078 25.5648 28.6885 28.8126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 680 0.000256 512 295 504 25600 5.92352 1.86176 14.7903 99.7468 122.509 122.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 6.4e-05 1024 110 2664 283200 24.0215 13.5332 1093.71 419.181 1550.6 1550.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 650 0.000256 4096 175 3360 48800 11.5078 13.9612 629.314 417.466 1072.33 1072.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 0.000512 2048 400 1320 14400 5.18115 3.42544 40.2884 103.664 152.657 152.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 0.000128 512 510 432 83200 9.58934 3.40707 24.5572 103.29 141.021 141.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 690 0.000256 1024 175 816 48000 6.34557 3.37805 43.2924 103.414 156.558 156.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1740 0.000512 512 230 240 35600 0.727968 0.831488 4.31178 26.2846 32.2284 32.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 3.2e-05 2048 160 3672 384000 262.428 77.7438 2762.95 2267.51 5371.07 5371.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 680 3.2e-05 2048 175 1056 409600 138.095 55.8002 1694.51 1665.44 3554.04 3554.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 650 0.000256 4096 175 3360 49280 11.5016 13.9694 919.726 419.289 1364.57 1364.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 0.000512 2048 400 1320 14336 5.17674 3.42816 57.9962 103.873 170.576 170.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 0.000128 512 510 432 86016 9.45402 3.40173 36.5316 103.673 153.253 153.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 690 0.000256 1024 175 816 50176 6.3376 3.41606 65.0311 104.933 179.851 179.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1740 0.000512 512 230 240 35616 0.723584 0.829536 6.10614 26.2161 33.949 34.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 3.2e-05 2048 160 3672 394240 262.654 78.2688 4121 2290.73 6753.11 6753.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 680 3.2e-05 2048 175 1056 415744 137.539 55.9981 2494.27 1677.74 4365.75 4365.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 590 0.001024 512 275 432 0 0.364768 0.004992 23.6179 24.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 680 0.000256 512 295 504 25088 6.16982 2.19965 14.0907 121.297 144.027 120.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 6.4e-05 1024 110 2664 283136 23.9471 13.5118 1070.28 418.857 1526.76 1526.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 650 0.000256 4096 175 3360 48832 11.4538 13.9264 601.795 417.436 1044.7 1044.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 0.000512 2048 400 1320 14336 5.18669 3.44202 38.249 104.159 151.135 151.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 0.000128 512 510 432 78848 9.53664 4.58806 22.2822 101.337 137.932 138.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 690 0.000256 1024 175 816 48384 6.32851 3.3792 41.8348 103.866 155.541 155.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1740 0.000512 512 230 240 35392 0.722496 0.825536 4.16086 26.1351 31.9136 31.9909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 3.2e-05 2048 160 3672 387072 261.498 77.6461 2664.52 2272.26 5276.36 5276.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 680 3.2e-05 2048 175 1056 415744 137.358 55.9247 1646.36 1674.47 3514.31 3514.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 590 0.001024 512 275 432 0 0.362496 0.004672 23.6882 24.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 680 0.000256 512 295 504 21504 6.03216 2.11354 8.12067 116.946 133.479 109.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 6.4e-05 1024 110 2664 283136 23.9108 13.5004 709.853 418.887 1166.32 1166.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 650 0.000256 4096 175 3360 49200 11.56 13.9905 888.977 419.537 1334.15 1334.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 0.000512 2048 400 1320 14880 5.23005 3.47686 58.953 104.827 172.588 172.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 0.000128 512 510 432 84480 9.50966 3.40141 34.9947 103.334 151.425 151.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 690 0.000256 1024 175 816 49920 6.3599 3.41904 63.1132 104.675 177.697 177.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1740 0.000512 512 230 240 35760 0.727168 0.832768 5.9689 26.3071 33.9088 33.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 3.2e-05 2048 160 3672 391680 263.742 78.6317 3968.51 2289.09 6600.43 6600.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 680 3.2e-05 2048 175 1056 410880 138.296 55.9957 2387.41 1670.1 4252.01 4252.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 0.001024 512 275 432 1920 1.56243 0.389472 1.13462 25.5724 28.8272 28.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 680 0.000256 512 295 504 26880 5.91315 1.86483 14.326 99.7538 122.056 122.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 6.4e-05 1024 110 2664 282240 23.9753 13.5062 1041.77 417.735 1497.15 1497.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 650 0.000256 4096 175 3360 48960 11.4997 13.9714 570.837 418.531 1014.92 1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 0.000512 2048 400 1320 14400 5.17178 3.42221 37.1405 103.766 149.599 149.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 0.000128 512 510 432 84480 9.49389 3.40154 22.7335 103.321 139.132 139.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 690 0.000256 1024 175 816 48000 6.33981 3.37555 39.5546 103.454 152.853 152.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1740 0.000512 512 230 240 35040 0.720896 0.822816 3.93882 26.0402 31.5913 31.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 3.2e-05 2048 160 3672 384000 262.05 77.5219 2502.13 2267.45 5109.59 5109.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 680 3.2e-05 2048 175 1056 407040 139.204 55.9397 1523.62 1669.65 3388.6 3388.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 650 0.000256 4096 175 3360 49152 11.47 13.9521 848.133 418.345 1291.98 1292.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 0.000512 2048 400 1320 14848 5.22253 3.48122 55.7927 104.86 169.456 169.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 0.000128 512 510 432 86016 9.6015 3.40787 33.8766 104.639 151.713 151.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 690 0.000256 1024 175 816 50176 6.32614 3.4975 60.5798 105.43 175.965 176.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1740 0.000512 512 230 240 35840 0.725696 0.832064 5.79533 26.3156 33.7404 33.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 3.2e-05 2048 160 3672 393216 262.494 78.2402 3802.04 2286.19 6429.39 6429.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 680 3.2e-05 2048 175 1056 413696 137.608 55.9587 2296.81 1672.03 4162.6 4162.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 0.001024 512 275 432 2048 1.47696 0.374976 1.15293 24.0118 27.1741 27.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 680 0.000256 512 295 504 24576 6.14118 1.88403 12.6826 101.467 122.357 122.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 6.4e-05 1024 110 2664 282624 23.8892 13.4874 995.154 418.003 1450.69 1450.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 650 0.000256 4096 175 3360 49152 11.4946 13.9592 572.077 419.376 1016.98 1017.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 0.000512 2048 400 1320 13312 5.14614 3.36262 34.226 102.54 145.372 145.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 0.000128 512 510 432 81920 9.816 3.41606 22.0919 104.803 140.312 140.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 690 0.000256 1024 175 816 49152 6.38534 3.41197 40.427 104.956 155.309 155.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1740 0.000512 512 230 240 35328 0.719232 0.823296 3.97242 26.074 31.6574 31.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 3.2e-05 2048 160 3672 393216 261.887 77.8447 2565.69 2289.33 5195.19 5195.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 680 3.2e-05 2048 175 1056 409600 138.688 55.8564 1538.07 1672.02 3404.83 3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 590 0.001024 512 275 432 0 0.334592 0.004576 21.6257 22.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 680 0.000256 512 295 504 16384 6.58221 2.13376 5.98893 117.332 132.303 110.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 6.4e-05 1024 110 2664 282624 23.9009 13.4968 672.109 418.457 1128.12 1128.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 650 0.000256 4096 175 3375 49344 11.5124 13.9653 750.121 419.538 1195.22 1195.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 810 0.000512 2048 400 1325 15488 5.1799 3.4696 53.0958 104.687 166.53 166.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1100 0.000128 512 510 425 86016 9.58445 3.40992 26.6721 104.65 144.499 144.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 690 0.000256 1024 175 800 52224 6.2663 3.41606 52.9422 105.026 167.782 167.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1740 0.000512 512 230 225 36096 0.726976 0.831136 7.91171 26.3198 35.8609 35.9347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 3.2e-05 2048 160 3675 391168 266.09 78.6806 3342.58 2303.98 5991.78 5992.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 680 3.2e-05 2048 175 1050 414720 138.08 56.0026 1922.46 1676.97 3793.7 3793.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 590 0.001024 512 275 450 3072 1.48963 0.39072 1.08246 25.6955 28.8152 28.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 680 0.000256 512 295 500 27648 6.15645 1.88416 11.0671 101.447 120.744 120.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 6.4e-05 1024 110 2675 283136 23.9716 13.4979 825.162 419.464 1282.26 1282.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 650 0.000256 4096 175 3375 49280 11.5696 13.9899 667.892 419.202 1112.74 1112.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 810 0.000512 2048 400 1325 15360 5.1983 3.46906 45.4627 104.527 158.758 158.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1100 0.000128 512 510 425 87040 9.58451 3.41962 24.1664 104.905 142.256 142.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 690 0.000256 1024 175 800 52160 6.2912 3.4263 44.6068 104.913 159.366 159.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1740 0.000512 512 230 225 36080 0.728 0.832416 6.68275 26.2881 34.6017 34.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 3.2e-05 2048 160 3675 391680 266.024 78.6852 2770.03 2300.52 5415.71 5416.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 680 3.2e-05 2048 175 1050 414720 138.538 56.2996 1685.46 1676.81 3557.3 3557.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 0.001024 512 275 450 2560 1.49645 0.393216 0.862816 25.5163 28.4226 28.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 680 0.000256 512 295 500 28160 6.26106 1.88714 10.0109 101.575 119.914 120.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 6.4e-05 1024 110 2675 282880 24.1238 13.527 728.811 419.094 1185.72 1185.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 650 0.000256 4096 175 3375 49120 11.5033 13.9746 467.454 418.45 911.467 911.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 810 0.000512 2048 400 1325 15040 5.17395 3.44918 33.9651 104.188 146.881 146.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1100 0.000128 512 510 425 87040 9.58902 3.41933 15.9892 104.907 134.097 134.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 690 0.000256 1024 175 800 51200 6.25066 3.39146 32.4136 104.077 146.263 146.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1740 0.000512 512 230 225 36000 0.726432 0.83072 6.86109 26.2532 34.7408 34.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 3.2e-05 2048 160 3675 389120 267.892 78.7907 2077.43 2306.89 4731.46 4731.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 680 3.2e-05 2048 175 1050 414720 138.234 56.0954 1132.69 1676.44 3003.66 3003.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 590 0.001024 512 275 450 2560 1.49661 0.385184 0.736992 25.5338 28.3146 28.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 680 0.000256 512 295 500 25600 6.28685 1.86266 6.15562 99.6841 114.174 114.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 6.4e-05 1024 110 2675 282880 24.0394 13.5168 482.964 419.045 939.727 939.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 650 0.000256 4096 175 3375 49248 11.5159 13.9694 661.907 419.409 1106.88 1106.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 0.000512 2048 400 1325 15552 5.19933 3.47546 44.8758 104.89 158.547 158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 0.000128 512 510 425 86016 9.54192 3.41021 25.6005 104.311 143.057 143.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 690 0.000256 1024 175 800 51840 6.27117 3.4144 47.4628 104.848 162.125 162.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1740 0.000512 512 230 225 36096 0.728544 0.831488 4.19933 26.3245 32.1572 32.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 3.2e-05 2048 160 3675 390144 265.972 78.6373 2944.46 2301.11 5590.63 5590.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 680 3.2e-05 2048 175 1050 413184 138.366 56.0251 1788.17 1675.35 3658.12 3658.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 0.001024 512 275 450 3072 1.48387 0.381792 1.05158 25.5301 28.6021 28.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 680 0.000256 512 295 500 26112 6.25306 1.86141 10.0987 99.7095 118.109 118.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 6.4e-05 1024 110 2675 282624 23.9982 13.5116 776.673 418.751 1233.1 1233.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 650 0.000256 4096 175 3375 49152 11.4855 13.9544 495.882 418.801 940.204 940.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 810 0.000512 2048 400 1325 15360 5.17123 3.45677 35.1788 104.41 148.315 148.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1100 0.000128 512 510 425 82944 9.57258 3.39792 16.3421 103.22 132.716 132.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 690 0.000256 1024 175 800 51456 6.24819 3.40704 31.1896 104.294 145.266 145.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1740 0.000512 512 230 225 35904 0.723392 0.828096 6.89616 26.2012 34.7216 34.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 3.2e-05 2048 160 3675 387072 265.062 78.1719 1882.92 2291.12 4517.71 4518.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 680 3.2e-05 2048 175 1050 411648 138.468 55.9884 1149.12 1674.07 3017.84 3018.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 0.001024 512 275 450 1536 1.48842 0.37024 0.686752 23.9837 26.6855 26.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 680 0.000256 512 295 500 24576 6.36141 1.85978 6.33606 99.6987 114.439 114.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 6.4e-05 1024 110 2675 282624 23.9548 13.4922 502.628 418.468 958.705 958.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 650 0.000256 4096 175 3375 49280 11.5542 13.984 715.343 419.487 1160.45 1160.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 0.000512 2048 400 1325 15456 5.20966 3.47341 48.3707 104.896 162.049 162.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 0.000128 512 510 425 86016 9.63894 3.41606 27.7497 104.817 145.809 145.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 690 0.000256 1024 175 800 51968 6.29334 3.41606 50.8839 104.827 165.551 165.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1740 0.000512 512 230 225 36064 0.729088 0.833536 4.53827 26.3287 32.5011 32.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 3.2e-05 2048 160 3675 390656 265.785 78.4563 3165.12 2299.4 5809.21 5809.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 680 3.2e-05 2048 175 1050 413952 138.114 56.0781 1918.17 1675.58 3788.15 3788.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 0.001024 512 275 450 2688 1.4752 0.382976 1.07091 25.2787 28.3625 28.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 680 0.000256 512 295 500 26880 6.17795 1.8672 11.4122 99.8805 119.526 119.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 6.4e-05 1024 110 2675 282240 24.0943 13.5256 827.049 418.813 1283.64 1283.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 650 0.000256 4096 175 3375 49056 11.5158 13.9694 447.696 419.239 892.504 892.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 0.000512 2048 400 1325 14784 5.16106 3.41888 29.4984 103.857 142.039 142.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1100 0.000128 512 510 425 82432 9.65267 3.40387 17.2312 103.667 134.142 134.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 690 0.000256 1024 175 800 51968 6.27197 3.41331 33.3722 104.921 148.109 148.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1740 0.000512 512 230 225 35840 0.724032 0.828672 2.97139 26.2148 30.8095 30.8866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 3.2e-05 2048 160 3675 387072 268.306 78.8017 1976.33 2309.57 4633.45 4633.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 680 3.2e-05 2048 175 1050 412160 138.428 56.031 1212.68 1675.34 3082.68 3082.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 0.001024 512 275 450 1792 1.45229 0.360576 0.764384 23.6663 26.4033 26.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 680 0.000256 512 295 500 25088 6.16733 1.82573 6.87395 97.6755 112.735 112.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 6.4e-05 1024 110 2675 281344 24.094 13.5164 523.597 418.932 980.305 980.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 650 0.000256 4096 175 3375 49152 11.4951 13.9602 736.902 418.699 1181.14 1181.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 0.000512 2048 400 1325 15360 5.18554 3.46781 49.8716 104.69 163.317 163.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 0.000128 512 510 425 86016 9.59971 3.40989 28.6504 104.594 146.435 146.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 690 0.000256 1024 175 800 51712 6.26118 3.40582 52.8353 104.611 167.239 167.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1740 0.000512 512 230 225 35968 0.726816 0.831488 4.70422 26.2728 32.6035 32.6816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 3.2e-05 2048 160 3675 389120 265.463 78.3142 3222.53 2296.83 5863.59 5863.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 680 3.2e-05 2048 175 1050 413696 138.204 56.0149 1977.35 1677.2 3848.97 3849.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 0.001024 512 275 450 3072 1.49098 0.39056 1.20563 25.7078 28.9498 29.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 680 0.000256 512 295 500 26624 6.2937 1.88211 11.3509 101.43 121.148 121.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 6.4e-05 1024 110 2675 282624 24.0278 13.4998 827.891 419.211 1284.79 1284.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 650 0.000256 4096 175 3375 48896 11.4798 13.9509 485.711 418.225 929.456 929.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 0.000512 2048 400 1325 15360 5.20144 3.47795 33.3306 104.826 146.937 147.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 0.000128 512 510 425 86016 9.60765 3.40582 19.0512 104.602 136.849 136.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 690 0.000256 1024 175 800 51200 6.28342 3.40992 34.9262 104.667 149.415 149.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1740 0.000512 512 230 225 35840 0.727712 0.835584 3.25133 26.3073 31.1938 31.2709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 3.2e-05 2048 160 3675 385024 268.492 78.5195 2068.15 2307.41 4723 4723.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 680 3.2e-05 2048 175 1050 409600 138.675 55.873 1279.18 1669.83 3143.76 3143.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 0.001024 512 275 450 2048 1.4911 0.368832 0.875232 24.0012 26.8913 27.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 680 0.000256 512 295 500 24576 6.45971 1.88262 7.17715 101.452 117.165 117.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 6.4e-05 1024 110 2675 280576 24.0632 13.4884 530.985 417.798 986.497 986.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 650 0.000256 4096 175 3375 49248 11.5476 13.9919 782.415 419.536 1227.58 1227.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 0.000512 2048 400 1325 15264 5.20765 3.46317 52.472 104.684 165.929 166.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 0.000128 512 510 425 85248 9.5303 3.40992 30.3488 103.803 147.273 147.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 690 0.000256 1024 175 800 51840 6.27146 3.4135 55.8239 104.604 170.242 170.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1740 0.000512 512 230 225 36000 0.728512 0.831776 4.96256 26.2677 32.8606 32.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 3.2e-05 2048 160 3675 387072 267.074 78.5388 3462.22 2300.89 6109.16 6109.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 680 3.2e-05 2048 175 1050 414720 138.261 56.0656 2122.45 1675.97 3992.95 3993.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 0.001024 512 275 450 2304 1.4471 0.375136 1.05088 23.9816 27.011 27.1363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 680 0.000256 512 295 500 25344 6.16598 1.84563 11.6649 99.2143 119.085 119.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 6.4e-05 1024 110 2675 282240 24.1262 13.5249 919.213 419.152 1376.18 1376.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 650 0.000256 4096 175 3375 48960 11.4852 13.951 557.314 418.031 1000.86 1000.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 0.000512 2048 400 1325 14976 5.15955 3.44518 37.2728 104.029 150.006 150.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 0.000128 512 510 425 82944 9.46579 3.3833 21.5256 102.229 136.786 136.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 690 0.000256 1024 175 800 50688 6.24435 3.38534 39.5957 103.844 153.196 153.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1740 0.000512 512 230 225 36000 0.72704 0.833536 3.63866 26.3028 31.5735 31.6551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 3.2e-05 2048 160 3675 377856 269.299 78.6936 2416.4 2299.53 5064.37 5064.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 680 3.2e-05 2048 175 1050 410112 138.309 55.892 1501.88 1668.73 3365 3365.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 0.001024 512 275 450 2304 1.46208 0.370688 0.98576 24.0166 26.9971 27.1258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 680 0.000256 512 295 500 23040 6.14189 1.79059 7.83347 95.5867 111.541 111.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 6.4e-05 1024 110 2675 281088 24.0076 13.8627 655.534 417.586 1111.15 1111.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 650 0.000256 4096 175 3375 49120 11.4959 13.966 759.432 418.601 1203.58 1203.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 0.000512 2048 400 1325 15040 5.17389 3.4487 50.5525 104.221 163.495 163.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 0.000128 512 510 425 87040 9.58371 3.41606 30.1208 104.943 148.249 148.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 690 0.000256 1024 175 800 51200 6.24538 3.39136 53.8588 104.111 167.735 167.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1740 0.000512 512 230 225 36000 0.725312 0.831488 4.80563 26.2622 32.6964 32.7717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 3.2e-05 2048 160 3675 389120 267.237 78.7818 3374.04 2308.28 6028.78 6029.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 680 3.2e-05 2048 175 1050 414720 138.025 56.0595 2060.03 1675.71 3930.02 3930.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 0.001024 512 275 450 2560 1.49501 0.38544 1.10358 25.5348 28.678 28.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 680 0.000256 512 295 500 25600 6.22922 1.86115 11.3478 99.6971 119.323 119.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 6.4e-05 1024 110 2675 282880 24.0132 13.8456 893.288 431.299 1362.61 1362.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 650 0.000256 4096 175 3375 48960 11.4758 13.9479 532.638 418.005 976.155 976.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 0.000512 2048 400 1325 14720 5.14419 3.41194 35.013 103.527 147.196 147.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 0.000128 512 510 425 81920 9.61014 3.40045 20.252 103.245 136.689 136.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 690 0.000256 1024 175 800 49920 6.22934 3.37085 37.0542 103.322 150.105 150.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1740 0.000512 512 230 225 35840 0.726784 0.82944 3.4295 26.1939 31.2504 31.3278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 3.2e-05 2048 160 3675 389120 267.442 78.6171 2365.59 2307.36 5019.45 5019.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 680 3.2e-05 2048 175 1050 414720 137.682 55.9786 1444.12 1675.21 3313.19 3313.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 590 0.001024 512 275 450 0 0.364224 0.004608 23.6372 24.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 680 0.000256 512 295 500 25600 6.29501 2.22909 8.29395 123.372 140.459 116.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 6.4e-05 1024 110 2675 281600 24.0975 13.5042 623.009 419.139 1079.91 1080.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 650 0.000256 4096 175 3375 49152 11.4749 13.953 926.818 419.2 1371.54 1371.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 0.000512 2048 400 1325 15360 5.16867 3.45907 62.3529 104.513 175.597 175.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 0.000128 512 510 425 82944 9.56224 3.3943 35.1693 103.324 151.633 151.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 690 0.000256 1024 175 800 51456 6.2416 3.40144 65.7035 104.39 179.868 179.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1740 0.000512 512 230 225 35904 0.724992 0.82832 5.90659 26.2248 33.7571 33.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 3.2e-05 2048 160 3675 387072 264.959 78.3119 4062.3 2293.35 6699.35 6699.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 680 3.2e-05 2048 175 1050 411648 138.254 55.9685 2479.27 1674.36 4348.05 4348.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 0.001024 512 275 450 1536 1.49542 0.378176 1.03552 23.9983 27.0611 27.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 680 0.000256 512 295 500 24576 6.02874 1.85958 13.9309 99.7495 121.755 121.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 6.4e-05 1024 110 2675 282624 23.9255 13.4948 1082.63 418.817 1539.03 1539.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 650 0.000256 4096 175 3375 48768 11.4691 13.9351 616.395 417.567 1059.45 1059.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 0.000512 2048 400 1325 14592 5.15818 3.41962 39.6606 103.72 152.062 152.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 0.000128 512 510 425 79872 9.74931 3.40122 22.8137 103.371 139.515 139.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 690 0.000256 1024 175 800 50688 6.19549 3.37306 43.6479 103.476 156.822 156.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1740 0.000512 512 230 225 35712 0.724544 0.83344 3.95795 26.2881 31.8748 31.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 3.2e-05 2048 160 3675 380928 263.798 77.748 2680.42 2276.82 5299.24 5299.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 680 3.2e-05 2048 175 1050 405504 138.919 55.6728 1641.8 1667.55 3504.13 3504.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 590 0.001024 512 275 450 0 0.374528 0.004896 25.0662 25.5271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 680 0.000256 512 295 500 18432 6.43894 2.1735 7.30694 120.713 136.902 111.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 6.4e-05 1024 110 2675 279552 23.9979 13.4485 720.637 416.807 1175.05 1175.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 650 0.000256 4096 175 3375 49200 11.5668 13.9981 930.97 419.078 1375.7 1375.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 0.000512 2048 400 1325 15200 5.20787 3.46896 61.7802 104.466 175.028 175.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 0.000128 512 510 425 83200 9.58966 3.40381 35.4165 103.227 151.829 151.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 690 0.000256 1024 175 800 51200 6.29824 3.41197 65.4087 104.34 179.585 179.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1740 0.000512 512 230 225 35800 0.72704 0.827392 5.92938 26.2143 33.7713 33.8477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 3.2e-05 2048 160 3675 384000 268.136 78.4561 4040.06 2301.56 6688.66 6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 680 3.2e-05 2048 175 1050 412800 138.62 56.2115 2492.18 1673.76 4360.97 4361.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 0.001024 512 275 450 1600 1.55075 0.386048 1.06234 25.5512 28.7073 28.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 680 0.000256 512 295 500 25600 6.01328 1.86368 14.5071 99.7023 122.273 122.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 6.4e-05 1024 110 2675 281600 24.1609 13.6678 1080.05 418.677 1536.72 1536.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 650 0.000256 4096 175 3375 48800 11.4959 13.9596 622.905 417.465 1065.91 1065.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 0.000512 2048 400 1325 14400 5.17734 3.41616 39.9368 103.662 152.295 152.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 0.000128 512 510 425 83200 9.59827 3.40278 23.8512 103.294 140.332 140.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 690 0.000256 1024 175 800 49600 6.27693 3.38032 43.1852 103.413 156.381 156.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1740 0.000512 512 230 225 35600 0.72736 0.83216 4.03242 26.2902 31.9534 32.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 3.2e-05 2048 160 3675 371200 272.633 78.6339 2613.98 2301.38 5267.06 5267.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 680 3.2e-05 2048 175 1050 409600 138.164 55.8062 1656.52 1665.44 3516.12 3516.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 650 0.000256 4096 175 3375 49056 11.4954 13.9773 896.456 418.886 1340.89 1340.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 0.000512 2048 400 1325 14784 5.1537 3.4104 58.5571 103.769 170.992 171.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 0.000128 512 510 425 82432 9.64925 3.40154 34.0228 103.583 150.836 150.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 690 0.000256 1024 175 800 51968 6.2751 3.41379 64.5744 104.83 179.225 179.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1740 0.000512 512 230 225 35840 0.72272 0.825344 5.72451 26.1913 33.535 33.6091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 3.2e-05 2048 160 3675 387072 268.307 78.6353 3955.96 2309.5 6612.84 6613.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 680 3.2e-05 2048 175 1050 412160 138.363 56.0394 2414.75 1672.78 4282.12 4282.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 0.001024 512 275 450 1792 1.45091 0.365888 1.11558 23.6527 26.7406 26.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 680 0.000256 512 295 500 25088 6.08528 1.82304 13.5156 97.636 119.25 119.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 6.4e-05 1024 110 2675 281344 24.0885 13.7259 1051.52 418.389 1507.89 1508.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 650 0.000256 4096 175 3375 48384 11.4554 13.9246 581.993 417.096 1024.55 1024.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 0.000512 2048 400 1325 14336 5.18691 3.44835 37.6074 104.073 150.415 150.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 0.000128 512 510 425 78848 9.54406 3.3688 21.5178 101.256 135.882 136.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 690 0.000256 1024 175 800 50176 6.25664 3.3792 41.3586 103.778 154.897 155.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1740 0.000512 512 230 225 35392 0.722944 0.82576 3.74784 26.1165 31.4871 31.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 3.2e-05 2048 160 3675 372736 272.453 78.751 2493.15 2308.22 5153.01 5153.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 680 3.2e-05 2048 175 1050 408576 139.204 55.9115 1567.16 1674.88 3437.35 3437.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 590 0.001024 512 275 450 0 0.363712 0.005344 23.6791 24.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 680 0.000256 512 295 500 21504 6.03162 2.11066 7.99366 116.891 133.29 109.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 6.4e-05 1024 110 2675 279552 24.2048 13.5052 683.287 418.637 1139.79 1139.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 650 0.000256 4096 175 3375 49200 11.5468 13.9885 872.923 419.45 1317.99 1318.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 0.000512 2048 400 1325 15360 5.21174 3.46931 59.1275 104.803 172.71 172.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 0.000128 512 510 425 84480 9.50998 3.39968 33.7453 103.311 150.154 150.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 690 0.000256 1024 175 800 51840 6.28198 3.41197 62.5709 104.652 177.045 177.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1740 0.000512 512 230 225 36000 0.72704 0.8288 5.5624 26.2999 33.487 33.5606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 3.2e-05 2048 160 3675 384000 269.261 78.7522 3799.93 2310.89 6459.27 6459.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 680 3.2e-05 2048 175 1050 410880 138.285 55.956 2331.2 1669.71 4195.35 4195.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 0.001024 512 275 450 1920 1.548 0.391168 1.15158 25.5735 28.8239 28.9527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 680 0.000256 512 295 500 26880 5.97357 1.86227 13.8534 99.7545 121.624 121.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 6.4e-05 1024 110 2675 280320 24.114 13.5468 1013.79 417.862 1469.47 1469.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 650 0.000256 4096 175 3375 48960 11.4913 13.9742 574.032 418.938 1018.52 1018.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 0.000512 2048 400 1325 14400 5.16522 3.42029 37.0055 103.867 149.558 149.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 0.000128 512 510 425 84480 9.50099 3.40346 22.7561 103.422 139.269 139.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 690 0.000256 1024 175 800 49920 6.24291 3.37846 40.2193 103.553 153.522 153.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1740 0.000512 512 230 225 35520 0.719552 0.821248 3.77005 26.0637 31.4453 31.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 3.2e-05 2048 160 3675 368640 273.273 78.7171 2420.73 2310.49 5083.64 5083.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 680 3.2e-05 2048 175 1050 407040 139.225 55.9296 1536.56 1670.58 3402.49 3402.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 650 0.000256 4096 175 3375 48896 11.4747 13.9445 830.995 418.634 1275.13 1275.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 0.000512 2048 400 1325 15360 5.20534 3.48154 56.6907 104.933 170.409 170.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 0.000128 512 510 425 86016 9.60042 3.41027 33.0234 104.713 150.939 151.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 690 0.000256 1024 175 800 51200 6.28586 3.40787 59.104 104.77 173.694 173.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1740 0.000512 512 230 225 35840 0.72736 0.830208 5.42403 26.6016 33.656 33.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 3.2e-05 2048 160 3675 385024 268.548 78.4796 3629.66 2309.7 6286.82 6287.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 680 3.2e-05 2048 175 1050 409600 138.67 55.9429 2214.94 1671.45 4081.21 4081.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 0.001024 512 275 450 2048 1.49539 0.377408 1.19517 24.0181 27.2439 27.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 680 0.000256 512 295 500 24576 6.26778 1.88429 12.6356 101.501 122.471 122.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 6.4e-05 1024 110 2675 280576 24.0754 13.4862 964.764 418.193 1420.68 1420.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 650 0.000256 4096 175 3375 48640 11.4932 13.9639 586.477 418.965 1030.98 1031.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 0.000512 2048 400 1325 14336 5.11283 3.36077 37.4773 102.438 148.487 148.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 0.000128 512 510 425 81920 9.82362 3.41402 22.3139 104.703 140.434 140.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 690 0.000256 1024 175 800 51200 6.29587 3.41213 42.0038 104.852 156.694 156.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1740 0.000512 512 230 225 35328 0.72112 0.825344 3.88045 26.0492 31.548 31.6207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 3.2e-05 2048 160 3675 376832 274.757 79.6708 2523.2 2330.28 5208.35 5208.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 680 3.2e-05 2048 175 1050 409600 138.726 55.8572 1575.68 1670.38 3440.83 3440.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 590 0.001024 512 275 450 0 0.334976 0.005664 21.6189 22.0402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 680 0.000256 512 295 500 16384 6.58995 2.13162 6.13267 117.277 132.394 110.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 6.4e-05 1024 110 2675 278528 24.2528 13.4916 678.357 418.034 1134.29 1134.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 650 0.000256 4096 175 3360 49600 11.5175 13.9638 652.084 419.501 1097.16 1097.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 810 0.000512 2048 400 1312 15104 5.19229 3.46381 44.755 104.678 158.188 158.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1100 0.000128 512 510 448 83968 9.67933 3.40957 23.8747 104.644 141.789 141.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 690 0.000256 1024 175 800 51456 6.29046 3.41962 45.4117 104.993 160.243 160.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1740 0.000512 512 230 224 35904 0.724928 0.830752 6.72538 26.3129 34.6618 34.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 3.2e-05 2048 160 3680 395264 263.49 78.2082 2945.62 2292.76 5580.53 5580.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 680 3.2e-05 2048 175 1056 417792 137.651 55.961 1700.36 1678.3 3572.47 3572.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 590 0.001024 512 275 448 1536 1.5727 0.388672 0.65504 25.6961 28.4664 28.5923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 680 0.000256 512 295 512 29696 6.07718 1.88336 10.4639 101.434 120.042 120.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 6.4e-05 1024 110 2656 282112 24.0684 13.7529 713.957 419.434 1171.37 1171.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 650 0.000256 4096 175 3360 49408 11.4867 13.9571 453.487 418.979 897.993 898.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 810 0.000512 2048 400 1312 15104 5.19965 3.46173 33.3436 104.77 146.876 146.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1100 0.000128 512 510 448 83968 9.70262 3.40992 16.4448 104.764 134.504 134.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 690 0.000256 1024 175 800 51200 6.2799 3.41011 36.8231 104.683 151.324 151.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1740 0.000512 512 230 224 35840 0.72704 0.83072 6.6921 26.2903 34.6106 34.6981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 3.2e-05 2048 160 3680 393216 263.183 78.1169 2051.59 2287.36 4680.69 4681.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 680 3.2e-05 2048 175 1056 417792 138.287 56.0046 1979.03 1676.79 3850.32 3850.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 590 0.001024 512 275 448 1024 1.60086 0.390912 0.493376 25.7099 28.3553 28.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 680 0.000256 512 295 512 28672 6.20218 1.88029 6.99507 101.462 116.722 116.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1040 6.4e-05 1024 110 2656 281600 24.1434 13.5044 466.291 419.467 923.571 923.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 650 0.000256 4096 175 3360 49600 11.5692 13.9899 667.815 419.094 1112.56 1112.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 810 0.000512 2048 400 1312 15040 5.21546 3.4672 44.7304 104.497 158.011 158.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1100 0.000128 512 510 448 84480 9.73046 3.41782 24.7763 104.873 142.986 143.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 690 0.000256 1024 175 800 51520 6.31171 3.42842 44.2694 104.887 159.026 159.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1740 0.000512 512 230 224 35920 0.729952 0.831872 6.76096 26.2793 34.6722 34.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 3.2e-05 2048 160 3680 396800 262.742 78.3336 2803.84 2286.18 5431.52 5431.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 680 3.2e-05 2048 175 1056 417280 138.002 56.1029 1692.95 1676.48 3563.73 3563.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 0.001024 512 275 448 1280 1.57101 0.391168 0.667936 25.5138 28.2999 28.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 680 0.000256 512 295 512 29440 6.02954 1.8872 10.861 101.562 120.528 120.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 6.4e-05 1024 110 2656 282240 24.1551 13.5423 722.335 419.074 1179.26 1179.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 650 0.000256 4096 175 3360 49440 11.5026 13.971 464.707 418.531 908.796 908.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 810 0.000512 2048 400 1312 14720 5.18288 3.44621 33.2379 104.204 146.168 146.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1100 0.000128 512 510 448 84480 9.71811 3.41965 16.2233 104.928 134.471 134.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 690 0.000256 1024 175 800 50560 6.27779 3.39149 28.6137 104.097 142.507 142.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1740 0.000512 512 230 224 35840 0.7256 0.831136 6.48886 26.2551 34.3724 34.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 3.2e-05 2048 160 3680 394240 263.76 78.4761 1797.11 2293.62 4433.42 4433.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 680 3.2e-05 2048 175 1056 417280 137.68 56.0456 1138.07 1676.56 3008.56 3008.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 0.001024 512 275 448 1280 1.56851 0.385024 0.61968 25.5413 28.27 28.3957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 680 0.000256 512 295 512 28160 6.13062 1.86368 6.85222 99.6867 114.718 114.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 6.4e-05 1024 110 2656 281600 24.1457 14.3582 465.276 419.151 923.092 923.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 650 0.000256 4096 175 3360 49536 11.5188 13.9773 673.505 419.058 1118.14 1118.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 0.000512 2048 400 1312 15168 5.20189 3.47315 44.5005 104.801 158.076 158.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 0.000128 512 510 448 82944 9.71421 3.40976 26.5211 104.223 144.051 144.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 690 0.000256 1024 175 800 51456 6.28803 3.41402 47.4632 104.756 162.051 162.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1740 0.000512 512 230 224 35904 0.728544 0.834784 4.32944 26.298 32.2617 32.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 3.2e-05 2048 160 3680 393216 263.616 78.3543 3009.7 2291.35 5643.47 5643.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 680 3.2e-05 2048 175 1056 416256 137.58 55.9964 1834.52 1672.68 3700.96 3701.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 0.001024 512 275 448 1536 1.56918 0.391168 0.789504 25.5109 28.4191 28.5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 680 0.000256 512 295 512 27648 6.10061 1.85962 11.3853 99.6675 119.202 119.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 6.4e-05 1024 110 2656 281088 24.1238 13.5741 772.851 418.521 1229.23 1229.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 650 0.000256 4096 175 3360 49344 11.4725 13.953 505.856 419.2 950.566 950.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 810 0.000512 2048 400 1312 14976 5.18746 3.46112 35.8578 104.514 149.121 149.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1100 0.000128 512 510 448 79872 9.73683 3.39939 16.8979 103.32 133.542 133.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 690 0.000256 1024 175 800 50688 6.27702 3.39968 31.6026 104.394 145.802 145.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1740 0.000512 512 230 224 35712 0.724256 0.828224 2.88602 26.2253 30.7364 30.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 3.2e-05 2048 160 3680 387072 264.946 78.2289 1898.77 2293.23 4535.61 4535.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 680 3.2e-05 2048 175 1056 414720 137.502 55.9227 1167.6 1674.38 3035.59 3035.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 590 0.001024 512 275 448 0 0.369632 0.004128 23.944 24.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 680 0.000256 512 295 512 27648 6.15622 2.23245 7.46035 123.69 139.809 115.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 6.4e-05 1024 110 2656 281088 24.0874 13.5043 500.55 418.865 957.168 957.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 650 0.000256 4096 175 3360 49504 11.5592 13.994 660.811 419.484 1105.93 1106.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 0.000512 2048 400 1312 15008 5.23126 3.47955 43.414 104.892 157.119 157.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 0.000128 512 510 448 84224 9.73168 3.41594 26.4464 104.819 144.598 144.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 690 0.000256 1024 175 800 51072 6.31357 3.41606 46.7317 104.837 161.429 161.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1740 0.000512 512 230 224 35840 0.731136 0.831968 4.26765 26.3282 32.2298 32.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 3.2e-05 2048 160 3680 394240 263.561 78.3249 2968.67 2289.79 5600.78 5601.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 680 3.2e-05 2048 175 1056 415744 137.918 56.1087 1798.56 1673.86 3666.63 3666.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 0.001024 512 275 448 896 1.5729 0.382976 0.653088 25.2754 28.0428 28.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 680 0.000256 512 295 512 28672 6.08582 1.87005 11.228 99.8816 119.256 119.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 6.4e-05 1024 110 2656 281344 24.1638 13.5252 767.903 421.988 1227.74 1227.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 650 0.000256 4096 175 3360 49280 11.4988 13.9695 420.155 419.231 864.937 865.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 0.000512 2048 400 1312 14336 5.17366 3.41994 27.3376 103.945 139.979 140.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 0.000128 512 510 448 82432 9.64794 3.40582 16.8508 103.728 133.817 133.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 690 0.000256 1024 175 800 51072 6.30368 3.41446 30.3224 104.923 145.093 145.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1740 0.000512 512 230 224 35616 0.724352 0.827392 2.8233 26.2145 30.659 30.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 3.2e-05 2048 160 3680 394240 262.732 78.3008 1903.45 2290.29 4535.22 4535.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 680 3.2e-05 2048 175 1056 415744 137.574 55.9795 1156.8 1674.18 3024.73 3024.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 590 0.001024 512 275 448 0 0.360448 0.004384 23.6117 24.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 680 0.000256 512 295 512 25088 6.16512 2.18726 6.5217 121.29 136.432 112.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 6.4e-05 1024 110 2656 281344 24.1173 13.5088 491.912 418.834 948.538 948.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 650 0.000256 4096 175 3360 49392 11.5653 13.9887 421.2 419.508 866.346 866.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 810 0.000512 2048 400 1312 14112 5.17898 3.40723 28.6155 103.402 140.701 140.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1100 0.000128 512 510 448 80640 9.92672 3.41606 13.9489 104.895 132.377 132.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 690 0.000256 1024 175 800 51072 6.32733 3.42221 26.0096 104.986 140.88 140.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1740 0.000512 512 230 224 35280 0.72704 0.824416 6.7816 26.1777 34.5838 34.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 3.2e-05 2048 160 3680 387072 268.835 78.6601 1538.39 2309.64 4195.96 4196.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 680 3.2e-05 2048 175 1056 413952 138.1 56.0845 948.038 1674.9 2817.31 2817.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 590 0.001024 512 275 448 0 0.378528 0.004096 25.299 25.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 680 0.000256 512 295 512 26880 6.07197 2.21354 6.01968 123.01 137.581 111.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 6.4e-05 1024 110 2656 279552 24.3128 13.526 401.988 418.794 858.786 858.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 650 0.000256 4096 175 3360 49408 11.4895 13.9622 669.579 418.99 1114.11 1114.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 0.000512 2048 400 1312 15104 5.19696 3.46579 44.1846 104.761 157.711 157.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 0.000128 512 510 448 83968 9.69485 3.41171 26.6187 104.666 144.572 144.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 690 0.000256 1024 175 800 51200 6.28637 3.40822 47.6726 104.689 162.193 162.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1740 0.000512 512 230 224 35840 0.726528 0.831424 4.40282 26.2904 32.3204 32.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 3.2e-05 2048 160 3680 393216 262.723 78.1468 2952.56 2287.4 5581.29 5581.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 680 3.2e-05 2048 175 1056 417792 137.587 55.9685 1815.53 1678.35 3687.64 3687.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 0.001024 512 275 448 1024 1.60131 0.38912 0.708928 25.714 28.5707 28.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 680 0.000256 512 295 512 28672 6.09341 1.88531 11.4526 101.463 121.081 121.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 6.4e-05 1024 110 2656 281600 24.134 13.5004 751.05 419.515 1208.37 1208.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 650 0.000256 4096 175 3360 49152 11.477 13.9434 450.126 418.638 894.27 894.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 0.000512 2048 400 1312 14848 5.20982 3.48352 29.9473 104.94 143.681 143.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 0.000128 512 510 448 81920 9.8216 3.40992 17.5941 104.71 135.726 135.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 690 0.000256 1024 175 800 51200 6.2905 3.408 32.4375 104.773 147.04 147.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1740 0.000512 512 230 224 35840 0.728256 0.833536 3.0761 26.3338 31.0434 31.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 3.2e-05 2048 160 3680 393216 262.549 78.2486 1942.56 2287.74 4571.54 4571.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 680 3.2e-05 2048 175 1056 413696 137.641 55.8419 1193.47 1673 3060.15 3060.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 590 0.001024 512 275 448 0 0.370208 0.004352 23.9694 24.4261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 680 0.000256 512 295 512 28672 6.19251 2.25232 7.7151 125.469 141.897 117.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 6.4e-05 1024 110 2656 280576 24.0806 13.4903 481.009 418.178 936.925 937.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 650 0.000256 4096 175 3360 48768 11.4612 13.9303 369.491 417.259 812.22 812.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 0.000512 2048 400 1312 14592 5.15843 3.41606 24.6187 103.642 136.935 137.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1100 0.000128 512 510 448 79872 9.75114 3.39792 14.5717 103.286 131.192 131.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 690 0.000256 1024 175 800 49152 6.27155 3.36816 26.9557 103.397 140.117 140.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1740 0.000512 512 230 224 35712 0.727008 0.829344 2.61635 26.2718 30.5179 30.5909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 3.2e-05 2048 160 3680 380928 263.914 77.7068 1568.62 2275.16 4185.84 4186.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 680 3.2e-05 2048 175 1056 411648 137.271 55.7056 989.774 1664.8 2847.74 2847.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 590 0.001024 512 275 448 0 0.370688 0.005888 25.0476 25.5049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 680 0.000256 512 295 512 24576 6.05354 2.16883 5.85024 120.658 134.994 109.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 6.4e-05 1024 110 2656 279552 23.9939 13.4552 402.801 416.502 856.91 857.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 650 0.000256 4096 175 3360 49536 11.5528 13.9881 956.205 419.483 1401.31 1401.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 0.000512 2048 400 1312 14976 5.21712 3.46467 62.7929 104.678 176.253 176.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 0.000128 512 510 448 82944 9.65478 3.41232 37.7463 103.794 154.791 154.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 690 0.000256 1024 175 800 51264 6.2888 3.41382 67.8817 104.598 182.31 182.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1740 0.000512 512 230 224 35712 0.727712 0.835584 6.19741 26.2717 34.1039 34.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 3.2e-05 2048 160 3680 391680 263.653 78.3741 4249.63 2288.44 6880.53 6880.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 680 3.2e-05 2048 175 1056 417024 137.732 56.0636 2595.26 1677.5 4466.75 4466.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 32 590 0.001024 512 275 448 0 0.37696 0.00416 23.9284 24.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 680 0.000256 512 295 512 27648 5.99776 2.22822 16.1702 123.141 147.804 123.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 6.4e-05 1024 110 2656 281088 24.2063 13.5222 1098.99 419.339 1556.23 1556.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 650 0.000256 4096 175 3360 49248 11.4972 13.9635 601.845 418.382 1045.77 1045.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 0.000512 2048 400 1312 14400 5.18746 3.44042 37.9631 104.118 150.807 150.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 0.000128 512 510 448 78336 9.70317 3.384 23.2745 102.313 138.859 139.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 690 0.000256 1024 175 800 50688 6.24253 3.38397 42.6198 103.93 156.31 156.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1740 0.000512 512 230 224 35712 0.726816 0.83152 4.02842 26.3195 31.9793 32.0524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 3.2e-05 2048 160 3680 387072 262.519 77.8795 2654.58 2277.36 5272.77 5273.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 680 3.2e-05 2048 175 1056 414720 137.281 55.8923 1638.59 1670.16 3502.11 3502.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 590 0.001024 512 275 448 0 0.370624 0.004544 23.9836 24.4407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 680 0.000256 512 295 512 23040 6.14307 2.16586 9.09744 119.601 137.276 112.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 6.4e-05 1024 110 2656 278784 24.1754 13.6574 703.864 424.669 1166.52 1166.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 650 0.000256 4096 175 3360 49248 11.5316 13.9691 493.045 418.417 937.042 937.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 0.000512 2048 400 1312 13824 5.15872 3.37296 30.9334 102.681 142.245 142.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 0.000128 512 510 448 76032 9.87715 3.38739 18.9827 102.277 134.713 134.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 690 0.000256 1024 175 800 50112 6.36189 3.41968 35.1399 104.712 149.763 149.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1740 0.000512 512 230 224 34992 0.724 0.82304 3.35661 26.0593 31.0325 31.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 3.2e-05 2048 160 3680 387072 266.965 78.3549 2206.72 2299.92 4852.4 4852.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 680 3.2e-05 2048 175 1056 414720 137.567 56.03 1355.04 1668.93 3217.76 3217.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 650 0.000256 4096 175 3360 49440 11.4901 13.9735 896.216 418.898 1340.66 1340.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 0.000512 2048 400 1312 14720 5.18077 3.44758 57.8998 104.292 170.917 171.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 0.000128 512 510 448 84480 9.7143 3.41514 36.2871 105.015 154.61 154.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 690 0.000256 1024 175 800 50560 6.2673 3.38739 62.5857 104.193 176.566 176.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1740 0.000512 512 230 224 35840 0.724992 0.828288 5.83885 26.2785 33.744 33.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 3.2e-05 2048 160 3680 394240 263.667 78.4033 4003.71 2295.87 6642.1 6642.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 680 3.2e-05 2048 175 1056 417280 137.494 56.1992 2429.22 1676.85 4299.97 4300.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 0.001024 512 275 448 1280 1.57552 0.384096 0.948672 25.5467 28.6075 28.7404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 680 0.000256 512 295 512 28160 5.73331 1.86163 15.7188 104.374 127.87 128.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 6.4e-05 1024 110 2656 281600 24.1229 13.5151 1033.14 419.451 1490.39 1490.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 650 0.000256 4096 175 3360 49280 11.4651 13.9592 603.185 418.118 1046.81 1046.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 0.000512 2048 400 1312 14080 5.15392 3.40998 37.6163 103.554 149.838 149.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 0.000128 512 510 448 81920 9.61011 3.39763 23.6851 103.27 140.142 140.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 690 0.000256 1024 175 800 49920 6.23418 3.36851 41.8185 103.351 154.901 155.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1740 0.000512 512 230 224 35520 0.725184 0.825504 3.96256 26.2028 31.7865 31.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 3.2e-05 2048 160 3680 389120 267.308 78.9359 2649.19 2307.84 5303.71 5304.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 680 3.2e-05 2048 175 1056 414720 137.657 55.9971 1619.21 1675.63 3488.7 3488.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 590 0.001024 512 275 448 0 0.362496 0.004544 23.6197 24.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 680 0.000256 512 295 512 25600 6.29117 2.22896 9.66755 123.366 141.821 117.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 6.4e-05 1024 110 2656 281600 24.0823 13.502 687.382 419.217 1144.34 1144.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 650 0.000256 4096 175 3360 48960 11.4874 13.9668 501.697 418.445 945.675 945.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 0.000512 2048 400 1312 14400 5.16915 3.41338 32.0001 103.743 144.425 144.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 0.000128 512 510 448 76800 9.90099 3.40093 19.031 103.295 135.804 135.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 690 0.000256 1024 175 800 49920 6.25078 3.37715 35.0557 103.432 148.245 148.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1740 0.000512 512 230 224 35040 0.72256 0.822528 3.40019 26.0342 31.0488 31.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 3.2e-05 2048 160 3680 384000 262.075 77.5399 2192.25 2266.52 4798.81 4799.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 680 3.2e-05 2048 175 1056 414720 137.357 55.9776 1356.57 1668.55 3218.64 3218.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 650 0.000256 4096 175 3360 49344 11.4744 13.9545 843.861 418.808 1288.18 1288.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 0.000512 2048 400 1312 14976 5.18563 3.45498 55.7649 104.415 168.924 169.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 0.000128 512 510 448 79872 9.71805 3.39357 32.5784 103.235 149.11 149.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 690 0.000256 1024 175 800 50688 6.26701 3.40173 59.6844 104.297 173.779 173.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1740 0.000512 512 230 224 35712 0.72464 0.832576 5.5089 26.2022 33.3396 33.4167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 3.2e-05 2048 160 3680 387072 264.895 78.1657 3727.94 2291.21 6362.64 6362.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 680 3.2e-05 2048 175 1056 414720 137.465 55.9245 2288.45 1672.93 4154.98 4155.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 590 0.001024 512 275 448 0 0.37408 0.006144 23.934 24.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 680 0.000256 512 295 512 27648 6.15549 2.23827 14.1846 123.628 146.471 122.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 6.4e-05 1024 110 2656 281088 24.0865 13.4921 980.86 418.577 1437.18 1437.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 650 0.000256 4096 175 3360 48768 11.4658 13.9292 540.793 417.261 983.532 983.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 0.000512 2048 400 1312 14592 5.15939 3.41667 35.833 103.641 148.148 148.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 0.000128 512 510 448 79872 9.74102 3.39827 21.5164 103.288 138.123 138.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 690 0.000256 1024 175 800 49152 6.26742 3.36963 38.0046 103.39 151.164 151.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1740 0.000512 512 230 224 35712 0.726688 0.829952 3.67776 26.2738 31.5782 31.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 3.2e-05 2048 160 3680 380928 263.831 77.6324 2379.99 2275.08 4996.96 4997.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 680 3.2e-05 2048 175 1056 411648 137.244 55.7232 1477.18 1666.25 3336.59 3336.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 590 0.001024 512 275 448 0 0.37072 0.005472 25.0535 25.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 680 0.000256 512 295 512 24576 6.04461 2.16621 8.71242 120.665 137.855 112.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 6.4e-05 1024 110 2656 279552 24.0156 14.3545 633.172 416.545 1088.25 1088.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 650 0.000256 4096 175 3360 48960 11.4754 13.9579 472.771 418.869 917.151 917.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 0.000512 2048 400 1312 13824 5.14771 3.38416 29.5963 102.885 141.11 141.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 0.000128 512 510 448 73728 9.54826 3.3521 17.3364 99.2504 129.673 129.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 690 0.000256 1024 175 800 48384 6.23242 3.33984 32.642 102.51 144.856 144.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1740 0.000512 512 230 224 35136 0.724992 0.829792 3.11878 26.2043 30.9464 31.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 3.2e-05 2048 160 3680 368640 267.508 77.6777 2000.77 2275.93 4622.31 4622.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 680 3.2e-05 2048 175 1056 405504 137.378 55.3099 1261.81 1657.86 3112.55 3112.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 590 0.001024 512 275 448 0 0.3736 0.006016 25.1211 25.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 680 0.000256 512 295 512 18432 6.44832 2.17174 5.91933 120.813 135.617 110.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 6.4e-05 1024 110 2656 276480 24.0168 13.4002 542.855 414.67 995.099 995.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 650 0.000256 4096 175 3360 49400 11.5732 14.0013 835.086 419.382 1280.12 1280.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 0.000512 2048 400 1312 14800 5.22211 3.46099 54.5731 104.542 167.898 167.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 0.000128 512 510 448 80000 9.76374 3.40426 32.1782 103.308 148.837 148.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 690 0.000256 1024 175 800 50400 6.33677 3.41258 58.1322 104.416 172.426 172.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1740 0.000512 512 230 224 35600 0.72704 0.827616 5.47002 26.2323 33.3267 33.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 3.2e-05 2048 160 3680 390400 263.587 78.2459 3690.47 2285.45 6318.18 6318.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 680 3.2e-05 2048 175 1056 416000 137.863 56.085 2255.57 1674.94 4124.65 4124.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 0.001024 512 275 448 1600 1.57843 0.391168 1.08131 25.5577 28.7645 28.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 680 0.000256 512 295 512 25600 6.09021 1.86675 13.2867 99.7432 121.166 121.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 6.4e-05 1024 110 2656 281600 24.1513 13.5418 964.084 424.088 1426.02 1426.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 650 0.000256 4096 175 3360 48800 11.5105 13.957 572.744 417.867 1016.16 1016.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 0.000512 2048 400 1312 14400 5.18144 3.42499 37.0793 103.765 149.551 149.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 0.000128 512 510 448 76800 9.92448 3.40592 21.6293 103.394 138.533 138.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 690 0.000256 1024 175 800 49600 6.28525 3.37779 40.0963 103.503 153.394 153.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1740 0.000512 512 230 224 35600 0.727328 0.831456 3.84698 26.3088 31.7885 31.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 3.2e-05 2048 160 3680 384000 262.342 77.7349 2532.54 2269.05 5142.1 5142.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 680 3.2e-05 2048 175 1056 409600 138.133 55.912 1553.4 1667.05 3414.69 3414.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 650 0.000256 4096 175 3360 48600 11.5466 13.9467 474.084 417.333 916.992 917.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 0.000512 2048 400 1312 14400 5.2103 3.43357 31.3041 104.03 144.076 144.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 0.000128 512 510 448 76800 9.93046 3.40176 18.4373 103.462 135.415 135.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 690 0.000256 1024 175 800 48000 6.36589 3.38669 32.9798 103.637 146.496 146.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1740 0.000512 512 230 224 34800 0.725408 0.826496 3.10829 26.1083 30.839 30.9165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 3.2e-05 2048 160 3680 384000 262.633 77.658 2105.03 2269.65 4715.4 4715.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 680 3.2e-05 2048 175 1056 412800 138.818 56.1575 1297.67 1675.92 3168.75 3168.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 650 0.000256 4096 175 3360 49280 11.4992 13.9711 811.834 418.841 1256.23 1256.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 0.000512 2048 400 1312 14336 5.16954 3.41197 51.4196 103.756 163.856 163.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 0.000128 512 510 448 82432 9.65162 3.4008 32.3852 103.573 149.191 149.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 690 0.000256 1024 175 800 51072 6.30544 3.41302 57.7623 104.819 172.426 172.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1740 0.000512 512 230 224 35616 0.723232 0.825376 5.25456 26.1862 33.061 33.1346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 3.2e-05 2048 160 3680 394240 262.644 78.209 3650.08 2288.17 6279.54 6279.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 680 3.2e-05 2048 175 1056 415744 137.554 55.9931 2207.06 1672.54 4073.35 4073.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 590 0.001024 512 275 448 0 0.362496 0.005664 23.5994 24.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 680 0.000256 512 295 512 25088 6.16765 2.19286 12.5131 121.226 142.365 118.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 6.4e-05 1024 110 2656 281344 24.0936 13.5141 939.777 418.465 1396.02 1396.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 650 0.000256 4096 175 3360 48832 11.4609 13.9284 560.436 417.085 1002.99 1003.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 0.000512 2048 400 1312 14336 5.18483 3.44678 36.0788 104.068 148.88 148.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 0.000128 512 510 448 78848 9.53363 3.36947 21.7921 101.258 136.136 136.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 690 0.000256 1024 175 800 50176 6.25725 3.38131 39.6705 103.778 153.215 153.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1740 0.000512 512 230 224 35392 0.721376 0.828864 3.81277 26.1235 31.5568 31.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 3.2e-05 2048 160 3680 387072 261.457 77.744 2494.97 2269.73 5104.34 5104.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 680 3.2e-05 2048 175 1056 415744 137.333 55.9824 1540.52 1673.05 3407.08 3407.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 590 0.001024 512 275 448 0 0.364544 0.004512 23.6731 24.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 680 0.000256 512 295 512 21504 6.03165 2.10944 7.71834 116.893 133.023 109.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 6.4e-05 1024 110 2656 279552 24.2033 13.522 652.369 418.637 1108.89 1109.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 650 0.000256 4096 175 3360 48384 11.4506 13.8903 455.833 416.483 897.74 897.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 0.000512 2048 400 1312 13440 5.1175 3.33421 28.7855 101.968 139.301 139.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 0.000128 512 510 448 75264 9.75408 3.37104 17.4344 101.325 132.066 132.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 690 0.000256 1024 175 800 48384 6.1687 3.30822 32.0281 101.525 143.156 143.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1740 0.000512 512 230 224 34944 0.721952 0.81856 3.08826 26.0412 30.7394 30.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 3.2e-05 2048 160 3680 387072 267.922 79.5849 2050.49 2308.79 4707.22 4707.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 680 3.2e-05 2048 175 1056 408576 139.429 56.094 1240.8 1674.75 3111.27 3111.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 650 0.000256 4096 175 3360 49440 11.5551 13.9851 800.132 419.577 1245.33 1245.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 0.000512 2048 400 1312 14880 5.22544 3.47341 51.713 104.84 165.351 165.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 0.000128 512 510 448 80640 9.7263 3.40198 30.9584 103.344 147.615 147.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 690 0.000256 1024 175 800 50880 6.31843 3.42195 55.9579 104.688 170.518 170.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1740 0.000512 512 230 224 35760 0.729088 0.833344 5.23549 26.3067 33.176 33.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 3.2e-05 2048 160 3680 391680 263.76 78.2815 3546.58 2289.32 6178.39 6178.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 680 3.2e-05 2048 175 1056 414720 137.649 56.0542 2154.42 1670.25 4018.59 4018.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 590 0.001024 512 275 448 0 0.385024 0.006016 25.5272 26.0018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 680 0.000256 512 295 512 26880 6.12563 2.24893 13.2728 125.303 147.222 121.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 6.4e-05 1024 110 2656 280320 24.1381 13.5046 910.858 417.879 1366.54 1366.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 650 0.000256 4096 175 3360 48960 11.4975 13.9678 562.098 418.573 1006.22 1006.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 0.000512 2048 400 1312 14400 5.16963 3.41795 36.4662 103.778 148.931 149.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 0.000128 512 510 448 76800 9.90163 3.40141 21.3583 103.329 138.175 138.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 690 0.000256 1024 175 800 49920 6.25213 3.37645 39.6321 103.463 152.85 152.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1740 0.000512 512 230 224 35040 0.72144 0.8192 3.86224 26.0442 31.5174 31.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 3.2e-05 2048 160 3680 384000 262.034 77.3779 2480.73 2267.3 5087.89 5088.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 680 3.2e-05 2048 175 1056 414720 137.333 55.935 1537.6 1670.06 3401.12 3401.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 650 0.000256 4096 175 3360 48960 11.5454 13.9898 466.905 419.449 911.971 912.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 0.000512 2048 400 1312 12960 5.12749 3.3208 28.1212 101.578 138.25 138.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 0.000128 512 510 448 69120 10.0301 3.36563 16.128 100.884 130.593 130.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 690 0.000256 1024 175 800 48960 6.44413 3.42806 32.4342 104.974 147.41 147.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1740 0.000512 512 230 224 34560 0.724128 0.817152 3.09955 25.9762 30.6892 30.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 3.2e-05 2048 160 3680 391680 263.731 78.2992 2102.15 2289.75 4734.38 4734.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 680 3.2e-05 2048 175 1056 414720 137.635 56.0473 1276.38 1670.37 3140.63 3140.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 650 0.000256 4096 175 3360 49152 11.4846 13.9428 795.724 418.634 1239.87 1239.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 0.000512 2048 400 1312 14848 5.23005 3.48416 52.7078 104.932 166.453 166.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 0.000128 512 510 448 81920 9.81539 3.4088 31.3839 104.717 149.509 149.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 690 0.000256 1024 175 800 51200 6.28771 3.40925 57.0174 104.77 171.609 171.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1740 0.000512 512 230 224 35840 0.728992 0.836736 5.23155 26.3343 33.2 33.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 3.2e-05 2048 160 3680 393216 262.535 78.2157 3574.34 2287.74 6203.27 6203.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 680 3.2e-05 2048 175 1056 413696 137.606 55.9143 2157.56 1671.47 4022.74 4022.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 590 0.001024 512 275 448 0 0.37888 0.004704 23.9655 24.4315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 680 0.000256 512 295 512 28672 6.15376 2.26509 13.6658 125.471 147.819 123.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 6.4e-05 1024 110 2656 280576 24.0526 13.4861 924.562 418.175 1380.43 1380.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 650 0.000256 4096 175 3360 49152 11.4956 13.96 537.953 419.371 982.861 982.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 0.000512 2048 400 1312 13312 5.14614 3.3592 32.17 102.54 143.32 143.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 0.000128 512 510 448 81920 9.82595 3.41405 21.7372 104.799 139.961 140.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 690 0.000256 1024 175 800 51200 6.28934 3.4111 39.0054 104.954 153.791 153.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1740 0.000512 512 230 224 35328 0.719584 0.824512 3.70762 26.0836 31.409 31.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 3.2e-05 2048 160 3680 393216 261.863 77.8031 2419.34 2288.64 5048.08 5048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 680 3.2e-05 2048 175 1056 409600 138.745 56.1255 1449 1673.13 3317.19 3317.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 650 0.000256 4096 175 3360 48384 11.4833 13.9489 484.138 418.642 928.296 928.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 0.000512 2048 400 1312 13824 5.21731 3.44646 30.3281 104.25 143.339 143.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 0.000128 512 510 448 73728 9.56893 3.34918 17.6423 99.3819 130.132 130.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 690 0.000256 1024 175 800 49152 6.28346 3.37635 33.6015 103.738 147.125 147.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1740 0.000512 512 230 224 35328 0.722976 0.824512 3.40339 26.1601 31.1804 31.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 3.2e-05 2048 160 3680 368640 273.799 78.611 2052.5 2311.02 4716.36 4716.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 680 3.2e-05 2048 175 1056 405504 136.244 55.2236 1298.24 1650.25 3140.15 3140.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 590 0.001024 512 275 448 0 0.373536 0.005952 25.1931 25.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 680 0.000256 512 295 512 24576 6.06358 2.17133 7.99274 120.97 137.468 111.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 6.4e-05 1024 110 2656 276480 23.8653 13.4021 554.751 413.02 1005.2 1005.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 650 0.000256 4096 175 3360 49600 11.518 13.9654 666.2 419.552 1111.32 1111.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 810 0.000512 2048 400 1320 14592 5.21552 3.46726 44.3628 104.667 157.814 157.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1100 0.000128 512 510 440 84992 9.63744 3.41149 24.7244 104.633 142.588 142.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 690 0.000256 1024 175 800 48896 6.4151 3.42016 44.6414 104.982 159.591 159.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1740 0.000512 512 230 240 36096 0.725536 0.830656 7.02381 26.3098 34.9576 35.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 3.2e-05 2048 160 3680 397312 261.716 77.9902 3024.55 2287.04 5651.73 5652.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 680 3.2e-05 2048 175 1080 412672 138.799 55.9829 1737.71 1676.62 3609.31 3609.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 590 0.001024 512 275 440 1024 1.6129 0.388896 0.55728 25.6863 28.4031 28.5356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 680 0.000256 512 295 520 26624 6.31658 1.8801 9.90586 101.441 119.731 119.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 6.4e-05 1024 110 2680 283136 23.9782 13.4922 735.619 419.424 1192.68 1192.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 650 0.000256 4096 175 3360 49408 11.4836 13.953 460.701 418.625 904.848 904.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 810 0.000512 2048 400 1320 14592 5.22026 3.46611 32.754 104.762 146.302 146.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1100 0.000128 512 510 440 83968 9.69738 3.41251 16.0943 104.573 133.962 134.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 690 0.000256 1024 175 800 48640 6.39382 3.41152 36.2544 104.605 150.796 150.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1740 0.000512 512 230 240 35968 0.726016 0.83488 6.97453 26.2694 34.881 34.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 3.2e-05 2048 160 3680 393216 263.088 78.0716 2090.75 2285.43 4717.8 4718.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 680 3.2e-05 2048 175 1080 411648 139.599 55.978 2018.43 1675.38 3889.6 3889.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 590 0.001024 512 275 440 1024 1.61907 0.389472 0.510272 25.6932 28.3704 28.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 680 0.000256 512 295 520 26624 6.31686 1.88211 6.55782 101.429 116.372 116.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1040 6.4e-05 1024 110 2680 282624 24.0481 13.4943 481.742 419.13 938.581 938.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 650 0.000256 4096 175 3360 49600 11.5435 13.9858 751.383 419.206 1196.2 1196.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 810 0.000512 2048 400 1320 14560 5.22659 3.46522 49.2081 104.527 162.527 162.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1100 0.000128 512 510 440 85760 9.68739 3.42221 28.5444 104.904 146.741 146.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 690 0.000256 1024 175 800 48640 6.45744 3.42579 48.347 104.945 163.301 163.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1740 0.000512 512 230 240 36080 0.728928 0.831488 7.77098 26.2851 35.6862 35.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 3.2e-05 2048 160 3680 396800 262.225 78.2191 3167.28 2288.71 5796.87 5797.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 680 3.2e-05 2048 175 1080 413440 138.653 56.1268 1936.31 1675.62 3806.9 3807.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 0.001024 512 275 440 640 1.61398 0.385024 0.6216 26.2691 29.043 29.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 680 0.000256 512 295 520 26880 6.34573 1.88826 11.4893 102.009 121.919 122.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 6.4e-05 1024 110 2680 282880 24.0772 13.5292 815.125 419.109 1272 1272.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 650 0.000256 4096 175 3360 49440 11.4936 13.965 517.815 418.903 962.258 962.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 810 0.000512 2048 400 1320 14400 5.20157 3.45114 34.8679 104.289 147.909 148.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1100 0.000128 512 510 440 84480 9.72099 3.41414 18.3247 105.019 136.659 136.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 690 0.000256 1024 175 800 48000 6.39366 3.39542 31.3222 104.186 145.426 145.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1740 0.000512 512 230 240 36000 0.724928 0.833344 7.6352 26.2866 35.5505 35.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 3.2e-05 2048 160 3680 394240 263.637 78.3388 2010.37 2295.64 4648.41 4648.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 680 3.2e-05 2048 175 1080 412160 138.624 56.0475 1223.87 1676.85 3095.58 3095.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 40 590 0.001024 512 275 440 0 0.385024 0.005376 25.4954 25.9673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 680 0.000256 512 295 520 25600 6.2905 2.25066 7.27328 125.237 141.319 115.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 6.4e-05 1024 110 2680 282880 24.0188 13.5148 527.769 419.519 984.977 985.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 650 0.000256 4096 175 3360 49440 11.5504 13.9927 444.763 419.153 889.548 889.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 810 0.000512 2048 400 1320 14400 5.25312 3.47414 32.6575 104.833 146.319 146.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1100 0.000128 512 510 440 80640 9.72461 3.39763 14.675 103.237 131.218 131.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 690 0.000256 1024 175 800 48000 6.46051 3.41354 29.8839 108.308 148.197 148.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1740 0.000512 512 230 240 36000 0.731712 0.832448 8.0239 26.282 35.9416 36.0172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 3.2e-05 2048 160 3680 391680 273 78.2934 1996.64 2294.73 4643.21 4643.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 680 3.2e-05 2048 175 1080 410880 138.355 55.9655 1054.63 1668.52 2917.67 2917.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 40 590 0.001024 512 275 440 0 0.38496 0.006144 25.5161 25.9916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 680 0.000256 512 295 520 23040 6.47437 2.25274 5.61824 125.24 139.853 114.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 6.4e-05 1024 110 2680 280320 24.1453 13.5057 443.81 424.575 906.201 906.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 650 0.000256 4096 175 3360 49536 11.5222 13.9756 647.95 419.023 1092.55 1092.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 0.000512 2048 400 1320 14592 5.23075 3.47059 41.4304 104.789 155.023 155.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 0.000128 512 510 440 84480 9.63898 3.40992 25.7247 104.21 143.165 143.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 690 0.000256 1024 175 800 48768 6.40659 3.41146 43.7928 104.744 158.486 158.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1740 0.000512 512 230 240 36096 0.72704 0.830592 4.27648 26.2963 32.2012 32.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 3.2e-05 2048 160 3680 396288 261.474 78.1705 2929.27 2282.44 5551.81 5552.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 680 3.2e-05 2048 175 1080 411648 138.687 55.9984 1772.03 1673.84 3640.75 3640.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 0.001024 512 275 440 768 1.58592 0.383104 0.638912 25.5156 28.2829 28.4099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 680 0.000256 512 295 520 26112 6.25856 1.86048 10.0422 99.6691 118.021 118.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 6.4e-05 1024 110 2680 282624 23.9775 13.51 761.728 418.408 1217.78 1217.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 650 0.000256 4096 175 3360 49344 11.4813 13.9546 422.718 418.812 867.049 867.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 0.000512 2048 400 1320 14208 5.21597 3.45846 26.6181 104.415 139.808 139.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1100 0.000128 512 510 440 82944 9.57066 3.39715 16.919 103.226 133.293 133.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 690 0.000256 1024 175 800 48384 6.37792 3.39968 29.6775 104.3 143.885 144.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1740 0.000512 512 230 240 35904 0.725216 0.827936 2.81974 26.2021 30.6445 30.7218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 3.2e-05 2048 160 3680 393216 260.601 77.762 1896.84 2274.57 4510.21 4510.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 680 3.2e-05 2048 175 1080 411648 138.303 55.9288 1156.41 1672.74 3023.59 3023.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 590 0.001024 512 275 440 0 0.370624 0.004288 23.9382 24.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 680 0.000256 512 295 520 24576 6.36109 2.23456 6.44205 123.644 138.947 114.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 6.4e-05 1024 110 2680 282624 23.9604 13.4967 496.519 418.484 952.627 952.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 650 0.000256 4096 175 3360 49248 11.4871 13.9502 413.903 418.026 857.45 857.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 810 0.000512 2048 400 1320 13824 5.21821 3.44262 27.354 104.032 140.146 140.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1100 0.000128 512 510 440 78336 9.7079 3.38739 13.4104 102.225 128.912 129.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 690 0.000256 1024 175 800 47232 6.39837 3.39149 24.4086 103.846 138.175 138.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1740 0.000512 512 230 240 36000 0.72704 0.835584 6.75328 26.2971 34.6844 34.7689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 3.2e-05 2048 160 3680 387072 262.68 77.7605 1544.88 2275.04 4160.8 4161.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 680 3.2e-05 2048 175 1080 410112 138.278 55.9153 950.886 1670.39 2815.66 2815.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 590 0.001024 512 275 440 0 0.369248 0.005696 23.9701 24.4267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 680 0.000256 512 295 520 23040 6.14691 2.1633 5.25821 119.557 133.397 109.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 6.4e-05 1024 110 2680 281088 24.0363 13.8924 409.728 417.416 865.236 865.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 650 0.000256 4096 175 3360 49504 11.5528 13.9894 921.321 419.109 1366.06 1366.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 0.000512 2048 400 1320 14560 5.24877 3.47546 59.9436 104.801 173.567 173.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 0.000128 512 510 440 86016 9.65018 3.41696 37.592 104.726 155.564 155.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 690 0.000256 1024 175 800 48384 6.45088 3.41747 63.5499 104.737 178.283 178.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1740 0.000512 512 230 240 36064 0.731072 0.833536 6.0863 26.3003 34.02 34.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 3.2e-05 2048 160 3680 397824 260.949 78.0083 4217.83 2278.13 6835.36 6835.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 680 3.2e-05 2048 175 1080 412160 138.59 56.1611 2543.99 1674.18 4413.13 4413.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 40 590 0.001024 512 275 440 0 0.376832 0.004928 25.2178 25.6871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 680 0.000256 512 295 520 25088 6.29418 2.24963 14.699 125.066 148.581 123.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 6.4e-05 1024 110 2680 282240 24.0796 13.5224 1101.18 418.306 1557.24 1557.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 650 0.000256 4096 175 3360 49280 11.4996 13.968 578.198 418.957 1022.71 1022.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 0.000512 2048 400 1320 13888 5.19635 3.41488 36.6271 103.791 149.131 149.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 0.000128 512 510 440 82432 9.64384 3.40384 23.4143 103.597 140.242 140.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 690 0.000256 1024 175 800 48384 6.44016 3.41776 40.19 104.848 155.027 155.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1740 0.000512 512 230 240 35840 0.723712 0.828768 3.98685 26.1963 31.8072 31.8848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 3.2e-05 2048 160 3680 394240 262.581 78.1018 2617.68 2289.39 5248.19 5248.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 680 3.2e-05 2048 175 1080 412160 138.313 56.023 1597.19 1673.04 3464.76 3464.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 650 0.000256 4096 175 3360 49392 11.55 13.9899 471.338 419.193 916.154 916.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 0.000512 2048 400 1320 13440 5.20515 3.40992 28.6078 103.323 140.642 140.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1100 0.000128 512 510 440 86016 9.65782 3.41802 19.9686 104.821 138.05 138.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 690 0.000256 1024 175 800 48384 6.46426 3.4264 34.2144 104.91 149.142 149.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1740 0.000512 512 230 240 35616 0.726592 0.82688 3.24371 26.153 31.0204 31.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 3.2e-05 2048 160 3680 397824 260.661 77.7906 2152.1 2279.07 4770.05 4770.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 680 3.2e-05 2048 175 1080 408576 139.517 56.0883 1290.82 1672.91 3159.53 3159.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 590 0.001024 512 275 440 0 0.37888 0.005664 25.2914 25.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 680 0.000256 512 295 520 21504 6.42547 2.2113 6.57578 122.97 138.447 112.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 6.4e-05 1024 110 2680 282240 24.0724 13.9289 558.65 418.634 1015.45 1015.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 650 0.000256 4096 175 3360 49408 11.4868 13.9609 859.06 419.031 1303.62 1303.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 0.000512 2048 400 1320 14592 5.2256 3.47459 55.2321 104.774 168.806 168.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 0.000128 512 510 440 83968 9.69494 3.40989 34.4369 104.683 152.403 152.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 690 0.000256 1024 175 800 48640 6.39254 3.40979 59.315 104.699 173.945 174.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1740 0.000512 512 230 240 35968 0.72656 0.831168 5.77795 26.2906 33.6959 33.7694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 3.2e-05 2048 160 3680 393216 262.492 78.0083 3846.24 2287.89 6475.07 6475.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 680 3.2e-05 2048 175 1080 411648 138.832 55.9912 2349.26 1676.99 4221.26 4221.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 0.001024 512 275 440 1024 1.61818 0.39872 0.814112 25.7118 28.6961 28.8234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 680 0.000256 512 295 520 26624 6.11181 1.88125 14.3936 101.466 124.039 124.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 6.4e-05 1024 110 2680 282624 24.0103 13.4953 1006.92 419.471 1464.05 1464.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 650 0.000256 4096 175 3360 49152 11.5016 13.9633 546.088 418.287 989.92 989.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 0.000512 2048 400 1320 14336 5.24739 3.48957 34.8597 104.84 148.543 148.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 0.000128 512 510 440 81920 9.81798 3.4104 21.8003 104.618 139.822 139.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 690 0.000256 1024 175 800 48128 6.43306 3.40832 37.5195 104.674 152.163 152.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1740 0.000512 512 230 240 35840 0.72704 0.832416 3.80218 26.3188 31.7522 31.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 3.2e-05 2048 160 3680 393216 262.441 77.9911 2405.48 2285.68 5032.02 5032.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 680 3.2e-05 2048 175 1080 409600 138.675 55.9348 1471.57 1670.05 3336.42 3336.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 590 0.001024 512 275 440 0 0.372064 0.004096 23.9571 24.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 680 0.000256 512 295 520 24576 6.46339 2.25754 8.6769 125.421 143.086 118.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 6.4e-05 1024 110 2680 280576 24.0703 13.4875 613.428 417.825 1068.98 1069.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 650 0.000256 4096 175 3360 48768 11.4783 13.9236 439.676 417.26 882.417 882.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 0.000512 2048 400 1320 13824 5.18413 3.41325 27.4494 103.638 139.783 139.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 0.000128 512 510 440 79872 9.74118 3.40253 17.4324 103.287 134.049 134.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 690 0.000256 1024 175 800 47616 6.33648 3.36896 30.05 103.393 143.281 143.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1740 0.000512 512 230 240 35712 0.726048 0.827392 3.13254 26.2691 31.0242 31.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 3.2e-05 2048 160 3680 380928 263.878 77.5845 1902.54 2275.04 4519.48 4519.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 680 3.2e-05 2048 175 1080 405504 138.853 55.6854 1187.63 1664.73 3047.09 3047.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 590 0.001024 512 275 440 0 0.369664 0.005408 25.0492 25.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 680 0.000256 512 295 520 18432 6.44861 2.16589 5.58925 120.67 135.134 109.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 6.4e-05 1024 110 2680 279552 24.0053 13.4478 500.47 416.435 954.515 954.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 650 0.000256 4096 175 3360 49536 11.544 13.9899 883.576 419.248 1328.44 1328.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 0.000512 2048 400 1320 14400 5.23952 3.46112 56.492 104.624 169.913 170.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 0.000128 512 510 440 82944 9.65344 4.30899 35.3515 103.748 153.24 153.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 690 0.000256 1024 175 800 48384 6.42675 3.4145 59.9957 104.536 174.502 174.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1740 0.000512 512 230 240 36000 0.726816 0.828672 5.91062 26.259 33.7915 33.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 3.2e-05 2048 160 3680 396288 260.635 77.8882 4004.38 2274.93 6618.27 6618.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 680 3.2e-05 2048 175 1080 412416 138.824 56.0781 2419.79 1678.16 4293.05 4293.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 590 0.001024 512 275 440 0 0.37632 0.004384 23.9216 24.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 680 0.000256 512 295 520 25344 6.23494 2.22736 13.7454 123.11 145.583 121.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 6.4e-05 1024 110 2680 282240 24.104 13.5318 1043.4 419.023 1500.22 1500.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 650 0.000256 4096 175 3360 49248 11.472 13.959 572.684 418.032 1016.23 1016.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 0.000512 2048 400 1320 13824 5.21341 3.44445 35.837 104.026 148.621 148.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 0.000128 512 510 440 78336 9.71206 3.3833 21.4506 102.23 136.958 137.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 690 0.000256 1024 175 800 47232 6.40147 3.38941 38.4498 103.844 152.213 152.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1740 0.000512 512 230 240 36000 0.728768 0.835584 3.89658 26.2987 31.8272 31.9026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 3.2e-05 2048 160 3680 387072 262.551 77.72 2530.72 2275.63 5147.05 5147.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 680 3.2e-05 2048 175 1080 410112 138.246 55.9434 1559.77 1668.73 3422.87 3423.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 590 0.001024 512 275 440 0 0.371456 0.005952 23.9698 24.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 680 0.000256 512 295 520 23040 6.14432 2.16755 8.39997 119.56 136.533 112.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 6.4e-05 1024 110 2680 281088 24.0063 13.4963 670.486 417.583 1125.73 1125.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 650 0.000256 4096 175 3360 49248 11.5241 13.98 504.271 418.413 948.274 948.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 0.000512 2048 400 1320 12960 5.18691 3.37373 29.8847 102.679 141.227 141.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 0.000128 512 510 440 76032 9.87718 3.38944 18.6849 102.277 134.414 134.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 690 0.000256 1024 175 800 48384 6.45632 3.41206 34.4759 104.713 149.186 149.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1740 0.000512 512 230 240 35424 0.723296 0.825376 3.47171 26.0567 31.1486 31.2283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 3.2e-05 2048 160 3680 387072 267.042 78.2562 2233.04 2300.54 4879.32 4879.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 680 3.2e-05 2048 175 1080 407808 139.317 55.963 1368.77 1668.97 3233.21 3233.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 650 0.000256 4096 175 3360 48960 11.4811 13.951 446.641 419.318 891.47 891.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 0.000512 2048 400 1320 12672 5.20029 3.37946 26.8812 102.96 138.524 138.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 0.000128 512 510 440 73728 9.54806 3.34848 16.4198 99.3196 128.819 128.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 690 0.000256 1024 175 800 46080 6.33488 3.33619 30.4523 102.581 142.836 142.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1740 0.000512 512 230 240 35712 0.724992 0.82944 3.0079 26.2297 30.8631 30.9362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 3.2e-05 2048 160 3680 368640 267.568 77.8041 1902.88 2277.48 4526.17 4526.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 680 3.2e-05 2048 175 1080 405504 137.332 55.3999 1215.23 1658.14 3066.29 3066.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 590 0.001024 512 275 440 0 0.373824 0.004736 25.1264 25.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 680 0.000256 512 295 520 18432 6.45264 2.17328 5.64787 120.848 135.396 109.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 6.4e-05 1024 110 2680 276480 24.0124 13.4083 519.376 414.859 971.807 971.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 650 0.000256 4096 175 3360 49440 11.5019 13.9668 830.052 418.85 1274.46 1274.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 0.000512 2048 400 1320 14400 5.20368 3.44883 52.9497 104.273 165.975 166.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 0.000128 512 510 440 84480 9.71875 3.41606 33.5084 105.013 151.836 151.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 690 0.000256 1024 175 800 48000 6.38598 3.39123 55.8735 104.178 169.955 170.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1740 0.000512 512 230 240 36000 0.725888 0.82944 5.5167 26.2798 33.4235 33.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 3.2e-05 2048 160 3680 394240 263.734 78.4004 3717.35 2295.51 6355.43 6355.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 680 3.2e-05 2048 175 1080 412160 140.875 56.0787 2262.52 1678.29 4137.97 4138.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 40 590 0.001024 512 275 440 0 0.390528 0.005408 25.4945 25.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 680 0.000256 512 295 520 25600 6.29274 2.25222 13.4508 125.233 147.499 121.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 6.4e-05 1024 110 2680 282880 24.0237 13.5113 972.235 419.522 1429.46 1429.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 650 0.000256 4096 175 3360 49280 11.4664 13.9466 563.413 418.164 1007.07 1007.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 0.000512 2048 400 1320 14080 5.16301 3.4137 35.5612 103.57 147.807 147.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 0.000128 512 510 440 81920 9.61914 3.39763 22.4527 103.283 138.931 139.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 690 0.000256 1024 175 800 47360 6.35075 3.37155 38.0697 103.367 151.288 151.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1740 0.000512 512 230 240 35840 0.723584 0.829024 3.79936 26.2055 31.6305 31.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 3.2e-05 2048 160 3680 389120 267.36 78.4955 2503.19 2308.88 5158.36 5158.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 680 3.2e-05 2048 175 1080 409600 139.225 55.98 1534.29 1675.86 3405.55 3405.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 650 0.000256 4096 175 3360 48960 11.4989 13.9625 467.679 418.849 912.07 912.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 0.000512 2048 400 1320 13440 5.20918 3.42301 29.2825 103.844 141.858 141.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 0.000128 512 510 440 76800 9.91405 3.40275 17.9014 103.395 134.789 134.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 690 0.000256 1024 175 800 46080 6.43034 3.37594 31.1316 103.533 144.595 144.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1740 0.000512 512 230 240 35520 0.722624 0.821984 3.34579 26.0598 31.021 31.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 3.2e-05 2048 160 3680 384000 262.079 77.4879 2075.24 2269.55 4684.78 4685.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 680 3.2e-05 2048 175 1080 407040 150.569 55.9076 1279.55 1670.21 3156.42 3156.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 650 0.000256 4096 175 3360 48640 11.46 13.9289 466.734 417.264 909.466 909.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 0.000512 2048 400 1320 14080 5.20147 3.43552 30.1515 103.988 142.876 142.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 0.000128 512 510 440 81920 9.64006 3.39725 18.5628 103.375 135.16 135.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 690 0.000256 1024 175 800 46080 6.43117 3.37165 30.9013 103.566 144.397 144.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1740 0.000512 512 230 240 35200 0.724896 0.824096 3.08915 26.0919 30.8015 30.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 3.2e-05 2048 160 3680 368640 273.976 78.6674 1967.14 2308.74 4628.97 4629.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 680 3.2e-05 2048 175 1080 409600 139.317 56.1389 1272.67 1677.06 3145.38 3145.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 650 0.000256 4096 175 3360 49344 11.4789 13.9469 786.243 418.802 1230.55 1230.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 0.000512 2048 400 1320 14208 5.20979 3.45722 48.8756 104.416 162.062 162.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 0.000128 512 510 440 82944 9.56525 3.39923 31.3452 103.225 147.722 147.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 690 0.000256 1024 175 800 48384 6.37818 3.44266 52.7472 104.295 166.99 167.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1740 0.000512 512 230 240 35904 0.72384 0.827008 5.21098 26.2032 33.0373 33.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 3.2e-05 2048 160 3680 393216 260.604 77.6457 3514.28 2275.06 6128.02 6128.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 680 3.2e-05 2048 175 1080 411648 138.247 55.9212 2134.48 1672.78 4001.63 4001.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 590 0.001024 512 275 440 0 0.368864 0.005856 23.9371 24.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 680 0.000256 512 295 520 24576 6.36301 2.2305 12.0975 123.642 144.598 120.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 6.4e-05 1024 110 2680 282624 23.9382 13.4922 904.896 431.796 1374.29 1374.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 650 0.000256 4096 175 3360 48768 11.4711 13.9268 548.957 417.251 991.687 991.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 0.000512 2048 400 1320 13824 5.18682 3.41712 34.3815 103.639 146.722 146.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 0.000128 512 510 440 79872 9.7464 3.39773 21.7299 103.287 138.347 138.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 690 0.000256 1024 175 800 47616 6.33942 3.37069 37.3364 103.393 150.568 150.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1740 0.000512 512 230 240 35712 0.725632 0.83216 3.83197 26.278 31.7416 31.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 3.2e-05 2048 160 3680 380928 263.835 77.8559 2419.04 2275.7 5036.88 5037.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 680 3.2e-05 2048 175 1080 405504 138.84 55.6421 1499.13 1664.85 3358.65 3358.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 590 0.001024 512 275 440 0 0.374368 0.004576 25.047 25.5063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 680 0.000256 512 295 520 18432 6.44595 2.16922 6.79299 120.663 136.337 110.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 6.4e-05 1024 110 2680 279552 24.0078 13.4445 644.713 419.73 1102.05 1102.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 650 0.000256 4096 175 3360 48960 11.473 13.9524 454.098 419.15 898.754 898.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 0.000512 2048 400 1320 12672 5.19536 3.38067 27.3848 102.959 139.021 139.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 0.000128 512 510 440 73728 9.55558 3.35184 16.654 99.317 129.062 129.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 690 0.000256 1024 175 800 46080 6.33638 3.33958 30.8307 102.581 143.214 143.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1740 0.000512 512 230 240 35712 0.725056 0.828992 3.01466 26.2247 30.8662 30.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 3.2e-05 2048 160 3680 368640 267.531 77.6883 1932.18 2277.58 4555.42 4555.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 680 3.2e-05 2048 175 1080 405504 137.385 55.3325 1235.36 1658.17 3086.43 3086.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 590 0.001024 512 275 440 0 0.373728 0.004896 25.1255 25.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 680 0.000256 512 295 520 18432 6.44874 2.17174 5.80086 120.847 135.536 110.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 6.4e-05 1024 110 2680 276480 24.042 13.369 526.749 414.951 979.268 979.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 650 0.000256 4096 175 3360 48384 11.4928 13.943 422.185 418.646 866.346 866.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 0.000512 2048 400 1320 13824 5.22294 3.44874 27.2276 104.246 140.243 140.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 0.000128 512 510 440 73728 9.58221 3.344 16.046 99.3853 128.54 128.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 690 0.000256 1024 175 800 46080 6.43642 3.37562 28.8478 103.74 142.526 142.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1740 0.000512 512 230 240 35328 0.725024 0.82848 3.12102 26.1611 30.906 30.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 3.2e-05 2048 160 3680 368640 273.832 78.6485 1810.53 2311.02 4474.46 4474.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 680 3.2e-05 2048 175 1080 393216 139.437 55.02 1123.59 1650.7 2968.94 2969.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 590 0.001024 512 275 440 0 0.374784 0.00512 25.1908 25.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 680 0.000256 512 295 520 12288 6.8527 2.17526 4.16298 120.98 134.441 108.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 6.4e-05 1024 110 2680 276480 23.844 13.4014 495.413 412.941 945.756 945.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 650 0.000256 4096 175 3360 49400 11.5808 13.9842 811.477 419.087 1256.22 1256.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 0.000512 2048 400 1320 14400 5.24048 3.46317 51.6491 104.466 164.92 165.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 0.000128 512 510 440 83200 9.59174 3.4039 32.6494 103.234 149.062 149.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 690 0.000256 1024 175 800 48000 6.44022 3.4112 55.0484 104.342 169.369 169.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1740 0.000512 512 230 240 35800 0.72704 0.830816 5.36746 26.2124 33.2092 33.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 3.2e-05 2048 160 3680 390400 263.571 78.1358 3620.88 2283.71 6246.74 6247.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 680 3.2e-05 2048 175 1080 412800 138.636 56.1376 2227.26 1673.76 4095.99 4096.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 590 0.001024 512 275 440 0 0.384704 0.004544 25.4992 25.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 680 0.000256 512 295 520 25600 6.30611 2.25283 12.5608 125.209 146.606 120.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 6.4e-05 1024 110 2680 281600 24.1707 13.5337 952.54 423.077 1413.48 1413.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 650 0.000256 4096 175 3360 48800 11.5086 13.9619 544.754 417.469 987.775 987.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 0.000512 2048 400 1320 13600 5.21203 3.42016 33.1295 103.666 145.529 145.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 0.000128 512 510 440 83200 9.59421 3.40512 22.418 103.298 138.896 139.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 690 0.000256 1024 175 800 46400 6.42141 3.37414 36.3345 103.403 149.66 149.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1740 0.000512 512 230 240 35600 0.728832 0.828928 3.71917 26.2922 31.6398 31.7142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 3.2e-05 2048 160 3680 384000 262.427 77.8259 2412.59 2266.86 5020.13 5020.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 680 3.2e-05 2048 175 1080 409600 138.124 55.8921 1499.54 1665.45 3359.21 3359.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 650 0.000256 4096 175 3360 48600 11.5323 13.9448 480.178 416.939 922.675 922.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 0.000512 2048 400 1320 13200 5.26653 3.43456 29.7205 103.928 142.454 142.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 0.000128 512 510 440 76800 9.94099 3.40582 18.1927 103.356 135.082 135.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 690 0.000256 1024 175 800 45600 6.49421 3.3855 31.1966 103.538 144.744 144.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1740 0.000512 512 230 240 35400 0.726432 0.824896 3.28886 26.0824 30.9926 31.0684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 3.2e-05 2048 160 3680 384000 262.625 77.715 2110.34 2268.07 4719.19 4719.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 680 3.2e-05 2048 175 1080 412800 138.78 56.1091 1316.17 1674.28 3185.54 3185.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 650 0.000256 4096 175 3360 48800 11.4975 13.9647 435.182 418.899 879.629 879.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 0.000512 2048 400 1320 12800 5.26733 3.44688 26.5606 104.287 139.66 139.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 0.000128 512 510 440 76800 9.91526 3.39558 17.1009 103.515 134.107 134.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 690 0.000256 1024 175 800 44800 6.50742 3.45046 28.1556 103.763 142.002 142.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1740 0.000512 512 230 240 35200 0.725184 0.82224 3.02899 26.1735 30.82 30.8942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 3.2e-05 2048 160 3680 384000 262.251 77.8004 1930.5 2269.95 4540.93 4541.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 680 3.2e-05 2048 175 1080 396800 138.621 55.1999 1160.76 1651.71 3006.48 3006.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 650 0.000256 4096 175 3360 48960 11.507 13.9735 723.505 419.211 1168.28 1168.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 810 0.000512 2048 400 1344 13568 5.25107 3.46614 46.5868 104.602 160.007 160.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1100 0.000128 512 510 432 78848 9.95248 3.4079 25.006 104.566 143.115 143.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 690 0.000256 1024 175 816 49920 6.35011 3.41824 50.6615 104.915 165.474 165.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1740 0.000512 512 230 240 36032 0.724992 0.831744 7.43254 26.2942 35.3533 35.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 3.2e-05 2048 160 3696 395264 262.939 78.3031 3250.38 2291.15 5883.21 5883.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 680 3.2e-05 2048 175 1056 415744 137.674 56.0123 1863.21 1677.16 3734.26 3734.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 650 0.000256 4096 175 3360 48768 11.4871 13.9489 503.519 419.025 948.063 948.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 810 0.000512 2048 400 1344 13568 5.2657 3.46931 34.6389 104.777 148.254 148.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1100 0.000128 512 510 432 77824 10.0212 3.40938 16.1051 104.678 134.395 134.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 690 0.000256 1024 175 816 49664 6.34602 3.40941 35.4428 104.695 150.022 150.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1740 0.000512 512 230 240 35968 0.726816 0.834304 7.68931 26.2922 35.6133 35.6896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 3.2e-05 2048 160 3696 393216 262.746 77.9581 2253.15 2287.56 4881.88 4882.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 680 3.2e-05 2048 175 1056 415744 138.014 56.0763 2154.73 1676.98 4026 4026.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 650 0.000256 4096 175 3360 48768 11.4773 13.9513 440.061 419.192 884.765 884.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 810 0.000512 2048 400 1344 13440 5.24451 3.45594 30.7341 104.604 144.141 144.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1100 0.000128 512 510 432 76800 9.88275 3.40026 14.0483 103.323 130.841 130.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 690 0.000256 1024 175 816 49152 6.35018 3.39946 36.9163 104.393 151.186 151.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1740 0.000512 512 230 240 35712 0.722496 0.827616 7.70208 26.2308 35.5554 35.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 3.2e-05 2048 160 3696 387072 265.183 78.3446 1936.19 2293.31 4573.46 4573.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 680 3.2e-05 2048 175 1056 414720 137.885 55.9521 2043.03 1674.37 3911.44 3911.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 650 0.000256 4096 175 3360 48960 11.5569 13.9961 639.035 419.196 1083.87 1083.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 810 0.000512 2048 400 1344 13440 5.28339 3.46563 42.5157 104.523 155.892 155.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1100 0.000128 512 510 432 79360 9.98435 3.4191 23.9494 104.901 142.435 142.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 690 0.000256 1024 175 816 49920 6.38672 3.4264 45.7275 104.915 160.586 160.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1740 0.000512 512 230 240 36000 0.72704 0.833536 4.31846 26.2816 32.2316 32.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 3.2e-05 2048 160 3696 394240 263.866 78.3321 2907.17 2293.6 5543.41 5543.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 680 3.2e-05 2048 175 1056 416000 138.031 56.1005 1764.02 1675.39 3633.74 3633.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 650 0.000256 4096 175 3360 48800 11.4994 13.9747 483.721 418.45 927.724 927.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 810 0.000512 2048 400 1344 13120 5.2617 3.45018 30.4692 104.18 143.457 143.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1100 0.000128 512 510 432 79360 9.97978 3.41539 16.1591 104.905 134.646 134.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 690 0.000256 1024 175 816 49280 6.32909 3.38944 30.5086 104.078 144.435 144.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1740 0.000512 512 230 240 35840 0.724672 0.832576 6.77885 26.2528 34.6577 34.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 3.2e-05 2048 160 3696 394240 263.067 78.2205 1903.98 2293.67 4539.38 4539.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 680 3.2e-05 2048 175 1056 414720 137.944 56.166 1151.42 1675.02 3020.75 3020.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 650 0.000256 4096 175 3360 48720 11.555 13.9823 411.796 419.507 856.927 857.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 810 0.000512 2048 400 1344 13440 5.29526 3.4775 29.243 104.816 142.936 143.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1100 0.000128 512 510 432 76800 9.92166 3.39968 13.1174 103.318 129.94 130.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 690 0.000256 1024 175 816 48960 6.40534 3.4159 25.3932 104.663 140.007 140.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1740 0.000512 512 230 240 35760 0.72832 0.830624 6.82506 26.3026 34.7581 34.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 3.2e-05 2048 160 3696 391680 263.538 77.9226 1661.23 2288.79 4291.93 4292.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 680 3.2e-05 2048 175 1056 410880 138.393 55.9713 985.697 1670.04 2850.3 2850.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 650 0.000256 4096 175 3360 48960 11.5057 13.9708 885.543 419.056 1330.16 1330.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 0.000512 2048 400 1344 13632 5.27754 3.47546 55.2728 104.8 168.925 169.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 0.000128 512 510 432 78336 9.93744 3.40992 32.8443 104.224 150.598 150.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 690 0.000256 1024 175 816 49536 6.36291 3.41261 63.7412 104.745 178.39 178.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1740 0.000512 512 230 240 36000 0.727296 0.832352 5.98762 26.2983 33.9174 33.9956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 3.2e-05 2048 160 3696 393216 263.097 78.2199 4052.38 2290.83 6684.96 6685.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 680 3.2e-05 2048 175 1056 414720 137.608 56.0546 2456.45 1672.61 4322.91 4323.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 650 0.000256 4096 175 3360 48768 11.475 13.9697 557.543 419.157 1002.23 1002.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 0.000512 2048 400 1344 13440 5.24451 3.45517 34.9575 104.502 148.257 148.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1100 0.000128 512 510 432 76800 9.88035 3.39603 21.1495 103.311 137.92 138.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 690 0.000256 1024 175 816 49152 6.34509 3.39968 40.9066 104.383 155.164 155.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1740 0.000512 512 230 240 35712 0.725088 0.82672 3.84656 26.2305 31.6972 31.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 3.2e-05 2048 160 3696 387072 264.824 78.1812 2500.09 2293 5136.52 5136.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 680 3.2e-05 2048 175 1056 414720 137.399 56.0148 1541.78 1674.88 3410.27 3410.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 650 0.000256 4096 175 3360 48672 11.4851 13.9664 561.075 418.034 1004.64 1004.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 810 0.000512 2048 400 1344 13248 5.24678 3.44464 37.3685 104.031 150.19 150.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1100 0.000128 512 510 432 73728 9.9593 3.38778 16.7446 102.227 132.505 132.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 690 0.000256 1024 175 816 48384 6.34131 3.38739 33.3514 103.842 147.046 147.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1740 0.000512 512 230 240 35712 0.726528 0.831648 10.0495 26.3079 37.9871 38.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 3.2e-05 2048 160 3696 387072 262.056 77.9508 2027.07 2274.82 4642.32 4642.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 680 3.2e-05 2048 175 1056 410112 138.268 55.8883 1234.1 1670.12 3098.56 3098.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 650 0.000256 4096 175 3360 48384 11.4668 13.9298 498.79 417.253 941.521 941.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 810 0.000512 2048 400 1344 13056 5.22096 3.41402 32.4521 103.639 144.825 144.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1100 0.000128 512 510 432 73728 10.0915 3.40138 14.5669 103.287 131.531 131.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 690 0.000256 1024 175 816 47616 6.33642 3.36896 28.415 103.392 141.645 141.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1740 0.000512 512 230 240 35712 0.724704 0.831616 9.49898 26.2656 37.394 37.4749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 3.2e-05 2048 160 3696 380928 263.914 77.6308 1692.67 2275.07 4309.71 4310.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 680 3.2e-05 2048 175 1056 411648 137.268 55.7816 1050.78 1664.75 2908.76 2908.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 650 0.000256 4096 175 3360 48944 11.5589 13.9829 821.209 419.255 1266.09 1266.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 0.000512 2048 400 1344 13440 5.29955 3.4727 50.5936 104.837 164.304 164.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 0.000128 512 510 432 78848 9.99808 3.41402 30.9092 104.763 149.27 149.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 690 0.000256 1024 175 816 49728 6.38214 3.41827 59.4261 104.775 174.14 174.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1740 0.000512 512 230 240 35952 0.729536 0.83248 5.60694 26.3084 33.5503 33.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 3.2e-05 2048 160 3696 394240 263.035 78.3063 3759.68 2289.34 6390.81 6391.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 680 3.2e-05 2048 175 1056 413952 138.114 56.1205 2268.7 1672.83 4135.97 4136.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 650 0.000256 4096 175 3360 48832 11.4934 13.9652 519.046 418.888 963.471 963.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 0.000512 2048 400 1344 12992 5.23846 3.41811 31.1634 103.767 143.688 143.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 0.000128 512 510 432 75264 10.0436 3.40301 19.3023 103.579 136.509 136.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 690 0.000256 1024 175 816 49280 6.38435 3.41408 37.3233 104.83 152.079 152.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1740 0.000512 512 230 240 35616 0.724992 0.825984 3.72778 26.1951 31.5417 31.6155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 3.2e-05 2048 160 3696 394240 262.51 78.1824 2365.56 2288.38 4995.06 4995.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 680 3.2e-05 2048 175 1056 412160 138.332 56.0062 1428 1672.77 3295.29 3295.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 650 0.000256 4096 175 3360 48720 11.5528 13.9907 425.905 419.541 871.071 871.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 0.000512 2048 400 1344 12768 5.23626 3.40819 26.0348 103.408 138.19 138.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 0.000128 512 510 432 75264 10.2373 3.42221 16.2087 104.903 134.95 135.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 690 0.000256 1024 175 816 49728 6.39725 3.42451 31.0047 104.998 145.956 146.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1740 0.000512 512 230 240 35616 0.727296 0.826592 3.06128 26.1762 30.8626 30.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 3.2e-05 2048 160 3696 387072 268.648 78.7892 1915.42 2309.83 4573.12 4573.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 680 3.2e-05 2048 175 1056 413952 138.049 56.0701 1180.02 1674.32 3048.65 3048.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 650 0.000256 4096 175 3360 48384 11.4528 13.9205 384.343 417.048 826.848 826.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 0.000512 2048 400 1344 12544 5.27341 3.44474 31.2146 104.061 144.091 144.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1100 0.000128 512 510 432 71680 9.92538 3.36646 14.0028 101.241 128.717 128.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 690 0.000256 1024 175 816 48384 6.32758 3.38109 28.3517 103.769 141.957 142.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1740 0.000512 512 230 240 35392 0.724992 0.824672 2.85578 26.1139 30.5897 30.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 3.2e-05 2048 160 3696 387072 261.523 77.7219 1729.81 2269.55 4339.04 4339.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 680 3.2e-05 2048 175 1056 408576 139.118 55.9319 1053.6 1672.98 2921.82 2921.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 650 0.000256 4096 175 3360 48768 11.4755 13.954 794.074 418.589 1238.17 1238.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 0.000512 2048 400 1344 13568 5.26771 3.4656 49.9394 104.664 163.436 163.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 0.000128 512 510 432 77824 10.0249 3.4041 29.9973 104.572 148.179 148.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 690 0.000256 1024 175 816 49664 6.3561 3.40582 57.4497 104.584 171.919 172.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1740 0.000512 512 230 240 35968 0.725504 0.828384 5.59114 26.2655 33.4823 33.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 3.2e-05 2048 160 3696 393216 262.451 77.9403 3599.57 2285.22 6225.61 6225.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 680 3.2e-05 2048 175 1056 415744 137.598 56.0855 2188.9 1675.18 4057.96 4058.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 650 0.000256 4096 175 3360 48640 11.4886 13.9424 513.723 418.599 957.835 957.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 0.000512 2048 400 1344 13312 5.28486 3.47341 31.7558 104.92 145.532 145.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 0.000128 512 510 432 77824 10.025 3.40582 19.4452 104.698 137.759 137.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 690 0.000256 1024 175 816 49152 6.38368 3.40992 37.1729 104.76 151.854 151.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1740 0.000512 512 230 240 35840 0.728576 0.832096 3.65978 26.3344 31.6256 31.6988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 3.2e-05 2048 160 3696 393216 261.803 77.99 2299.97 2287.67 4927.87 4928.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 680 3.2e-05 2048 175 1056 413696 137.622 55.8756 1406.21 1671.29 3271.19 3271.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 650 0.000256 4096 175 3360 48384 11.4811 13.9317 428.803 417.615 871.915 871.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 0.000512 2048 400 1344 13056 5.22522 3.41811 26.319 103.729 138.792 138.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 0.000128 512 510 432 73728 10.0759 3.39421 15.881 103.384 132.922 133.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 690 0.000256 1024 175 816 47616 6.3377 3.36867 30.4488 103.484 143.765 143.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1740 0.000512 512 230 240 35712 0.72736 0.829408 3.07562 26.29 30.9947 31.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 3.2e-05 2048 160 3696 380928 263.871 77.9688 1847.5 2277.13 4466.9 4467.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 680 3.2e-05 2048 175 1056 411648 137.241 55.728 1161.62 1667.34 3022.12 3022.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 650 0.000256 4096 175 3360 48640 11.4906 13.9551 382.009 419.325 826.864 826.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 0.000512 2048 400 1344 12288 5.2008 3.36448 22.7608 102.527 133.955 134.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 0.000128 512 510 432 73728 10.3108 3.41206 13.9455 104.791 132.645 132.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 690 0.000256 1024 175 816 49152 6.39613 3.41402 28.1388 104.945 143.022 143.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1740 0.000512 512 230 240 35328 0.722368 0.824 2.93446 26.0771 30.6276 30.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 3.2e-05 2048 160 3696 393216 261.941 77.8679 1682.5 2288.36 4311.11 4311.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 680 3.2e-05 2048 175 1056 409600 138.722 55.9923 1020.31 1671.84 2887.06 2887.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 650 0.000256 4096 175 3360 48960 11.5586 13.996 791.676 419.501 1236.82 1236.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 0.000512 2048 400 1344 13536 5.28486 3.46746 48.9772 104.686 162.518 162.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 0.000128 512 510 432 78336 9.90557 3.4111 29.9221 103.803 147.226 147.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 690 0.000256 1024 175 816 49536 6.35994 3.41005 56.0244 104.598 170.522 170.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1740 0.000512 512 230 240 35856 0.728448 0.82768 5.39734 26.2717 33.2952 33.3701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 3.2e-05 2048 160 3696 391680 263.457 78.2647 3562.84 2288.62 6193.62 6193.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 680 3.2e-05 2048 175 1056 414720 138.215 56.1274 2160.39 1677.51 4032.44 4032.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 650 0.000256 4096 175 3360 48672 11.4934 13.9568 545.394 418.316 989.236 989.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 0.000512 2048 400 1344 13248 5.24054 3.43866 33.8755 104.027 146.681 146.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 0.000128 512 510 432 73728 9.96083 3.3833 19.5167 102.227 135.274 135.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 690 0.000256 1024 175 816 48384 6.34403 3.38275 38.0738 103.844 151.772 151.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1740 0.000512 512 230 240 35712 0.72992 0.831488 3.74653 26.3075 31.6877 31.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 3.2e-05 2048 160 3696 387072 261.986 77.7495 2422.02 2274.86 5037.05 5037.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 680 3.2e-05 2048 175 1056 410112 138.274 55.8858 1476.75 1668.78 3339.89 3340.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 650 0.000256 4096 175 3360 48384 11.52 13.9776 457.993 418.471 902.043 902.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 0.000512 2048 400 1344 12096 5.24378 3.37517 26.8923 102.693 138.312 138.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 0.000128 512 510 432 76032 9.88064 3.38576 17.1365 102.29 132.877 133.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 690 0.000256 1024 175 816 48384 6.44451 3.41904 32.7091 104.728 147.434 147.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1740 0.000512 512 230 240 35424 0.724736 0.823328 3.34614 26.0629 31.0272 31.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 3.2e-05 2048 160 3696 387072 267.035 78.3959 2064.28 2300.24 4710.39 4710.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 680 3.2e-05 2048 175 1056 407808 139.343 55.9493 1247.28 1669.16 3111.93 3112.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 650 0.000256 4096 175 3360 48384 11.469 13.9537 460.289 419.15 904.946 905.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 0.000512 2048 400 1344 12672 5.20349 3.37997 27.5333 102.956 139.174 139.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 0.000128 512 510 432 64512 10.0728 3.348 15.034 99.3174 127.96 128.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 690 0.000256 1024 175 816 46080 6.34317 3.33702 31.0843 102.578 143.469 143.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1740 0.000512 512 230 240 35136 0.724864 0.82848 3.09082 26.2249 30.9413 31.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 3.2e-05 2048 160 3696 368640 267.561 77.7155 1975.29 2277.48 4598.49 4598.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 680 3.2e-05 2048 175 1056 405504 137.334 55.3098 1245.89 1659.35 3098.08 3098.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 650 0.000256 4096 175 3360 48800 11.5046 13.9719 783.245 418.842 1227.65 1227.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 0.000512 2048 400 1344 13120 5.26282 3.44883 46.4819 104.279 159.576 159.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 0.000128 512 510 432 79360 9.98038 3.42282 29.8645 105 148.45 148.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 690 0.000256 1024 175 816 49280 6.32717 3.39206 54.9221 104.18 168.954 169.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1740 0.000512 512 230 240 35840 0.726688 0.830176 5.31792 26.2781 33.2209 33.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 3.2e-05 2048 160 3696 394240 263.149 78.3099 3542.21 2295.44 6179.55 6179.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 680 3.2e-05 2048 175 1056 414720 137.931 56.0452 2131.52 1678.57 4004.25 4004.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 650 0.000256 4096 175 3360 48640 11.4687 13.9475 553.939 418.122 997.559 997.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 0.000512 2048 400 1344 12800 5.22483 3.41197 32.9447 103.559 145.243 145.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 0.000128 512 510 432 76800 9.88221 3.39741 20.8272 103.27 137.565 137.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 690 0.000256 1024 175 816 48640 6.28326 3.36739 39.3524 103.354 152.488 152.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1740 0.000512 512 230 240 35520 0.726112 0.82944 3.82109 26.2103 31.6566 31.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 3.2e-05 2048 160 3696 389120 267.327 78.6524 2492.2 2307.88 5146.5 5146.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 680 3.2e-05 2048 175 1056 414720 137.677 55.9944 1527.57 1677.09 3398.52 3398.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 650 0.000256 4096 175 3360 48480 11.5061 13.9732 455.101 418.898 899.563 899.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 0.000512 2048 400 1344 12480 5.26032 3.41987 27.6508 103.856 140.294 140.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 0.000128 512 510 432 76800 9.9168 3.40211 17.338 103.406 134.247 134.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 690 0.000256 1024 175 816 48000 6.33475 3.37926 32.7202 103.545 146.117 146.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1740 0.000512 512 230 240 35040 0.724992 0.821248 3.22646 26.0646 30.9073 30.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 3.2e-05 2048 160 3696 384000 261.735 77.5651 2030.76 2268.99 4639.5 4639.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 680 3.2e-05 2048 175 1056 407040 139.198 55.937 1237.71 1670.39 3103.43 3103.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 650 0.000256 4096 175 3360 48000 11.455 13.9288 422.097 417.164 864.727 864.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 0.000512 2048 400 1344 12800 5.25424 3.4345 26.0279 103.962 138.775 138.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 0.000128 512 510 432 71680 10.2143 3.39798 15.4581 103.351 132.606 132.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 690 0.000256 1024 175 816 48640 6.31398 3.37101 30.5784 103.54 143.935 144.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1740 0.000512 512 230 240 35200 0.72176 0.823296 3.12224 26.0897 30.8274 30.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 3.2e-05 2048 160 3696 368640 273.886 78.4364 1816.6 2308.75 4478.1 4478.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 680 3.2e-05 2048 175 1056 409600 139.361 56.1058 1159.86 1675.69 3031.21 3031.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 650 0.000256 4096 175 3400 49216 11.5032 13.9619 753.205 419.065 1197.82 1197.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 810 0.000512 2048 400 1350 15360 5.1776 3.46701 53.3691 104.565 166.682 166.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1100 0.000128 512 510 450 76800 10.0772 3.4097 25.8855 104.537 144.093 144.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 690 0.000256 1024 175 800 48896 6.40694 3.41981 50.9926 104.881 165.829 165.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1740 0.000512 512 230 250 35904 0.725216 0.831008 7.8904 26.2817 35.8014 35.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 3.2e-05 2048 160 3700 391168 265.758 78.2994 3341.36 2301.36 5987.21 5987.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 680 3.2e-05 2048 175 1050 409600 139.4 56.0029 1923.43 1675.06 3794.08 3794.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 650 0.000256 4096 175 3400 49024 11.4893 13.9464 518.52 418.986 963.026 963.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 810 0.000512 2048 400 1350 15360 5.19043 3.46963 38.7298 104.76 152.256 152.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1100 0.000128 512 510 450 75776 10.1567 3.41402 16.7097 104.663 135.135 135.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 690 0.000256 1024 175 800 48640 6.39098 3.41094 35.3006 104.689 149.919 150.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1740 0.000512 512 230 250 35840 0.725152 0.831488 8.12544 26.2883 36.0419 36.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 3.2e-05 2048 160 3700 389120 265.559 78.2596 2307.73 2298.39 4950.39 4950.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 680 3.2e-05 2048 175 1050 409600 139.954 55.9839 2156.66 1676.78 4029.58 4029.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 650 0.000256 4096 175 3400 48960 11.4668 13.951 446.823 419.105 891.429 891.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 810 0.000512 2048 400 1350 14976 5.18646 3.45325 33.5407 104.488 146.768 146.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1100 0.000128 512 510 450 73728 10.0631 3.39546 14.3327 103.296 131.273 131.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 690 0.000256 1024 175 800 48384 6.37926 3.40122 36.9384 104.371 151.222 151.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1740 0.000512 512 230 250 35712 0.721856 0.82944 8.0649 26.2245 35.9122 35.9993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 3.2e-05 2048 160 3700 387072 265.242 78.2984 1988.35 2292.77 4625.1 4625.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 680 3.2e-05 2048 175 1050 408576 139.759 55.9165 2036.87 1673.92 3906.67 3906.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 650 0.000256 4096 175 3400 49200 11.5536 13.9871 651.542 419.508 1096.67 1096.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 810 0.000512 2048 400 1350 15200 5.20269 3.46656 47.3406 104.599 160.71 160.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1100 0.000128 512 510 450 76800 10.1589 3.41965 24.0198 104.98 142.769 142.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 690 0.000256 1024 175 800 48960 6.43229 3.42525 44.9851 104.992 159.964 160.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1740 0.000512 512 230 250 35840 0.728736 0.832736 4.48224 26.3035 32.4203 32.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 3.2e-05 2048 160 3700 389120 267.922 79.1175 2891.73 2309.05 5548.25 5548.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 680 3.2e-05 2048 175 1050 409600 139.802 56.1667 1744.05 1676.55 3616.77 3616.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 650 0.000256 4096 175 3400 48960 11.4913 13.9652 480.303 418.937 924.781 924.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 810 0.000512 2048 400 1350 15040 5.1745 3.44467 33.6915 104.306 146.718 146.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1100 0.000128 512 510 450 76800 10.1565 3.41811 15.9009 105.032 134.695 134.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 690 0.000256 1024 175 800 48000 6.3807 3.38842 29.386 104.201 143.485 143.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1740 0.000512 512 230 250 35680 0.72432 0.831072 6.9591 26.2837 34.8676 34.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 3.2e-05 2048 160 3700 389120 267.629 78.5574 1860.41 2309.59 4516.63 4516.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 680 3.2e-05 2048 175 1050 409600 139.52 56.124 1121.72 1677 2994.56 2994.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 650 0.000256 4096 175 3400 48960 11.557 13.9892 417.484 419.086 862.201 862.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 810 0.000512 2048 400 1350 14880 5.22902 3.47338 31.3421 104.716 144.862 144.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1100 0.000128 512 510 450 72960 10.1465 3.40003 12.8789 103.219 129.831 129.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 690 0.000256 1024 175 800 48000 6.47078 3.41619 24.9973 104.56 139.575 139.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1740 0.000512 512 230 250 35760 0.7272 0.832832 7.04931 26.2782 34.9616 35.0367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 3.2e-05 2048 160 3700 384000 269.648 78.5771 1541.22 2307.1 4197 4197.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 680 3.2e-05 2048 175 1050 407040 139.622 55.9711 980.995 1668.29 2845.07 2845.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 650 0.000256 4096 175 3400 48640 11.4881 13.9472 369.332 418.058 812.91 812.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 810 0.000512 2048 400 1350 14720 5.14253 3.41024 28.292 103.546 140.492 140.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1100 0.000128 512 510 450 71680 10.1939 3.39552 11.11 103.254 128.137 128.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 690 0.000256 1024 175 800 47360 6.34896 3.36944 25.0844 103.337 138.269 138.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1740 0.000512 512 230 250 35520 0.7224 0.827456 7.21085 26.1976 35.0269 35.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 3.2e-05 2048 160 3700 389120 267.94 78.633 1677.92 2307.86 4332.81 4333.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 680 3.2e-05 2048 175 1050 409600 139.343 56.0435 861.796 1675.58 2732.96 2733.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 650 0.000256 4096 175 3400 49152 11.5139 13.9711 882.913 419.357 1327.84 1327.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 0.000512 2048 400 1350 15360 5.19274 3.47549 60.6689 104.88 174.313 174.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 0.000128 512 510 450 75264 10.1199 3.40829 31.8013 104.292 149.806 149.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 690 0.000256 1024 175 800 48768 6.40723 3.41581 61.577 104.82 176.35 176.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1740 0.000512 512 230 250 35904 0.726944 0.8328 6.06912 26.3187 34.0193 34.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 3.2e-05 2048 160 3700 390144 265.512 78.3252 3964.2 2301.02 6609.5 6609.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 680 3.2e-05 2048 175 1050 408576 139.327 55.9862 2377.39 1673.76 4246.66 4246.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 650 0.000256 4096 175 3400 48960 11.4662 13.9506 549.785 418.859 994.142 994.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 0.000512 2048 400 1350 14976 5.18477 3.45341 37.0485 104.429 150.219 150.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1100 0.000128 512 510 450 73728 10.0546 3.40006 20.2734 103.241 137.158 137.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 690 0.000256 1024 175 800 48384 6.37328 3.40365 39.2367 104.308 153.453 153.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1740 0.000512 512 230 250 35712 0.725952 0.82944 3.89648 26.2189 31.7406 31.8157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 3.2e-05 2048 160 3700 387072 264.837 78.131 2437.18 2291.35 5071.93 5072.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 680 3.2e-05 2048 175 1050 408576 139.045 56.0592 1473.89 1672.96 3342.14 3342.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 650 0.000256 4096 175 3400 48672 11.4944 13.9532 551.448 418.09 995.07 995.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 810 0.000512 2048 400 1350 14976 5.16298 3.44422 39.7907 104.045 152.543 152.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1100 0.000128 512 510 450 69120 10.24 3.3833 15.7587 102.241 131.806 131.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 690 0.000256 1024 175 800 47232 6.39971 4.0385 32.0832 103.86 146.508 146.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1740 0.000512 512 230 250 35712 0.729088 0.830464 3.23722 26.3152 31.1831 31.2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 3.2e-05 2048 160 3700 377856 269.438 78.4065 1949.02 2300.06 4597.36 4597.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 680 3.2e-05 2048 175 1050 405504 139.547 56.0816 1196.86 1669.08 3061.76 3061.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 650 0.000256 4096 175 3400 48384 11.4591 13.9405 487.265 417.651 930.4 930.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 810 0.000512 2048 400 1350 14592 5.15578 3.41677 34.4273 103.739 146.839 146.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1100 0.000128 512 510 450 73728 10.0784 3.39763 14.6107 103.387 131.655 131.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 690 0.000256 1024 175 800 47616 6.33594 3.37075 27.8925 103.492 141.216 141.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1740 0.000512 512 230 250 35712 0.72704 0.82944 9.45091 26.2921 37.3699 37.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 3.2e-05 2048 160 3700 380928 263.858 77.6564 1673.81 2277.23 4292.99 4293.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 680 3.2e-05 2048 175 1050 405504 138.813 55.9165 1018.97 1667.15 2881.05 2881.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 650 0.000256 4096 175 3400 49168 11.5569 13.9874 810.83 419.483 1255.94 1256.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 0.000512 2048 400 1350 15232 5.22509 3.48032 54.9724 104.898 168.677 168.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 0.000128 512 510 450 77056 10.1214 3.41686 30.2616 104.826 148.81 148.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 690 0.000256 1024 175 800 48832 6.42806 3.41811 57.0947 104.831 171.901 172.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1740 0.000512 512 230 250 35840 0.729184 0.83248 5.79389 26.328 33.7566 33.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 3.2e-05 2048 160 3700 387072 268.735 78.6397 3628.78 2309.14 6285.73 6286.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 680 3.2e-05 2048 175 1050 408576 139.551 56.0253 2193.5 1676.98 4066.25 4066.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 650 0.000256 4096 175 3400 49056 11.5069 13.972 515.655 418.867 960.08 960.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 0.000512 2048 400 1350 14784 5.15866 3.41299 34.565 103.764 146.999 147.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 0.000128 512 510 450 75264 10.0369 3.40144 19.488 103.577 136.686 136.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 690 0.000256 1024 175 800 48384 6.44762 3.41606 35.738 104.824 150.553 150.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1740 0.000512 512 230 250 35616 0.7264 0.82832 3.8271 26.1913 31.6444 31.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 3.2e-05 2048 160 3700 387072 268.209 78.5243 2287.7 2307.56 4942.43 4942.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 680 3.2e-05 2048 175 1050 408576 139.239 56.0098 1388.27 1674.31 3258.02 3258.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 650 0.000256 4096 175 3400 49056 11.5487 13.994 423.051 419.185 867.864 867.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 0.000512 2048 400 1350 14112 5.17862 3.4048 27.248 103.316 139.249 139.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 0.000128 512 510 450 75264 10.2387 3.41901 16.1736 104.813 134.833 134.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 690 0.000256 1024 175 800 48384 6.46813 3.4263 29.5529 104.903 144.479 144.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1740 0.000512 512 230 250 35280 0.72704 0.825344 3.11658 26.1517 30.8912 30.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 3.2e-05 2048 160 3700 387072 268.706 78.5945 1881.74 2307.91 4537.39 4537.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 680 3.2e-05 2048 175 1050 408576 139.466 56.1477 1139.57 1672.89 3008.27 3008.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 650 0.000256 4096 175 3400 48384 11.4504 13.9187 377.44 417.48 820.368 820.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 0.000512 2048 400 1350 14336 5.18144 3.44474 25.542 104.166 138.433 138.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1100 0.000128 512 510 450 71680 9.91885 3.36515 13.9972 101.346 128.809 128.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 690 0.000256 1024 175 800 46592 6.42659 3.38125 26.7222 103.876 140.537 140.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1740 0.000512 512 230 250 35392 0.722656 0.826016 2.88346 26.1388 30.6448 30.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 3.2e-05 2048 160 3700 372736 272.539 78.8541 1635.13 2310.4 4297.34 4297.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 680 3.2e-05 2048 175 1050 408576 139.089 56.0371 1027.76 1675.39 2898.47 2898.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 650 0.000256 4096 175 3400 49024 11.4849 13.9521 805.276 418.612 1249.41 1249.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 0.000512 2048 400 1350 15360 5.18691 3.46317 55.8798 104.675 169.306 169.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 0.000128 512 510 450 75776 10.1455 3.40864 29.8382 104.582 148.158 148.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 690 0.000256 1024 175 800 48640 6.39885 3.40998 55.3726 104.593 169.905 170.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1740 0.000512 512 230 250 35840 0.725024 0.82912 5.76813 26.2675 33.6637 33.7368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 3.2e-05 2048 160 3700 389120 265.279 78.0813 3562.83 2296.37 6203 6203.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 680 3.2e-05 2048 175 1050 409600 139.471 56.0476 2151.1 1677.01 4023.82 4023.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 650 0.000256 4096 175 3400 48896 11.4924 13.9508 521.5 418.28 965.302 965.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 0.000512 2048 400 1350 15360 5.19318 3.47898 36.8024 104.841 150.415 150.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 0.000128 512 510 450 73728 10.2911 3.40909 19.1189 104.616 137.617 137.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 690 0.000256 1024 175 800 48128 6.44214 3.40992 36.0692 104.682 150.732 150.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1740 0.000512 512 230 250 35840 0.727872 0.833056 3.83805 26.3082 31.7793 31.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 3.2e-05 2048 160 3700 385024 268.621 78.5078 2279.82 2307.71 4935.09 4935.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 680 3.2e-05 2048 175 1050 405504 139.832 55.98 1379.53 1670.03 3245.56 3245.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 650 0.000256 4096 175 3400 48384 11.4691 13.9267 437.781 417.255 880.512 880.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 0.000512 2048 400 1350 14592 5.15482 3.41552 30.0867 103.641 142.4 142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 0.000128 512 510 450 73728 10.0763 3.39725 16.4617 103.287 133.407 133.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 690 0.000256 1024 175 800 47616 6.32899 3.36842 30.8609 103.398 144.083 144.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1740 0.000512 512 230 250 35712 0.72704 0.829344 3.2552 26.2676 31.1509 31.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 3.2e-05 2048 160 3700 380928 263.86 77.7082 1890.17 2275.76 4507.92 4508.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 680 3.2e-05 2048 175 1050 405504 138.864 55.6336 1161.43 1667.88 3023.99 3024.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 650 0.000256 4096 175 3400 48640 11.4926 13.9545 393.09 419.269 837.888 837.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 0.000512 2048 400 1350 14336 5.10934 3.36275 26.8425 102.511 137.927 138.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 0.000128 512 510 450 73728 10.3153 3.41427 14.5772 104.78 133.273 133.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 690 0.000256 1024 175 800 47104 6.48867 3.41197 27.4042 104.927 142.364 142.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1740 0.000512 512 230 250 35328 0.722336 0.823296 3.10573 26.0725 30.7949 30.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 3.2e-05 2048 160 3700 376832 274.91 79.8742 1653.84 2332.01 4341.06 4341.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 680 3.2e-05 2048 175 1050 401408 140.56 55.982 1017.7 1671.6 2886.03 2886.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 650 0.000256 4096 175 3400 49104 11.5552 13.9931 832.977 419.591 1278.2 1278.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 0.000512 2048 400 1350 15264 5.20656 3.4657 56.4306 104.71 169.912 170.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 0.000128 512 510 450 73728 10.1579 3.40746 29.736 103.831 147.316 147.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 690 0.000256 1024 175 800 48384 6.42442 3.4105 56.4466 104.621 171.03 171.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1740 0.000512 512 230 250 35712 0.726944 0.828576 5.7975 26.2775 33.7029 33.7814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 3.2e-05 2048 160 3700 387072 267.059 78.2884 3656.66 2301.48 6303.92 6304.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 680 3.2e-05 2048 175 1050 407808 140.034 56.0763 2203.13 1676.51 4075.95 4076.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 650 0.000256 4096 175 3400 48672 11.4708 13.9571 585.377 418.031 1028.92 1028.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 0.000512 2048 400 1350 14976 5.16394 3.44707 39.8932 104.028 152.631 152.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 0.000128 512 510 450 69120 10.2282 3.38944 20.1184 102.227 136.145 136.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 690 0.000256 1024 175 800 47232 6.3977 3.38538 39.6617 103.856 153.429 153.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1740 0.000512 512 230 250 35712 0.727712 0.83072 4.1776 26.2997 32.1056 32.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 3.2e-05 2048 160 3700 377856 269.376 78.4164 2536.3 2300.22 5184.75 5185.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 680 3.2e-05 2048 175 1050 405504 139.525 56.0681 1559.38 1668.73 3423.9 3424.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 650 0.000256 4096 175 3400 48816 11.5343 13.9794 484.151 418.323 928.073 928.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 0.000512 2048 400 1350 13824 5.16726 3.37306 31.0495 102.657 142.348 142.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 0.000128 512 510 450 69120 10.2645 3.39133 16.7493 102.257 132.849 132.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 690 0.000256 1024 175 800 48384 6.45558 3.41907 33.6872 104.692 148.382 148.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1740 0.000512 512 230 250 34992 0.725056 0.82256 3.44426 26.0521 31.1163 31.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 3.2e-05 2048 160 3700 387072 267.048 78.5638 2152.21 2299.4 4797.65 4797.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 680 3.2e-05 2048 175 1050 400896 140.817 56.0898 1273.88 1668.54 3139.53 3139.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 650 0.000256 4096 175 3400 48384 11.4774 13.9551 455.906 419.195 900.618 900.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 0.000512 2048 400 1350 13824 5.15293 3.38278 29.4181 102.967 141.026 141.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 0.000128 512 510 450 64512 10.069 3.34659 15.1235 99.3284 128.05 128.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 690 0.000256 1024 175 800 46080 6.34064 3.33946 30.3651 102.592 142.763 142.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1740 0.000512 512 230 250 35136 0.72688 0.82944 3.13062 26.2267 30.982 31.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 3.2e-05 2048 160 3700 368640 267.524 77.6921 1936.88 2277.93 4560.47 4560.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 680 3.2e-05 2048 175 1050 396288 139.511 55.3027 1189.97 1660.04 3045.03 3045.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 650 0.000256 4096 175 3400 48240 11.5487 13.9885 414.741 419.182 859.546 859.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 0.000512 2048 400 1350 12960 5.12429 3.31571 27.1543 101.515 137.214 137.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 0.000128 512 510 450 69120 10.0288 3.36896 15.2506 100.823 129.66 129.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 690 0.000256 1024 175 800 46080 6.58022 3.42624 28.3774 104.904 143.422 143.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1740 0.000512 512 230 250 34560 0.724992 0.818016 3.2192 25.9604 30.7927 30.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 3.2e-05 2048 160 3700 368640 282.081 80.7105 1780.8 2350.48 4494.51 4494.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 680 3.2e-05 2048 175 1050 403200 140.409 55.98 1112.68 1670.85 2980.11 2980.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 650 0.000256 4096 175 3400 48960 11.5045 13.9661 803.207 418.858 1247.62 1247.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 0.000512 2048 400 1350 15040 5.1751 3.4408 54.349 104.279 167.343 167.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 0.000128 512 510 450 76800 10.1468 3.41606 30.3832 105.013 149.139 149.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 690 0.000256 1024 175 800 48000 6.39366 3.39238 55.0409 104.178 169.134 169.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1740 0.000512 512 230 250 35680 0.724992 0.833536 5.60576 26.2763 33.5116 33.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 3.2e-05 2048 160 3700 389120 267.666 78.5734 3574.46 2309.21 6230.35 6230.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 680 3.2e-05 2048 175 1050 409600 139.496 56.0722 2153.34 1676.68 4025.78 4025.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 650 0.000256 4096 175 3400 48640 11.4673 13.9489 549.526 418.093 993.114 993.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 0.000512 2048 400 1350 14720 5.14154 3.41005 36.8702 103.551 149.07 149.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 0.000128 512 510 450 71680 10.1867 3.39747 19.5357 103.261 136.567 136.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 690 0.000256 1024 175 800 47360 6.34208 3.36896 37.1231 103.349 150.309 150.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1740 0.000512 512 230 250 35520 0.722464 0.82944 3.94282 26.2104 31.7772 31.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 3.2e-05 2048 160 3700 389120 267.321 78.7164 2449.69 2307.94 5104.11 5104.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 680 3.2e-05 2048 175 1050 409600 139.265 56.0262 1475.51 1677.21 3348.2 3348.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 650 0.000256 4096 175 3400 48480 11.4937 13.9607 469.264 418.939 913.74 913.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 0.000512 2048 400 1350 14400 5.1664 3.41811 31.2271 103.868 143.783 143.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 0.000128 512 510 450 69120 10.3718 3.40173 16.3824 103.42 133.758 133.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 690 0.000256 1024 175 800 46080 6.43226 3.37421 31.7367 103.555 145.223 145.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1740 0.000512 512 230 250 35040 0.722912 0.821248 3.37901 26.0663 31.0579 31.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 3.2e-05 2048 160 3700 368640 274.053 79.1914 1976.22 2310.45 4640.37 4640.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 680 3.2e-05 2048 175 1050 407040 139.245 55.9903 1250.3 1670.57 3116.3 3116.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 650 0.000256 4096 175 3400 48000 11.4688 13.9287 425.309 417.25 868.038 868.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 0.000512 2048 400 1350 14080 5.20435 3.43654 28.5121 103.983 141.234 141.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 0.000128 512 510 450 71680 10.2162 3.39651 15.8697 103.371 133.036 133.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 690 0.000256 1024 175 800 46080 6.44118 3.37565 29.3366 103.565 142.849 142.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1740 0.000512 512 230 250 35200 0.724992 0.823296 3.25091 26.0954 30.9678 31.0469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 3.2e-05 2048 160 3700 368640 273.903 78.6713 1828.07 2309.63 4490.71 4491.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 680 3.2e-05 2048 175 1050 409600 139.366 56.0254 1160.89 1676.07 3032.54 3032.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 650 0.000256 4096 175 3400 48000 11.4825 13.9633 409.589 418.494 853.609 853.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 0.000512 2048 400 1350 14400 5.19581 3.44838 29.4448 104.19 142.382 142.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 0.000128 512 510 450 64000 10.6634 3.40378 13.9076 103.415 131.576 131.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 690 0.000256 1024 175 800 44800 6.50867 3.3792 27.9224 103.66 141.601 141.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1740 0.000512 512 230 250 35200 0.725856 0.82544 3.09974 26.1446 30.8654 30.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 3.2e-05 2048 160 3700 358400 282.506 80.4604 1709.73 2336.3 4409.43 4409.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 680 3.2e-05 2048 175 1050 396800 138.605 55.1127 1080.75 1650.17 2924.83 2925.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 650 0.000256 4096 175 3360 49216 11.515 13.957 683.94 419.22 1128.71 1128.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 810 0.000512 2048 400 1320 13568 5.25834 3.4664 43.2626 104.607 156.695 156.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1100 0.000128 512 510 480 81920 9.79126 3.40992 26.4501 104.573 144.408 144.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 690 0.000256 1024 175 840 46336 6.53162 3.4192 43.9579 104.925 158.961 159.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1740 0.000512 512 230 240 35840 0.725792 0.82944 6.87213 26.2968 34.7957 34.8711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 3.2e-05 2048 160 3660 376832 277.356 79.3186 2943.11 2340.94 5641.15 5641.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 680 3.2e-05 2048 175 1080 411648 138.915 55.9787 1795.18 1675.64 3665.9 3666.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 650 0.000256 4096 175 3360 49024 11.4805 13.9533 480.474 418.939 924.93 925.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 810 0.000512 2048 400 1320 13568 5.27162 3.46522 32.1948 104.751 145.781 145.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1100 0.000128 512 510 480 81920 9.81443 3.40755 17.7157 104.659 135.777 135.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 690 0.000256 1024 175 840 46080 6.5247 3.40582 32.5692 104.673 147.302 147.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1740 0.000512 512 230 240 35712 0.726208 0.829568 7.03798 26.2872 34.951 35.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 3.2e-05 2048 160 3660 372736 278.768 79.9071 2075.94 2342.01 4777.06 4777.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 680 3.2e-05 2048 175 1080 411648 138.868 55.9985 1195.91 1676.66 3067.63 3067.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 650 0.000256 4096 175 3360 48960 11.4889 13.9495 406.996 419.156 851.67 851.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 810 0.000512 2048 400 1320 13440 5.24349 3.45533 28.512 104.503 141.813 141.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1100 0.000128 512 510 480 79872 9.72768 3.39312 14.5186 103.314 131.136 131.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 690 0.000256 1024 175 840 45312 6.5247 3.40029 32.8076 104.385 147.242 147.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1740 0.000512 512 230 240 35520 0.724992 0.829056 7.07616 26.2245 34.932 35.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 3.2e-05 2048 160 3660 368640 279.898 79.8103 1762.86 2342.54 4465.54 4465.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 680 3.2e-05 2048 175 1080 408576 139.677 55.8974 1948.47 1674.15 3818.39 3818.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 650 0.000256 4096 175 3360 48896 11.4814 13.9477 364.637 418.541 808.689 808.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 810 0.000512 2048 400 1320 13312 5.28835 3.48512 25.5775 104.91 139.363 139.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1100 0.000128 512 510 480 81920 9.81933 3.412 13.7779 104.683 131.871 132.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 690 0.000256 1024 175 840 46080 6.52554 3.40758 30.4784 104.745 145.285 145.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1740 0.000512 512 230 240 35584 0.725344 0.833408 7.01645 26.3269 34.9716 35.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 3.2e-05 2048 160 3660 368640 282.655 80.597 1586.28 2353.06 4303 4303.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 680 3.2e-05 2048 175 1080 409600 139.266 55.946 1881.27 1671.17 3747.85 3748.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 650 0.000256 4096 175 3360 49200 11.5507 13.9878 875.638 419.161 1320.42 1320.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 0.000512 2048 400 1320 13440 5.28026 3.46902 58.0456 104.515 171.41 171.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1100 0.000128 512 510 480 81920 9.86493 3.41843 35.9968 104.907 154.368 154.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 690 0.000256 1024 175 840 46400 6.55699 3.4263 61.7185 104.9 176.729 176.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1740 0.000512 512 230 240 35840 0.730688 0.830048 5.91043 26.2822 33.8232 33.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 3.2e-05 2048 160 3660 376320 277.724 79.6612 3800.04 2341.46 6499.33 6499.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 680 3.2e-05 2048 175 1080 412160 138.836 56.1466 2424.41 1675.21 4294.8 4294.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 650 0.000256 4096 175 3360 48960 11.501 13.9735 643.434 418.454 1087.44 1087.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 810 0.000512 2048 400 1320 13120 5.256 3.44461 40.6568 104.176 153.634 153.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1100 0.000128 512 510 480 81920 9.84976 3.42221 23.361 104.907 141.724 141.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 690 0.000256 1024 175 840 45440 6.51136 3.39104 38.181 104.091 152.303 152.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1740 0.000512 512 230 240 35680 0.723328 0.832352 9.78006 26.2574 37.6637 37.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 3.2e-05 2048 160 3660 373760 279.289 80.2652 2342.93 2348.11 5051.04 5051.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 680 3.2e-05 2048 175 1080 412160 138.606 56.0804 1503.99 1678.23 3377.11 3377.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 650 0.000256 4096 175 3360 48960 11.5487 13.994 551.828 419.197 996.65 996.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 810 0.000512 2048 400 1320 13440 5.28707 3.47325 35.8866 104.736 149.482 149.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1100 0.000128 512 510 480 76800 9.92358 3.40173 18.2108 103.242 134.96 135.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 690 0.000256 1024 175 840 46080 6.55206 3.41606 32.7646 104.585 147.443 147.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1740 0.000512 512 230 240 35760 0.727328 0.831104 9.84051 26.2897 37.7589 37.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 3.2e-05 2048 160 3660 368640 282.04 80.2006 1892.53 2349.51 4604.7 4605.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 680 3.2e-05 2048 175 1080 407040 139.469 55.9845 1214.98 1668.71 3079.33 3079.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 650 0.000256 4096 175 3360 48640 11.4668 13.9428 486.881 418.013 930.391 930.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 810 0.000512 2048 400 1320 12800 5.23178 3.41168 33.3303 103.529 145.607 145.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1100 0.000128 512 510 480 76800 9.88579 3.39568 15.768 103.243 132.482 132.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 690 0.000256 1024 175 840 44800 6.47306 3.36688 32.7646 103.325 146.063 146.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1740 0.000512 512 230 240 35520 0.726848 0.828768 9.84874 26.1981 37.6767 37.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 3.2e-05 2048 160 3660 368640 283.648 81.187 2084.43 2362.36 4812.09 4812.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 680 3.2e-05 2048 175 1080 409600 139.273 56.0558 1106.34 1676 2977.87 2978.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 650 0.000256 4096 175 3360 49152 11.5181 13.975 804.134 419.37 1249.08 1249.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 0.000512 2048 400 1320 13632 5.27242 3.47024 49.4799 104.878 163.203 163.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 0.000128 512 510 480 81408 9.7944 3.40614 32.9764 104.302 150.664 150.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 690 0.000256 1024 175 840 46080 6.53997 3.41197 55.7305 104.83 170.641 170.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1740 0.000512 512 230 240 35808 0.728832 0.832128 5.49478 26.319 33.4455 33.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 3.2e-05 2048 160 3660 374784 277.998 79.3167 3487.62 2342.01 6187.38 6187.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 680 3.2e-05 2048 175 1080 410112 138.922 56.0087 2219.04 1675.41 4089.57 4089.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 650 0.000256 4096 175 3360 48960 11.4916 13.9479 504.257 419.152 948.93 949.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 0.000512 2048 400 1320 13440 5.24787 3.45165 31.3856 104.499 144.686 144.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 0.000128 512 510 480 79872 9.73411 3.39558 21.6041 103.307 138.223 138.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 690 0.000256 1024 175 840 45312 6.52259 3.40502 35.6129 104.381 150.048 150.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1740 0.000512 512 230 240 35520 0.722944 0.82944 3.60227 26.2228 31.4498 31.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 3.2e-05 2048 160 3660 368640 279.261 79.9985 2149.67 2342.42 4851.77 4852.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 680 3.2e-05 2048 175 1080 408576 139.071 56.1069 1385.23 1674.11 3254.71 3254.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 650 0.000256 4096 175 3360 48672 11.479 13.9489 412.585 418.094 856.19 856.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 0.000512 2048 400 1320 13248 5.24643 3.44397 25.0012 104.049 137.838 137.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1100 0.000128 512 510 480 78336 9.70912 3.38522 17.184 102.242 132.702 132.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 690 0.000256 1024 175 840 44928 6.51862 3.38448 29.5982 103.862 143.491 143.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1740 0.000512 512 230 240 35712 0.725248 0.832704 2.98186 26.3018 30.9115 30.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 3.2e-05 2048 160 3660 368640 276.706 79.2935 1766.78 2324.67 4447.88 4448.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 680 3.2e-05 2048 175 1080 405504 139.536 55.9557 1130.11 1669 2994.8 2994.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 650 0.000256 4096 175 3360 48384 11.4749 13.9361 462.563 417.257 905.317 905.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 810 0.000512 2048 400 1320 13056 5.21805 3.41606 29.7821 103.641 142.155 142.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1100 0.000128 512 510 480 79872 9.74877 3.39946 16.184 103.291 132.805 132.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 690 0.000256 1024 175 840 44544 6.48605 3.37101 26.5369 103.401 139.923 140.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1740 0.000512 512 230 240 35328 0.727264 0.82944 8.04922 26.2657 35.9403 36.0241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 3.2e-05 2048 160 3660 356352 283.47 80.6827 1541.28 2340.96 4246.83 4247.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 680 3.2e-05 2048 175 1080 405504 138.788 55.6464 1019.87 1665.35 2879.84 2880
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 650 0.000256 4096 175 3360 48480 11.4973 13.9712 418.846 418.616 863.01 863.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 810 0.000512 2048 400 1320 12480 5.26205 3.42314 25.6838 103.889 138.358 138.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1100 0.000128 512 510 480 76800 9.90842 3.40026 13.5947 103.337 130.427 130.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 690 0.000256 1024 175 840 44160 6.52851 3.3793 23.3241 103.539 136.898 137.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1740 0.000512 512 230 240 35040 0.721376 0.821664 8.51568 26.045 36.1742 36.2619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 3.2e-05 2048 160 3660 353280 285.768 80.259 1332.14 2350.57 4049.16 4049.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 680 3.2e-05 2048 175 1080 407040 139.329 55.8914 891.849 1669.36 2756.62 2756.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 650 0.000256 4096 175 3360 49168 11.5507 13.9878 772.313 419.584 1217.52 1217.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 0.000512 2048 400 1320 13440 5.29677 3.4775 46.9837 104.924 160.784 160.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 0.000128 512 510 480 82432 9.84288 3.4183 33.0058 104.845 151.295 151.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 690 0.000256 1024 175 840 46144 6.56624 3.42016 53.1098 104.857 168.083 168.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1740 0.000512 512 230 240 35840 0.729088 0.83136 5.35146 26.3304 33.3143 33.3906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 3.2e-05 2048 160 3660 376320 276.745 79.8167 3337.31 2338.53 6032.84 6033.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 680 3.2e-05 2048 175 1080 410368 139.097 56.1533 2117.78 1674.4 3987.62 3987.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 650 0.000256 4096 175 3360 49056 11.502 13.9694 490.844 419.019 935.418 935.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 0.000512 2048 400 1320 12992 5.24006 3.41709 29.2022 103.785 141.741 141.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 0.000128 512 510 480 78848 9.84016 3.40048 20.0868 103.596 137.108 137.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 690 0.000256 1024 175 840 45696 6.57459 3.41334 33.4413 104.849 148.401 148.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1740 0.000512 512 230 240 35616 0.725344 0.82784 3.52461 26.1965 31.3432 31.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 3.2e-05 2048 160 3660 372736 279.292 80.3582 2094.88 2346.44 4801.41 4801.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 680 3.2e-05 2048 175 1080 408576 139.321 56.0206 1337.06 1673.96 3206.55 3206.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 650 0.000256 4096 175 3360 49056 11.5487 13.9894 410.799 419.581 856.002 856.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 0.000512 2048 400 1320 12768 5.24285 3.41046 24.2711 103.418 136.439 136.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 0.000128 512 510 480 80640 9.93152 3.42016 17.8101 104.913 136.255 136.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 690 0.000256 1024 175 840 45696 6.60035 3.42592 28.0536 105.005 143.214 143.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1740 0.000512 512 230 240 35280 0.725952 0.826112 3.04662 26.1756 30.8471 30.9232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 3.2e-05 2048 160 3660 376320 276.718 80.0498 1781.33 2338.95 4477.49 4477.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 680 3.2e-05 2048 175 1080 408576 139.54 56.1414 1128.5 1674.52 2998.9 2999.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 650 0.000256 4096 175 3360 48384 11.4565 13.9244 357.343 417.484 800.291 800.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 0.000512 2048 400 1320 12544 5.26947 3.44883 21.6672 104.171 134.653 134.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 0.000128 512 510 480 71680 9.92685 3.36877 13.9977 101.348 128.823 128.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 690 0.000256 1024 175 840 44800 6.50845 3.38128 25.7055 103.877 139.6 139.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1740 0.000512 512 230 240 35392 0.722944 0.825408 2.83757 26.1392 30.595 30.6703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 3.2e-05 2048 160 3660 358400 283.634 81.0713 1497.4 2348.88 4211.41 4211.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 680 3.2e-05 2048 175 1080 408576 139.115 56.0184 996.088 1675.42 2866.83 2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 650 0.000256 4096 175 3360 48720 11.569 13.9905 318.675 419.589 763.909 763.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 0.000512 2048 400 1320 12320 5.24355 3.3928 24.8428 103.117 136.694 136.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1100 0.000128 512 510 480 71680 10.1191 3.39066 12.6101 102.588 128.89 129.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 690 0.000256 1024 175 840 42560 6.5655 3.35258 22.1356 102.752 134.934 135.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1740 0.000512 512 230 240 35280 0.727232 0.828768 2.3815 26.2551 30.2645 30.3474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 3.2e-05 2048 160 3660 358400 277.861 78.626 1326.01 2311.36 3994.29 3994.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 680 3.2e-05 2048 175 1080 403200 138.899 55.5524 875.059 1660.49 2730.2 2730.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 650 0.000256 4096 175 3360 49024 11.4914 13.9558 727.492 418.791 1171.81 1171.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 0.000512 2048 400 1320 13568 5.27347 3.46726 44.6282 104.686 158.157 158.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 0.000128 512 510 480 81920 9.80982 3.40979 31.0544 104.591 149.055 149.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 690 0.000256 1024 175 840 46080 6.52378 3.40582 50.6449 104.61 165.317 165.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1740 0.000512 512 230 240 35712 0.72704 0.831488 5.20854 26.2694 33.1057 33.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 3.2e-05 2048 160 3660 372736 278.314 79.9325 3092.58 2340.75 5792.01 5792.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 680 3.2e-05 2048 175 1080 411648 138.8 56.0292 2003.86 1675.65 3874.53 3874.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 650 0.000256 4096 175 3360 48896 11.4934 13.9425 496.598 418.224 940.338 940.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 0.000512 2048 400 1320 13312 5.28518 3.47741 30.11 104.825 143.794 143.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 0.000128 512 510 480 81920 9.81974 3.40909 21.2439 104.603 139.256 139.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 690 0.000256 1024 175 840 46080 6.53504 3.40845 34.444 104.666 149.18 149.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1740 0.000512 512 230 240 35584 0.729088 0.832384 3.68006 26.3093 31.6228 31.6965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 3.2e-05 2048 160 3660 368640 282.095 80.3313 2057.77 2351.3 4771.93 4772.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 680 3.2e-05 2048 175 1080 409600 138.69 56.0887 1346.83 1669.8 3211.61 3211.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 650 0.000256 4096 175 3360 48384 11.4647 13.9277 408.906 417.604 851.98 852.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 0.000512 2048 400 1320 13056 5.22678 3.42112 25.0929 103.727 137.565 137.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 0.000128 512 510 480 79872 9.75184 3.39786 17.5258 103.378 134.231 134.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 690 0.000256 1024 175 840 44544 6.49411 3.3751 28.0923 103.48 141.572 141.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1740 0.000512 512 230 240 35328 0.729088 0.830464 2.98362 26.2907 30.9032 30.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 3.2e-05 2048 160 3660 356352 283.505 80.5292 1654.56 2343.15 4362.17 4362.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 680 3.2e-05 2048 175 1080 405504 138.821 55.6957 1105.89 1667.75 2968.35 2968.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 650 0.000256 4096 175 3360 48640 11.4954 13.9551 381.275 419.329 826.133 826.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 0.000512 2048 400 1320 12288 5.19965 3.36493 21.8706 102.527 133.065 133.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 0.000128 512 510 480 81920 9.83062 3.41485 16.4307 104.794 134.655 134.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 690 0.000256 1024 175 840 45056 6.58784 3.41053 26.8159 104.941 141.882 141.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1740 0.000512 512 230 240 34816 0.722944 0.823296 2.56874 26.073 30.2588 30.3335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 3.2e-05 2048 160 3660 360448 288.208 81.4834 1520.98 2376.28 4267.38 4267.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 680 3.2e-05 2048 175 1080 409600 138.683 55.888 1024.65 1671.82 2891.23 2891.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 650 0.000256 4096 175 3360 48000 11.479 13.9236 344.35 417.15 786.982 787.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 0.000512 2048 400 1320 12800 5.2535 3.43866 21.0991 103.957 133.85 133.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 0.000128 512 510 480 71680 10.2126 3.39968 13.5191 103.345 130.664 130.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 690 0.000256 1024 175 840 43520 6.56947 3.37693 23.0178 103.539 136.634 136.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1740 0.000512 512 230 240 35200 0.722656 0.82512 2.61574 26.0874 30.324 30.3968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 3.2e-05 2048 160 3660 348160 289.885 81.3486 1350.86 2366.92 4089.45 4089.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 680 3.2e-05 2048 175 1080 409600 139.345 56.2586 936.204 1676.77 2808.77 2808.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 650 0.000256 4096 175 3392 49408 11.4983 13.9603 679.51 419.498 1124.55 1124.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 810 0.000512 2048 400 1344 14208 5.23005 3.46317 45.1474 104.675 158.615 158.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1100 0.000128 512 510 448 80896 9.85523 3.40688 24.4267 104.648 142.52 142.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 690 0.000256 1024 175 832 49920 6.35318 3.41542 46.4794 104.992 161.364 161.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1740 0.000512 512 230 256 35648 0.72672 0.832512 7.08442 26.3109 35.0239 35.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 3.2e-05 2048 160 3712 380928 273.941 79.3523 2929.9 2331.24 5614.87 5615.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 680 3.2e-05 2048 175 1088 410624 139.16 55.968 1781.82 1676.79 3653.93 3654.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 650 0.000256 4096 175 3392 49280 11.4804 13.9519 469.596 418.93 914.042 914.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 810 0.000512 2048 400 1344 14080 5.24045 3.46784 32.8135 104.752 146.374 146.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1100 0.000128 512 510 448 79872 9.91574 3.40918 15.9445 104.65 134.103 134.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 690 0.000256 1024 175 832 49664 6.3481 3.4095 33.8312 104.669 148.389 148.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1740 0.000512 512 230 256 35584 0.72704 0.830272 7.29043 26.2849 35.2056 35.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 3.2e-05 2048 160 3712 376832 275.549 79.4726 2025.57 2331.68 4712.72 4713.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 680 3.2e-05 2048 175 1088 409600 139.569 55.9964 1167.83 1676.71 3040.29 3040.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 650 0.000256 4096 175 3392 49152 11.4935 13.9561 402.203 419.142 846.88 846.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 810 0.000512 2048 400 1344 13824 5.23482 3.45478 29.088 104.483 142.364 142.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1100 0.000128 512 510 448 76800 9.88422 3.3984 13.0184 103.292 129.777 129.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 690 0.000256 1024 175 832 49152 6.34141 3.40173 29.2275 104.367 143.466 143.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1740 0.000512 512 230 256 35328 0.724992 0.827392 7.26787 26.2185 35.1104 35.1837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 3.2e-05 2048 160 3712 374784 274.658 79.3791 1750.36 2325.55 4430.4 4430.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 680 3.2e-05 2048 175 1088 408576 139.733 56.0262 1898.13 1674.98 3769.08 3769.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 650 0.000256 4096 175 3392 49152 11.482 13.9451 359.157 418.351 803.017 803.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 810 0.000512 2048 400 1344 13824 5.26342 3.4857 26.4501 104.865 140.163 140.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1100 0.000128 512 510 448 77824 10.0327 3.40586 11.9537 104.639 130.212 130.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 690 0.000256 1024 175 832 49152 6.3847 3.40787 31.9663 104.697 146.59 146.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1740 0.000512 512 230 256 35584 0.727776 0.830496 7.31523 26.3167 35.2632 35.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 630 3.2e-05 2048 160 3712 376832 275.49 79.763 1576.18 2330.36 4262.23 4262.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 680 3.2e-05 2048 175 1088 405504 140.333 55.8909 1813.29 1671.73 3681.44 3681.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 650 0.000256 4096 175 3392 49440 11.5499 13.9923 854.089 419.253 1298.97 1299.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 0.000512 2048 400 1344 14240 5.24038 3.46726 60.4561 104.539 173.801 173.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1100 0.000128 512 510 448 81920 9.86509 3.42182 32.7783 104.925 151.188 151.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 690 0.000256 1024 175 832 49920 6.37712 3.42576 63.0754 104.92 177.922 178.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1740 0.000512 512 230 256 35600 0.72896 0.833536 6.06378 26.2892 33.9848 34.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 3.2e-05 2048 160 3712 381440 273.629 79.417 3733.73 2328.32 6415.52 6415.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 680 3.2e-05 2048 175 1088 410880 139.309 56.1167 2345.45 1677.52 4218.6 4218.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 650 0.000256 4096 175 3392 49280 11.493 13.9653 613.168 418.892 1057.6 1057.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 810 0.000512 2048 400 1344 14080 5.21152 3.45251 42.033 104.29 155.084 155.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1100 0.000128 512 510 448 81920 9.84899 3.41606 21.1838 105.019 139.65 139.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 690 0.000256 1024 175 832 49280 6.32826 3.39907 39.0681 104.204 153.132 153.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1740 0.000512 512 230 256 35520 0.725824 0.831328 9.93411 26.2756 37.8377 37.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 3.2e-05 2048 160 3712 378880 275.112 79.7858 2257.94 2336.85 4950.12 4950.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 680 3.2e-05 2048 175 1088 409600 139.461 56.1082 1423.32 1678.08 3297.17 3297.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 650 0.000256 4096 175 3392 49200 11.5543 13.9846 525.881 419.254 970.756 970.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 810 0.000512 2048 400 1344 13920 5.27027 3.47546 35.9304 104.749 149.525 149.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1100 0.000128 512 510 448 76800 9.92237 3.39802 16.4893 103.258 133.253 133.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 690 0.000256 1024 175 832 48960 6.40755 3.41469 32.1475 104.6 146.696 146.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1740 0.000512 512 230 256 35520 0.72784 0.831424 9.85405 26.2875 37.7723 37.8547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 3.2e-05 2048 160 3712 376320 275.282 79.5386 1858.83 2329.12 4543.2 4543.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 680 3.2e-05 2048 175 1088 407040 139.486 56.1336 1170.67 1668.92 3035.39 3035.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 650 0.000256 4096 175 3392 48960 11.4636 13.9425 472.156 418.183 915.827 915.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 810 0.000512 2048 400 1344 13440 5.19782 3.41213 34.1568 103.571 146.44 146.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1100 0.000128 512 510 448 76800 9.88624 3.39706 14.5455 103.281 131.286 131.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 690 0.000256 1024 175 832 48640 6.2919 3.36816 28.1015 103.366 141.258 141.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1740 0.000512 512 230 256 35200 0.724256 0.831296 9.13027 26.2045 36.961 37.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 3.2e-05 2048 160 3712 378880 274.889 79.639 1977.04 2335.76 4667.75 4668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 680 3.2e-05 2048 175 1088 409600 139.303 56.0763 1085.2 1676.03 2956.8 2956.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 650 0.000256 4096 175 3392 48800 11.528 13.9529 436.283 417.868 879.712 879.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 810 0.000512 2048 400 1344 13600 5.21722 3.41782 33.3763 103.869 145.984 146.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1100 0.000128 512 510 448 76800 9.92966 3.40774 13.2674 103.396 130.181 130.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 690 0.000256 1024 175 832 48000 6.34746 3.37546 31.5333 103.506 144.889 144.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1740 0.000512 512 230 256 35200 0.72896 0.831904 10.4682 26.3066 38.4058 38.4802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 3.2e-05 2048 160 3712 371200 272.814 78.5714 1895.9 2304.15 4551.88 4552.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 680 3.2e-05 2048 175 1088 403200 139.84 55.8019 980.864 1667.12 2843.82 2843.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 650 0.000256 4096 175 3392 49344 11.5149 13.9748 786.59 419.464 1231.63 1231.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 0.000512 2048 400 1344 14208 5.25117 3.47731 51.0722 104.906 164.807 164.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 0.000128 512 510 448 79872 9.87744 3.41197 29.7207 104.403 147.598 147.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 690 0.000256 1024 175 832 49920 6.34906 3.41427 58.1035 104.844 172.837 172.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1740 0.000512 512 230 256 35616 0.726752 0.831968 5.70141 26.3291 33.6611 33.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 3.2e-05 2048 160 3712 380928 272.878 79.0734 3453.29 2326.14 6131.82 6132.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 680 3.2e-05 2048 175 1088 410112 138.967 56.1953 2164.8 1674.23 4034.38 4034.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 650 0.000256 4096 175 3392 49152 11.4789 13.9539 487.685 418.808 932.012 932.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 0.000512 2048 400 1344 13824 5.23853 3.45846 31.6326 104.413 144.842 144.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 0.000128 512 510 448 76800 9.88234 3.39558 19.0214 103.225 135.704 135.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 690 0.000256 1024 175 832 49152 6.34733 3.40157 36.9257 104.296 151.103 151.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1740 0.000512 512 230 256 35328 0.723296 0.828864 3.71117 26.2006 31.5372 31.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 3.2e-05 2048 160 3712 374784 274.065 79.4059 2120.18 2324.02 4798.11 4798.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 680 3.2e-05 2048 175 1088 408576 139.093 55.9039 1347.65 1673.39 3216.24 3216.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 650 0.000256 4096 175 3392 48960 11.4796 13.9591 401.118 418.031 844.668 844.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 0.000512 2048 400 1344 13824 5.21024 3.44374 25.6842 104.026 138.463 138.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1100 0.000128 512 510 448 73728 9.95654 3.38397 15.0996 102.224 130.849 130.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 690 0.000256 1024 175 832 48384 6.34304 3.38662 30.194 103.848 143.896 144.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1740 0.000512 512 230 256 35424 0.72896 0.830592 3.0576 26.3004 30.9896 31.0639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 3.2e-05 2048 160 3712 368640 276.423 79.3396 1715.2 2324.27 4395.66 4396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 680 3.2e-05 2048 175 1088 405504 139.519 56.2495 1099.47 1670.21 2965.65 2965.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 650 0.000256 4096 175 3392 48768 11.4672 13.9329 442.501 417.251 885.236 885.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 810 0.000512 2048 400 1344 13056 5.22266 3.4143 28.5587 103.637 140.934 141.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1100 0.000128 512 510 448 73728 10.0828 3.39763 13.4471 103.287 130.398 130.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 690 0.000256 1024 175 832 47616 6.33722 3.37242 26.6929 103.394 139.928 140.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1740 0.000512 512 230 256 35328 0.72704 0.82944 8.26166 26.2673 36.158 36.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 3.2e-05 2048 160 3712 368640 273.762 78.5523 1518.18 2308.06 4178.99 4179.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 680 3.2e-05 2048 175 1088 405504 138.841 55.691 973.377 1664.75 2832.85 2833.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 650 0.000256 4096 175 3392 48960 11.5036 13.964 404.734 418.544 848.831 848.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 810 0.000512 2048 400 1344 13440 5.21539 3.41616 27.7957 103.768 140.298 140.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1100 0.000128 512 510 448 76800 9.90448 3.40157 12.5661 103.32 129.378 129.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 690 0.000256 1024 175 832 48000 6.33382 3.37328 23.7556 103.46 137.054 137.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1740 0.000512 512 230 256 35040 0.719424 0.822368 8.6696 26.0404 36.324 36.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 3.2e-05 2048 160 3712 368640 274.165 79.2946 1347.15 2308.31 4009.35 4009.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 680 3.2e-05 2048 175 1088 407040 139.271 55.892 864.482 1670.14 2729.97 2730.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 650 0.000256 4096 175 3392 49392 11.5483 13.9827 743.397 419.188 1188.2 1188.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 0.000512 2048 400 1344 14336 5.26333 3.47546 48.624 104.82 162.285 162.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 0.000128 512 510 448 80640 9.91734 3.41955 28.9303 104.745 147.2 147.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 690 0.000256 1024 175 832 49728 6.38125 3.41619 54.3164 104.757 168.997 169.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1740 0.000512 512 230 256 35616 0.731136 0.83216 5.44106 26.3045 33.3799 33.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 3.2e-05 2048 160 3712 379904 273.895 79.3493 3221.6 2326.73 5902.02 5902.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 680 3.2e-05 2048 175 1088 410368 139.166 56.1815 2028.92 1675.42 3899.89 3900.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 650 0.000256 4096 175 3392 49280 11.498 13.9656 470.485 419.284 915.31 915.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 0.000512 2048 400 1344 13888 5.1927 3.41654 30.2051 103.87 142.783 142.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 0.000128 512 510 448 78848 9.85466 3.40426 18.3885 103.679 135.51 135.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 690 0.000256 1024 175 832 49280 6.38499 3.41197 34.475 104.93 149.328 149.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1740 0.000512 512 230 256 35392 0.723264 0.827392 3.59974 26.2185 31.4397 31.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 3.2e-05 2048 160 3712 379904 273.286 79.2886 2047.47 2329.04 4729.51 4729.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 680 3.2e-05 2048 175 1088 408576 139.29 56.0425 1287.89 1674.5 3157.91 3158.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 650 0.000256 4096 175 3392 49056 11.5467 13.9837 396.3 419.584 841.494 841.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 0.000512 2048 400 1344 13440 5.19821 3.41482 25.6171 103.419 137.748 137.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 0.000128 512 510 448 80640 9.924 3.41606 16.1001 104.914 134.536 134.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 690 0.000256 1024 175 832 49728 6.39414 3.42662 29.7907 105.097 144.838 144.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1740 0.000512 512 230 256 35280 0.727072 0.827392 3.09216 26.1778 30.8962 30.9672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 3.2e-05 2048 160 3712 376320 276.693 80.1435 1720.85 2338.9 4417.02 4417.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 680 3.2e-05 2048 175 1088 408576 139.494 56.1404 1091.3 1675.26 2962.38 2962.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 650 0.000256 4096 175 3392 48832 11.4483 13.9264 348.535 417.149 791.14 791.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 0.000512 2048 400 1344 13440 5.23555 3.44691 22.2002 104.089 135.07 135.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 0.000128 512 510 448 71680 9.91878 3.36643 12.8802 101.267 127.617 127.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 690 0.000256 1024 175 832 48384 6.32416 3.38038 26.2437 103.796 139.874 139.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1740 0.000512 512 230 256 34944 0.724992 0.825344 2.90157 26.1204 30.643 30.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 3.2e-05 2048 160 3712 372736 272.596 78.7823 1503.13 2308.56 4163.5 4163.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 680 3.2e-05 2048 175 1088 408576 139.114 55.9361 960.182 1673.34 2828.77 2828.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 650 0.000256 4096 175 3392 48720 11.5588 13.9902 306.441 419.19 751.259 751.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 0.000512 2048 400 1344 13440 5.19453 3.39184 19.5543 103.02 131.262 131.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1100 0.000128 512 510 448 71680 10.1128 3.38982 11.3438 102.494 127.527 127.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 690 0.000256 1024 175 832 47040 6.34029 3.35053 23.2707 102.656 135.741 135.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1740 0.000512 512 230 256 35280 0.72704 0.831424 2.46128 26.2331 30.3247 30.3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 3.2e-05 2048 160 3712 358400 277.927 78.563 1284.14 2308.5 3949.56 3949.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 680 3.2e-05 2048 175 1088 403200 138.821 55.498 849.211 1659.75 2703.47 2703.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 650 0.000256 4096 175 3392 49280 11.492 13.9551 735.252 419.03 1179.81 1179.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 0.000512 2048 400 1344 14080 5.24538 3.47315 47.1914 104.772 160.781 160.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 0.000128 512 510 448 79872 9.91766 3.412 28.6967 104.673 146.884 147.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 690 0.000256 1024 175 832 49664 6.34909 3.40765 53.844 104.7 168.43 168.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1740 0.000512 512 230 256 35584 0.72704 0.829728 5.49363 26.2948 33.4158 33.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 3.2e-05 2048 160 3712 376832 274.88 79.3029 3127.72 2331.64 5813.98 5814.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 680 3.2e-05 2048 175 1088 409600 139.413 56.0151 1991.02 1677.1 3863.74 3863.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 650 0.000256 4096 175 3392 49152 11.4834 13.9457 491.321 418.291 935.122 935.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 0.000512 2048 400 1344 13824 5.2639 3.48144 31.4116 104.84 145.099 145.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 0.000128 512 510 448 77824 10.0331 3.40992 18.7116 104.619 136.958 137.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 690 0.000256 1024 175 832 49152 6.37808 3.40918 36.3904 104.683 150.986 151.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1740 0.000512 512 230 256 35584 0.728896 0.832384 3.84877 26.3105 31.793 31.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 3.2e-05 2048 160 3712 376832 274.665 79.7291 2068.49 2329.63 4752.95 4753.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 680 3.2e-05 2048 175 1088 405504 139.797 55.9493 1313.21 1670.05 3179.19 3179.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 650 0.000256 4096 175 3392 48768 11.4799 13.9321 405.727 417.608 848.829 848.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 0.000512 2048 400 1344 13056 5.22611 3.41811 24.3604 103.73 136.836 136.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 0.000128 512 510 448 73728 10.077 3.3935 14.966 103.377 132 132.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 690 0.000256 1024 175 832 47616 6.34368 3.37101 29.3678 103.484 142.691 142.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1740 0.000512 512 230 256 35328 0.728864 0.828832 3.11907 26.2897 31.0367 31.1118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 3.2e-05 2048 160 3712 368640 273.79 78.5963 1682 2309.98 4344.82 4345.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 680 3.2e-05 2048 175 1088 405504 138.85 55.7261 1091.8 1666.23 2952.8 2952.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 650 0.000256 4096 175 3392 49152 11.4948 13.967 377.26 419.039 821.844 821.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 0.000512 2048 400 1344 12288 5.19264 3.36099 21.5852 102.455 132.699 132.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 0.000128 512 510 448 73728 10.3072 3.41197 13.8996 104.724 132.527 132.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 690 0.000256 1024 175 832 49152 6.39427 3.41213 27.8339 104.871 142.64 142.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1740 0.000512 512 230 256 34816 0.723552 0.825344 2.66998 26.0569 30.3458 30.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 3.2e-05 2048 160 3712 376832 274.959 79.7963 1564.95 2330.72 4250.86 4251.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 680 3.2e-05 2048 175 1088 401408 140.527 55.8996 987.413 1670.7 2854.73 2854.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 650 0.000256 4096 175 3392 48640 11.4642 13.9305 344.658 417.134 787.27 787.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 0.000512 2048 400 1344 12800 5.25312 3.4367 22.0224 103.958 134.769 134.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 0.000128 512 510 448 71680 10.2165 3.39552 12.4023 103.343 129.54 129.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 690 0.000256 1024 175 832 48640 6.32061 3.37069 25.898 103.661 139.374 139.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1740 0.000512 512 230 256 34560 0.723264 0.82512 2.724 26.0882 30.4329 30.5062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 3.2e-05 2048 160 3712 368640 273.983 78.594 1402 2308.14 4063.13 4063.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 680 3.2e-05 2048 175 1088 409600 139.387 56.0515 924.571 1676.4 2796.59 2796.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 650 0.000256 4096 175 3392 48384 11.4931 13.9384 324.822 418.592 768.923 769.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 0.000512 2048 400 1344 12288 5.28784 3.44995 19.0148 104.235 132.087 132.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1100 0.000128 512 510 448 61440 10.2594 3.34438 10.5063 99.372 123.663 123.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 690 0.000256 1024 175 832 46080 6.44669 3.37101 23.8009 103.727 137.472 137.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1740 0.000512 512 230 256 34560 0.724608 0.827136 2.73139 26.1608 30.512 30.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 3.2e-05 2048 160 3712 368640 273.836 78.5927 1318.83 2310.79 3982.46 3982.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 680 3.2e-05 2048 175 1088 393216 139.383 55.1015 835.83 1650.02 2680.53 2680.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 650 0.000256 4096 175 3456 49120 11.5644 13.9674 1146.73 419.381 1591.73 1591.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 810 0.000512 2048 400 1408 12800 5.33594 3.47782 62.3652 104.966 176.249 176.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1100 0.000128 512 510 512 74752 10.3009 3.41402 36.8327 104.969 155.715 155.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 690 0.000256 1024 175 896 47744 6.50682 3.41402 77.6566 104.954 192.665 192.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1740 0.000512 512 230 256 34752 0.729088 0.83152 8.39078 26.3431 36.3839 36.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 3.2e-05 2048 160 3712 376832 277.749 79.9791 2942.3 2341.8 5642.27 5642.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 680 3.2e-05 2048 175 1152 406528 140.718 56.2539 2579.72 1676.61 4453.5 4453.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 650 0.000256 4096 175 3456 49088 11.4896 13.964 757.614 419.212 1202.37 1202.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 810 0.000512 2048 400 1408 12672 5.28762 3.46682 47.6724 104.608 161.134 161.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1100 0.000128 512 510 512 73728 10.2804 3.41046 28.7522 104.576 147.199 147.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 690 0.000256 1024 175 896 47616 6.46512 3.41606 54.1507 104.917 169.074 169.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1740 0.000512 512 230 256 34688 0.728608 0.833536 7.68186 26.2932 35.6083 35.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 3.2e-05 2048 160 3712 376832 276.401 79.9661 3075.47 2354.44 5786.72 5787.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 680 3.2e-05 2048 175 1152 406528 139.998 56.1551 2048.78 1675.55 3920.68 3920.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 650 0.000256 4096 175 3456 48896 11.4749 13.951 520.583 419.026 965.115 965.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 810 0.000512 2048 400 1408 12544 5.30051 3.46915 34.7576 104.775 148.403 148.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1100 0.000128 512 510 512 73728 10.2991 3.41222 19.6119 104.744 138.253 138.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 690 0.000256 1024 175 896 47104 6.47862 3.40694 38.7677 104.692 153.468 153.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1740 0.000512 512 230 256 34560 0.72704 0.83184 7.26864 26.2911 35.1963 35.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 3.2e-05 2048 160 3712 372736 278.89 79.8384 2181.29 2342.63 4883.08 4883.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 680 3.2e-05 2048 175 1152 405504 140.293 56.0034 1346.24 1676.99 3219.72 3219.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 650 0.000256 4096 175 3456 48960 11.4654 13.9572 445.543 418.865 889.915 889.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 810 0.000512 2048 400 1408 12288 5.2881 3.46349 29.9086 104.43 143.192 143.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1100 0.000128 512 510 512 70656 10.2627 3.39968 15.6558 103.24 132.743 132.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 690 0.000256 1024 175 896 46848 6.45741 3.40208 33.3721 104.307 147.671 147.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1740 0.000512 512 230 256 34368 0.725728 0.82928 8.17603 26.2073 36.016 36.0922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 3.2e-05 2048 160 3712 368640 279.822 80.537 1878.11 2340.88 4579.81 4580.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 680 3.2e-05 2048 175 1152 405504 139.944 55.938 1117.91 1674.78 2988.76 2988.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 650 0.000256 4096 175 3456 48640 11.4999 13.9494 406.446 418.688 850.665 850.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 810 0.000512 2048 400 1408 12288 5.32813 3.48259 28.5386 104.942 142.393 142.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1100 0.000128 512 510 512 73728 10.3074 3.40717 14.8692 104.722 133.49 133.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 690 0.000256 1024 175 896 47104 6.48454 3.40826 30.4546 104.781 145.256 145.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1740 0.000512 512 230 256 34560 0.726784 0.83056 8.20784 26.3357 36.1779 36.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 3.2e-05 2048 160 3712 368640 282.398 80.8798 1730.17 2354.7 4448.6 4448.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 680 3.2e-05 2048 175 1152 401408 140.644 55.9951 1003.65 1671.68 2872.17 2872.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 650 0.000256 4096 175 3456 48640 11.4729 13.9469 382.38 418.432 826.313 826.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 810 0.000512 2048 400 1408 12160 5.24992 3.41078 27.2283 103.629 139.62 139.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1100 0.000128 512 510 512 71680 10.2035 3.39453 13.2381 103.344 130.362 130.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 690 0.000256 1024 175 896 46080 6.41558 3.36691 28.6466 103.428 141.983 142.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1740 0.000512 512 230 256 34240 0.724992 0.827488 8.17126 26.2228 36.0225 36.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 3.2e-05 2048 160 3712 368640 284.019 81.0918 1626.55 2364.67 4356.78 4357.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 680 3.2e-05 2048 175 1152 404480 140.785 55.9829 2052.48 1677.78 3927.23 3927.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 650 0.000256 4096 175 3456 48384 11.4688 13.933 356.555 417.576 799.617 799.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 810 0.000512 2048 400 1408 11520 5.27757 3.41968 24.0363 103.721 136.555 136.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1100 0.000128 512 510 512 67584 10.4329 3.39536 11.6949 103.364 129.07 129.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 690 0.000256 1024 175 896 46080 6.41827 3.36896 32.3782 103.475 145.765 145.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1740 0.000512 512 230 256 34176 0.725344 0.82992 8.0664 26.2873 35.9865 36.0585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 3.2e-05 2048 160 3712 356352 283.988 80.6202 1475.26 2342.77 4183.08 4183.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 680 3.2e-05 2048 175 1152 399360 140.562 55.7261 1983.05 1666.02 3845.55 3845.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 650 0.000256 4096 175 3456 48384 11.457 13.9245 340.37 417.485 783.318 783.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 810 0.000512 2048 400 1408 11648 5.30038 3.44678 23.9332 104.174 136.956 137.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1100 0.000128 512 510 512 64512 10.3352 3.3663 10.7183 101.347 125.95 126.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 690 0.000256 1024 175 896 46592 6.42416 3.38074 32.2358 103.878 146.046 146.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1740 0.000512 512 230 256 34048 0.721216 0.824192 8.07869 26.1392 35.8404 35.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 3.2e-05 2048 160 3712 358400 283.973 81.1805 1430.46 2348.88 4144.93 4145.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 680 3.2e-05 2048 175 1152 401408 141.113 56.1009 1971.05 1675.85 3844.32 3844.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 650 0.000256 4096 175 3456 48640 11.496 13.9543 328.551 419.332 773.417 773.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 810 0.000512 2048 400 1408 11264 5.23469 3.36528 23.245 102.53 134.477 134.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1100 0.000128 512 510 512 73728 10.3107 3.41197 12.0966 104.798 130.802 130.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 690 0.000256 1024 175 896 47104 6.48531 3.40992 31.1077 104.944 146.077 146.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1740 0.000512 512 230 256 33792 0.722592 0.825344 8.02394 26.0849 35.7257 35.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 630 3.2e-05 2048 160 3712 360448 288.573 81.744 1386.44 2376.3 4133.5 4133.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 680 3.2e-05 2048 175 1152 401408 140.945 55.851 1946.09 1671.97 3815.05 3815.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 650 0.000256 4096 175 3360 48384 11.5607 13.9289 1091.26 417.182 1534.02 1534.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 810 0.000512 2048 400 1320 12544 5.28195 3.44202 57.5344 104.061 170.422 170.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1100 0.000128 512 510 480 71680 9.95466 3.36282 28.9574 101.238 143.702 143.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 690 0.000256 1024 175 840 44800 6.50602 3.38147 66.502 103.766 180.281 180.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1740 0.000512 512 230 240 35392 0.724992 0.82608 7.21891 26.113 34.9726 35.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 3.2e-05 2048 160 3660 358400 284.351 81.1358 1408.96 2346.41 4121.29 4121.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 680 3.2e-05 2048 175 1080 408576 139.75 56.0209 1804.93 1672.81 3673.7 3673.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 650 0.000256 4096 175 3392 48832 11.5366 13.9233 1093.19 417.1 1535.83 1535.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 810 0.000512 2048 400 1344 13440 5.24925 3.44192 60.9058 104.091 173.786 173.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1100 0.000128 512 510 448 71680 9.92541 3.36432 10.0126 101.26 124.744 124.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 690 0.000256 1024 175 832 48384 6.35674 3.37818 72.1315 103.782 185.779 185.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1740 0.000512 512 230 256 34944 0.721408 0.826624 7.292 26.1201 35.0318 35.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 3.2e-05 2048 160 3712 372736 273.218 78.9331 1373.01 2308.26 4033.84 4034.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 680 3.2e-05 2048 175 1088 408576 139.848 56.1111 1753.32 1673.24 3622.72 3622.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 650 0.000256 4096 175 3400 48720 11.6034 13.9885 1135.8 419.596 1581.07 1581.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 810 0.000512 2048 400 1350 13440 5.21725 3.38435 64.8743 103.119 176.698 176.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1100 0.000128 512 510 450 71680 10.1144 3.38816 10.3356 102.592 126.615 126.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 690 0.000256 1024 175 800 47040 6.38605 3.34656 72.1217 102.754 184.743 184.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1740 0.000512 512 230 250 35280 0.726912 0.828896 7.41846 26.2624 35.3086 35.3731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 3.2e-05 2048 160 3700 358400 278.41 78.5796 1402.74 2310.87 4071.04 4071.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 680 3.2e-05 2048 175 1050 403200 139.461 55.6093 1762.58 1660.43 3618.27 3618.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 650 0.000256 4096 175 3360 48720 11.6078 13.9793 1112.79 419.2 1557.66 1557.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 810 0.000512 2048 400 1344 12320 5.27242 3.39424 60.3084 103.021 172.099 172.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1100 0.000128 512 510 432 71680 10.1368 3.38944 27.6207 102.496 143.828 143.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 690 0.000256 1024 175 816 47040 6.35056 3.34931 71.4692 102.652 183.956 184.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1740 0.000512 512 230 240 35280 0.72448 0.831456 7.16301 26.2349 35.0399 35.1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 3.2e-05 2048 160 3696 376320 264.075 77.2888 1467.74 2260.52 4070.07 4070.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 680 3.2e-05 2048 175 1056 403200 139.57 55.6539 1780.82 1658.94 3635.18 3635.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 650 0.000256 4096 175 3360 49152 11.5728 13.9448 1094.24 418.632 1538.47 1538.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 810 0.000512 2048 400 1312 14848 5.25507 3.48736 67.9133 104.949 181.704 181.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1100 0.000128 512 510 448 81920 9.83395 3.41334 31.1409 104.712 149.283 149.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 690 0.000256 1024 175 800 51200 6.2865 3.40992 71.7614 104.77 186.351 186.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1740 0.000512 512 230 224 35840 0.72848 0.83376 6.79242 26.3338 34.7762 34.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 3.2e-05 2048 160 3680 393216 263.395 78.1171 1655.03 2287.69 4284.66 4285.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 680 3.2e-05 2048 175 1056 413696 138.349 55.878 1801.15 1671.57 3667.14 3667.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 32 590 0.001024 512 275 448 0 0.376832 0.00304 23.9676 24.4292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 680 0.000256 512 295 512 28672 6.19405 2.26147 6.22458 125.466 140.416 116.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1040 6.4e-05 1024 110 2656 280576 24.089 13.4817 352.045 418.085 807.859 807.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 650 0.000256 4096 175 3360 48000 11.379 13.8344 514.564 415.024 954.882 954.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 810 0.000512 2048 400 1312 13440 5.2471 3.45469 92.9565 104.503 206.259 206.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1100 0.000128 512 510 448 76800 9.90637 3.39818 17.8304 103.569 134.89 135.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 690 0.000256 1024 175 800 49920 6.25949 3.38115 45.6528 103.864 159.283 159.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1740 0.000512 512 230 224 34560 0.723264 0.829312 9.10134 26.2226 36.9458 37.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 630 3.2e-05 2048 160 3680 368640 273.997 79.2225 2245.94 2325.72 4925.32 4925.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 680 3.2e-05 2048 175 1056 399360 137.968 55.1141 2547.23 1652.6 4393.1 4393.24
