 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:48:03 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_DW01_inc_5    8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.18       0.18 r
  add_88/A[0] (FIFO_DW01_inc_5)            0.00       0.18 r
  add_88/U51/Y (INVX0_RVT)                 0.08       0.26 f
  add_88/U22/Y (OR2X1_RVT)                 0.12       0.38 f
  add_88/U33/Y (OR4X2_RVT)                 0.19       0.57 f
  add_88/U30/Y (OR2X1_RVT)                 0.12       0.69 f
  add_88/U29/Y (NBUFFX2_RVT)               0.11       0.79 f
  add_88/U28/Y (OR2X1_RVT)                 0.11       0.90 f
  add_88/U99/Y (INVX0_RVT)                 0.08       0.98 r
  add_88/U98/Y (NBUFFX2_RVT)               0.10       1.09 r
  add_88/U23/Y (AND3X1_RVT)                0.11       1.20 r
  add_88/U65/Y (XOR2X1_RVT)                0.14       1.34 f
  add_88/SUM[28] (FIFO_DW01_inc_5)         0.00       1.34 f
  U471/Y (AO22X1_RVT)                      0.09       1.43 f
  rd_ptr_reg[28]/D (DFFARX1_RVT)           0.01       1.44 f
  data arrival time                                   1.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  rd_ptr_reg[28]/CLK (DFFARX1_RVT)         0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


1
