<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: hal_lld.h Source File</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>hal_lld.h</h1><a href="platforms_2_s_p_c56x_2hal__lld_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment">    ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010 Giovanni Di Sirio.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">    This file is part of ChibiOS/RT.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">    ChibiOS/RT is free software; you can redistribute it and/or modify</span>
<a name="l00007"></a>00007 <span class="comment">    it under the terms of the GNU General Public License as published by</span>
<a name="l00008"></a>00008 <span class="comment">    the Free Software Foundation; either version 3 of the License, or</span>
<a name="l00009"></a>00009 <span class="comment">    (at your option) any later version.</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">    ChibiOS/RT is distributed in the hope that it will be useful,</span>
<a name="l00012"></a>00012 <span class="comment">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00013"></a>00013 <span class="comment">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<a name="l00014"></a>00014 <span class="comment">    GNU General Public License for more details.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">    You should have received a copy of the GNU General Public License</span>
<a name="l00017"></a>00017 <span class="comment">    along with this program. If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">                                      ---</span>
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">    A special exception to the GPL can be applied should you wish to distribute</span>
<a name="l00022"></a>00022 <span class="comment">    a combined work that includes ChibiOS/RT, without being obliged to provide</span>
<a name="l00023"></a>00023 <span class="comment">    the source code for any proprietary components. See the file exception.txt</span>
<a name="l00024"></a>00024 <span class="comment">    for full details of how and when the exception can be applied.</span>
<a name="l00025"></a>00025 <span class="comment">*/</span>
<a name="l00026"></a>00026 <span class="comment"></span>
<a name="l00027"></a>00027 <span class="comment">/**</span>
<a name="l00028"></a>00028 <span class="comment"> * @file    SPC56x/hal_lld.h</span>
<a name="l00029"></a>00029 <span class="comment"> * @brief   SPC563 HAL subsystem low level driver header.</span>
<a name="l00030"></a>00030 <span class="comment"> *</span>
<a name="l00031"></a>00031 <span class="comment"> * @addtogroup SPC563_HAL</span>
<a name="l00032"></a>00032 <span class="comment"> * @{</span>
<a name="l00033"></a>00033 <span class="comment"> */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#ifndef _HAL_LLD_H_</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="preprocessor">#define _HAL_LLD_H_</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;mpc563m.h&quot;</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment">/*===========================================================================*/</span>
<a name="l00041"></a>00041 <span class="comment">/* Driver constants.                                                         */</span>
<a name="l00042"></a>00042 <span class="comment">/*===========================================================================*/</span>
<a name="l00043"></a>00043 <span class="comment"></span>
<a name="l00044"></a>00044 <span class="comment">/**</span>
<a name="l00045"></a>00045 <span class="comment"> * @brief   Platform name.</span>
<a name="l00046"></a>00046 <span class="comment"> */</span>
<a name="l00047"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaa4688daf0f1e6dda714351a6e5a394c2">00047</a> <span class="preprocessor">#define PLATFORM_NAME           &quot;SPC563M64&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga037c6475d61caca3edaaa94468c37ee8">00049</a> <span class="preprocessor">#define RFD_DIV2                0           </span><span class="comment">/**&lt; Divide VCO frequency by 2. */</span>
<a name="l00050"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga40c9f7c9f6afa58ce5895e5396d12ef8">00050</a> <span class="preprocessor">#define RFD_DIV4                1           </span><span class="comment">/**&lt; Divide VCO frequency by 4. */</span>
<a name="l00051"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga69eb4f3106e6313cd54d6e18b37db504">00051</a> <span class="preprocessor">#define RFD_DIV8                2           </span><span class="comment">/**&lt; Divide VCO frequency by 8. */</span>
<a name="l00052"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga5af42067d24b6ca8e45e3280e5284e24">00052</a> <span class="preprocessor">#define RFD_DIV16               3           </span><span class="comment">/**&lt; Divide VCO frequency by 16.*/</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="comment">/* The following settings are related to the FLASH controller, performance</span>
<a name="l00055"></a>00055 <span class="comment">   and stability depends on them, be careful.*/</span>
<a name="l00056"></a><a class="code" href="group___s_p_c563___h_a_l.html#gab30145b090cf4c4a3c16b97e39dea90f">00056</a> <span class="preprocessor">#define BIUCR_BANK1_TOO         0x01000000  </span><span class="comment">/**&lt; Use settings for bank1 too.*/</span>
<a name="l00057"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaa7070dd19e5b2bbd00b9e32b0f9512ef">00057</a> <span class="preprocessor">#define BIUCR_MASTER7_PREFETCH  0x00800000  </span><span class="comment">/**&lt; Enable master 7 prefetch.  */</span>
<a name="l00058"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga0f85304a0fa4bb5fd2ed1418f1b4417f">00058</a> <span class="preprocessor">#define BIUCR_MASTER6_PREFETCH  0x00400000  </span><span class="comment">/**&lt; Enable master 6 prefetch.  */</span>
<a name="l00059"></a><a class="code" href="group___s_p_c563___h_a_l.html#gad226336d918e0f9a458fef7c982493d9">00059</a> <span class="preprocessor">#define BIUCR_MASTER5_PREFETCH  0x00200000  </span><span class="comment">/**&lt; Enable master 5 prefetch.  */</span>
<a name="l00060"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga9ddb011b6912de09097bb125cf710436">00060</a> <span class="preprocessor">#define BIUCR_MASTER4_PREFETCH  0x00100000  </span><span class="comment">/**&lt; Enable master 4 prefetch.  */</span>
<a name="l00061"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga7a785742eae8ba1d38a27b0e7ba900d8">00061</a> <span class="preprocessor">#define BIUCR_MASTER3_PREFETCH  0x00080000  </span><span class="comment">/**&lt; Enable master 3 prefetch.  */</span>
<a name="l00062"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaf2a89911e53fddd6c90b1853c7eb9ea6">00062</a> <span class="preprocessor">#define BIUCR_MASTER2_PREFETCH  0x00040000  </span><span class="comment">/**&lt; Enable master 2 prefetch.  */</span>
<a name="l00063"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga42c157f7cc01b61d3a7f4597decf3825">00063</a> <span class="preprocessor">#define BIUCR_MASTER1_PREFETCH  0x00020000  </span><span class="comment">/**&lt; Enable master 1 prefetch.  */</span>
<a name="l00064"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga6b36ecf0dd539a21da266142e8ee89a0">00064</a> <span class="preprocessor">#define BIUCR_MASTER0_PREFETCH  0x00010000  </span><span class="comment">/**&lt; Enable master 0 prefetch.  */</span>
<a name="l00065"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga0155c9ba6dea2db004cdb68497daf5c1">00065</a> <span class="preprocessor">#define BIUCR_APC_MASK          0x0000E000  </span><span class="comment">/**&lt; APC field mask.            */</span>
<a name="l00066"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga0cd4ff2f95fe4d2fe05c9b2634f378d2">00066</a> <span class="preprocessor">#define BIUCR_APC_0             (0 &lt;&lt; 13)   </span><span class="comment">/**&lt; No additional hold cycles. */</span>
<a name="l00067"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga920a349ca541f30da37925526cf21f8a">00067</a> <span class="preprocessor">#define BIUCR_APC_1             (1 &lt;&lt; 13)   </span><span class="comment">/**&lt; 1 additional hold cycle.   */</span>
<a name="l00068"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga821ea47bb68724287b59a3c6ed7e1455">00068</a> <span class="preprocessor">#define BIUCR_APC_2             (2 &lt;&lt; 13)   </span><span class="comment">/**&lt; 2 additional hold cycles.  */</span>
<a name="l00069"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaf2fa1b5fcc573a2d8fcf60afade5deb2">00069</a> <span class="preprocessor">#define BIUCR_APC_3             (3 &lt;&lt; 13)   </span><span class="comment">/**&lt; 3 additional hold cycles.  */</span>
<a name="l00070"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaac115af7246ce4b57a41666822f44596">00070</a> <span class="preprocessor">#define BIUCR_APC_4             (4 &lt;&lt; 13)   </span><span class="comment">/**&lt; 4 additional hold cycles.  */</span>
<a name="l00071"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga47e21961169e62f5350f31b732f87231">00071</a> <span class="preprocessor">#define BIUCR_APC_5             (5 &lt;&lt; 13)   </span><span class="comment">/**&lt; 5 additional hold cycles.  */</span>
<a name="l00072"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaafb431dafd07f453a47118854229cb6e">00072</a> <span class="preprocessor">#define BIUCR_APC_6             (6 &lt;&lt; 13)   </span><span class="comment">/**&lt; 6 additional hold cycles.  */</span>
<a name="l00073"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga0f4f6be62ec1a1c43c3d1acbfe53bb62">00073</a> <span class="preprocessor">#define BIUCR_WWSC_MASK         0x00001800  </span><span class="comment">/**&lt; WWSC field mask.           */</span>
<a name="l00074"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga4c068ef4b39050a5176b59130ed0ca62">00074</a> <span class="preprocessor">#define BIUCR_WWSC_0            (0 &lt;&lt; 11)   </span><span class="comment">/**&lt; No write wait states.      */</span>
<a name="l00075"></a><a class="code" href="group___s_p_c563___h_a_l.html#gad751f35cad796e9e14f660c3f5473406">00075</a> <span class="preprocessor">#define BIUCR_WWSC_1            (1 &lt;&lt; 11)   </span><span class="comment">/**&lt; 1 write wait state.        */</span>
<a name="l00076"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaf3ceac4819f2011360a888a07c8e00b2">00076</a> <span class="preprocessor">#define BIUCR_WWSC_2            (2 &lt;&lt; 11)   </span><span class="comment">/**&lt; 2 write wait states.       */</span>
<a name="l00077"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga9da108b17527b17665db0355e0163c89">00077</a> <span class="preprocessor">#define BIUCR_WWSC_3            (3 &lt;&lt; 11)   </span><span class="comment">/**&lt; 3 write wait states.       */</span>
<a name="l00078"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga049ad54f70b4159e4456c47f11bfb53e">00078</a> <span class="preprocessor">#define BIUCR_RWSC_MASK         0x00001800  </span><span class="comment">/**&lt; RWSC field mask.           */</span>
<a name="l00079"></a><a class="code" href="group___s_p_c563___h_a_l.html#gae921d22d3828a83ebea3f85b6d70467d">00079</a> <span class="preprocessor">#define BIUCR_RWSC_0            (0 &lt;&lt; 8)    </span><span class="comment">/**&lt; No read wait states.       */</span>
<a name="l00080"></a><a class="code" href="group___s_p_c563___h_a_l.html#gab0e9441aff571b5dd8a069a09b9ab0e7">00080</a> <span class="preprocessor">#define BIUCR_RWSC_1            (1 &lt;&lt; 8)    </span><span class="comment">/**&lt; 1 read wait state.         */</span>
<a name="l00081"></a><a class="code" href="group___s_p_c563___h_a_l.html#gafe56081c69023c97b790b98454c3d4f7">00081</a> <span class="preprocessor">#define BIUCR_RWSC_2            (2 &lt;&lt; 8)    </span><span class="comment">/**&lt; 2 read wait states.        */</span>
<a name="l00082"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaa897d5ccb1f21f8788427fa978d2d6b9">00082</a> <span class="preprocessor">#define BIUCR_RWSC_3            (3 &lt;&lt; 8)    </span><span class="comment">/**&lt; 3 read wait states.        */</span>
<a name="l00083"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga81435c86326e50596fd1b75386559816">00083</a> <span class="preprocessor">#define BIUCR_RWSC_4            (4 &lt;&lt; 8)    </span><span class="comment">/**&lt; 4 read wait states.        */</span>
<a name="l00084"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d">00084</a> <span class="preprocessor">#define BIUCR_RWSC_5            (5 &lt;&lt; 8)    </span><span class="comment">/**&lt; 5 read wait states.        */</span>
<a name="l00085"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga2c7c77ed82575a2a1be9cac1c9758aae">00085</a> <span class="preprocessor">#define BIUCR_RWSC_6            (6 &lt;&lt; 8)    </span><span class="comment">/**&lt; 6 read wait states.        */</span>
<a name="l00086"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga3ff2cbcbc2d9ee2dbd5cd46ea3444040">00086</a> <span class="preprocessor">#define BIUCR_RWSC_7            (7 &lt;&lt; 8)    </span><span class="comment">/**&lt; 7 read wait states.        */</span>
<a name="l00087"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga8e49205aaac7ae9e5d2975c34a9f8f42">00087</a> <span class="preprocessor">#define BIUCR_DPFEN             0x00000040  </span><span class="comment">/**&lt; Data prefetch enable.      */</span>
<a name="l00088"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga70843f9e75e5f525e7312b17587f857e">00088</a> <span class="preprocessor">#define BIUCR_IPFEN             0x00000010  </span><span class="comment">/**&lt; Instr. prefetch enable.    */</span>
<a name="l00089"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaa0c931af597ca895b7083d64dd153f8c">00089</a> <span class="preprocessor">#define BIUCR_PFLIM_MASK        0x00000060  </span><span class="comment">/**&lt; PFLIM field mask.          */</span>
<a name="l00090"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga7be28f4a4d2182736c7c5f9fd1ec9fc7">00090</a> <span class="preprocessor">#define BIUCR_PFLIM_NO          (0 &lt;&lt; 1)    </span><span class="comment">/**&lt; No prefetching.            */</span>
<a name="l00091"></a><a class="code" href="group___s_p_c563___h_a_l.html#gab94e99f87e40ceed2d22188e84d9f3ba">00091</a> <span class="preprocessor">#define BIUCR_PFLIM_ON_MISS     (1 &lt;&lt; 1)    </span><span class="comment">/**&lt; Prefetch on miss.          */</span>
<a name="l00092"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga1b04cb2d661eba18c5ae9759d6061bd4">00092</a> <span class="preprocessor">#define BIUCR_PFLIM_ON_HITMISS  (2 &lt;&lt; 1)    </span><span class="comment">/**&lt; Prefetch on hit and miss.  */</span>
<a name="l00093"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga545a06fa62887113172013db376be4f0">00093</a> <span class="preprocessor">#define BIUCR_BFEN              0x00000001  </span><span class="comment">/**&lt; Flash buffering enable.    */</span>
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 <span class="comment">/*===========================================================================*/</span>
<a name="l00096"></a>00096 <span class="comment">/* Driver pre-compile time settings.                                         */</span>
<a name="l00097"></a>00097 <span class="comment">/*===========================================================================*/</span>
<a name="l00098"></a>00098 <span class="comment"></span>
<a name="l00099"></a>00099 <span class="comment">/**</span>
<a name="l00100"></a>00100 <span class="comment"> * @brief   Clock bypass.</span>
<a name="l00101"></a>00101 <span class="comment"> * @note    If set to @p TRUE then the PLL is not started and initialized, the</span>
<a name="l00102"></a>00102 <span class="comment"> *          external clock is used as-is and the other clock-related settings</span>
<a name="l00103"></a>00103 <span class="comment"> *          are ignored.</span>
<a name="l00104"></a>00104 <span class="comment"> */</span>
<a name="l00105"></a>00105 <span class="preprocessor">#if !defined(SPC563_CLK_BYPASS) || defined(__DOXYGEN__)</span>
<a name="l00106"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaae05b18099b8ad1fd7fe41ab496a1b33">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define SPC563_CLK_BYPASS           FALSE</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00109"></a>00109 <span class="comment">/**</span>
<a name="l00110"></a>00110 <span class="comment"> * @brief   Disables the overclock checks.</span>
<a name="l00111"></a>00111 <span class="comment"> */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#if !defined(SPC563_ALLOW_OVERCLOCK) || defined(__DOXYGEN__)</span>
<a name="l00113"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga32b09a8845ae731263e45b01dfb2c144">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define SPC563_ALLOW_OVERCLOCK      FALSE</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00116"></a>00116 <span class="comment">/**</span>
<a name="l00117"></a>00117 <span class="comment"> * @brief   External clock pre-divider.</span>
<a name="l00118"></a>00118 <span class="comment"> * @note    Must be in range 0...14.</span>
<a name="l00119"></a>00119 <span class="comment"> * @note    The effective divider factor is this value plus one.</span>
<a name="l00120"></a>00120 <span class="comment"> */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#if !defined(SPC563_CLK_PREDIV) || defined(__DOXYGEN__)</span>
<a name="l00122"></a><a class="code" href="group___s_p_c563___h_a_l.html#gab70a37e18000dfe1f87b03d65e628adb">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define SPC563_CLK_PREDIV           0</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00125"></a>00125 <span class="comment">/**</span>
<a name="l00126"></a>00126 <span class="comment"> * @brief   Multiplication factor divider.</span>
<a name="l00127"></a>00127 <span class="comment"> * @note    Must be in range 32...96.</span>
<a name="l00128"></a>00128 <span class="comment"> */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#if !defined(SPC563_CLK_MFD) || defined(__DOXYGEN__)</span>
<a name="l00130"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga09acd4180af0b7770d195e8237938085">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define SPC563_CLK_MFD              40</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00133"></a>00133 <span class="comment">/**</span>
<a name="l00134"></a>00134 <span class="comment"> * @brief   Reduced frequency divider.</span>
<a name="l00135"></a>00135 <span class="comment"> */</span>
<a name="l00136"></a>00136 <span class="preprocessor">#if !defined(SPC563_CLK_RFD) || defined(__DOXYGEN__)</span>
<a name="l00137"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga92efee46f929afc96f2aa0b97ba02bb2">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define SPC563_CLK_RFD              RFD_DIV4</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00140"></a>00140 <span class="comment">/**</span>
<a name="l00141"></a>00141 <span class="comment"> * @brief   Flash buffer and prefetching settings.</span>
<a name="l00142"></a>00142 <span class="comment"> * @note    Please refer to the SPC563M64 reference manual about the meaning</span>
<a name="l00143"></a>00143 <span class="comment"> *          of the following bits, if in doubt DO NOT MODIFY IT.</span>
<a name="l00144"></a>00144 <span class="comment"> * @note    Do not specify the APC, WWSC, RWSC bits in this value because</span>
<a name="l00145"></a>00145 <span class="comment"> *          those are calculated from the system clock and ORed with this</span>
<a name="l00146"></a>00146 <span class="comment"> *          value.</span>
<a name="l00147"></a>00147 <span class="comment"> */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#if !defined(SPC563_FLASH_BIUCR) || defined(__DOXYGEN__)</span>
<a name="l00149"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga9b553ca96c9a82f3c9dfbb9d4c6c9a91">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define SPC563_FLASH_BIUCR          (BIUCR_BANK1_TOO |                      \</span>
<a name="l00150"></a>00150 <span class="preprocessor">                                     BIUCR_MASTER4_PREFETCH |               \</span>
<a name="l00151"></a>00151 <span class="preprocessor">                                     BIUCR_MASTER0_PREFETCH |               \</span>
<a name="l00152"></a>00152 <span class="preprocessor">                                     BIUCR_DPFEN |                          \</span>
<a name="l00153"></a>00153 <span class="preprocessor">                                     BIUCR_IPFEN |                          \</span>
<a name="l00154"></a>00154 <span class="preprocessor">                                     BIUCR_PFLIM_ON_MISS |                  \</span>
<a name="l00155"></a>00155 <span class="preprocessor">                                     BIUCR_BFEN)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>
<a name="l00158"></a>00158 <span class="comment">/*===========================================================================*/</span>
<a name="l00159"></a>00159 <span class="comment">/* Derived constants and error checks.                                       */</span>
<a name="l00160"></a>00160 <span class="comment">/*===========================================================================*/</span>
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="preprocessor">#if (SPC563_CLK_PREDIV &lt; 0) || (SPC563_CLK_PREDIV &gt; 14)</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#error &quot;invalid SPC563_CLK_PREDIV value specified&quot;</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00166"></a>00166 <span class="preprocessor">#if (SPC563_CLK_MFD &lt; 32) || (SPC563_CLK_MFD &gt; 96)</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#error &quot;invalid SPC563_CLK_MFD value specified&quot;</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00170"></a>00170 <span class="preprocessor">#if (SPC563_CLK_RFD != RFD_DIV2) &amp;&amp; (SPC563_CLK_RFD != RFD_DIV4) &amp;&amp;         \</span>
<a name="l00171"></a>00171 <span class="preprocessor">    (SPC563_CLK_RFD != RFD_DIV8) &amp;&amp; (SPC563_CLK_RFD != RFD_DIV16)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#error &quot;invalid SPC563_CLK_RFD value specified&quot;</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00175"></a>00175 <span class="comment">/**</span>
<a name="l00176"></a>00176 <span class="comment"> * @brief   PLL output clock.</span>
<a name="l00177"></a>00177 <span class="comment"> */</span>
<a name="l00178"></a><a class="code" href="group___s_p_c563___h_a_l.html#gaa4e218fadb41a2e9a332b43376d7707e">00178</a> <span class="preprocessor">#define SPC563_PLLCLK   ((EXTCLK / (SPC563_CLK_PREDIV + 1)) * SPC563_CLK_MFD)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="preprocessor">#if (SPC563_PLLCLK &lt; 256000000) || (SPC563_PLLCLK &gt; 512000000)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#error &quot;VCO frequency out of the acceptable range (256...512)&quot;</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00184"></a>00184 <span class="comment">/**</span>
<a name="l00185"></a>00185 <span class="comment"> * @brief   PLL output clock.</span>
<a name="l00186"></a>00186 <span class="comment"> */</span>
<a name="l00187"></a>00187 <span class="preprocessor">#if !SPC563_CLK_BYPASS || defined(__DOXYGEN__)</span>
<a name="l00188"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga57c65ccbf5e97158f3d386e29971c2a9">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define SPC563_SYSCLK   (SPC563_PLLCLK / (1 &lt;&lt; (SPC563_CLK_RFD + 1)))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define SPC563_SYSCLK   EXTCLK</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span>
<a name="l00193"></a>00193 <span class="preprocessor">#if (SPC563_SYSCLK &gt; 80000000) &amp;&amp; !SPC563_ALLOW_OVERCLOCK</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#error &quot;System clock above maximum rated frequency (80MHz)&quot;</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00197"></a>00197 <span class="comment">/**</span>
<a name="l00198"></a>00198 <span class="comment"> * @brief   Flash wait states are a function of the system clock.</span>
<a name="l00199"></a>00199 <span class="comment"> */</span>
<a name="l00200"></a>00200 <span class="preprocessor">#if (SPC563_SYSCLK &lt;= 30000000) || defined(__DOXYGEN__)</span>
<a name="l00201"></a><a class="code" href="group___s_p_c563___h_a_l.html#ga1b7129f24270958c28d67ce10e92822e">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define SPC563_FLASH_WS     (BIUCR_APC_0 | BIUCR_RWSC_0 | BIUCR_WWSC_1)</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#elif SPC563_SYSCLK &lt;= 60000000</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define SPC563_FLASH_WS     (BIUCR_APC_1 | BIUCR_RWSC_1 | BIUCR_WWSC_1)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define SPC563_FLASH_WS     (BIUCR_APC_2 | BIUCR_RWSC_2 | BIUCR_WWSC_1)</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span>
<a name="l00208"></a>00208 <span class="comment">/*===========================================================================*/</span>
<a name="l00209"></a>00209 <span class="comment">/* Driver data structures and types.                                         */</span>
<a name="l00210"></a>00210 <span class="comment">/*===========================================================================*/</span>
<a name="l00211"></a>00211 
<a name="l00212"></a>00212 <span class="comment">/*===========================================================================*/</span>
<a name="l00213"></a>00213 <span class="comment">/* Driver macros.                                                            */</span>
<a name="l00214"></a>00214 <span class="comment">/*===========================================================================*/</span>
<a name="l00215"></a>00215 
<a name="l00216"></a>00216 <span class="comment">/*===========================================================================*/</span>
<a name="l00217"></a>00217 <span class="comment">/* External declarations.                                                    */</span>
<a name="l00218"></a>00218 <span class="comment">/*===========================================================================*/</span>
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00222"></a>00222 <span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>  <span class="keywordtype">void</span> <a class="code" href="group___h_a_l___l_l_d.html#ga07d5821e5a06754e2ce920c97890d06f" title="Low level HAL driver initialization.">hal_lld_init</a>(<span class="keywordtype">void</span>);
<a name="l00224"></a>00224   <span class="keywordtype">void</span> <a class="code" href="group___s_p_c563___h_a_l.html#gaf413c455da54d5c345a15f234f7c22b1" title="SPC563 clocks and PLL initialization.">spc563_clock_init</a>(<span class="keywordtype">void</span>);
<a name="l00225"></a>00225 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>}
<a name="l00227"></a>00227 <span class="preprocessor">#endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229 <span class="preprocessor">#endif </span><span class="comment">/* _HAL_LLD_H_ */</span>
<a name="l00230"></a>00230 <span class="comment"></span>
<a name="l00231"></a>00231 <span class="comment">/** @} */</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:01 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
